# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:27 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:29:27 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:27 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:29:27 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:27 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:29:27 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:27 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:29:27 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:27 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:29:27 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:27 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:29:27 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:27 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:29:28 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:28 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:29:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:28 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:29:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:28 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:29:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:28 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:29:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:28 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:29:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:28 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:29:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:28 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:29:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:28 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:29:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:28 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:29:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work execution_testbench 
# Start time: 22:29:29 on Nov 07,2017
# Loading sv_std.std
# Loading work.execution_testbench
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11519 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfthg4vd0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthg4vd0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# @3000ps instruction is CBZ
# @5000ps instruction is ADDI
# @7000ps instruction is ADDS
# @9000ps instruction is LDUR
# @11000ps instruction is LDURB
# @13000ps instruction is STUR
# @15000ps instruction is xfer_size
# @17000ps instruction is SUBS
# @19000ps instruction is MOVK
# @21000ps instruction is MOVZ
# ** Note: $stop    : ./execution.sv(158)
#    Time: 23 us  Iteration: 1  Instance: /execution_testbench
# Break in Module execution_testbench at ./execution.sv line 158
add wave -position end sim:/execution_testbench/cpu/*
add wave -position end  sim:/execution_testbench/cpu/DELAY
add wave -position end  sim:/execution_testbench/cpu/Reg2Loc
add wave -position end  sim:/execution_testbench/cpu/MemtoReg
add wave -position end  sim:/execution_testbench/cpu/RegWrite
add wave -position end  sim:/execution_testbench/cpu/MemWrite
add wave -position end  sim:/execution_testbench/cpu/BrTaken
add wave -position end  sim:/execution_testbench/cpu/UncondBr
add wave -position end  sim:/execution_testbench/cpu/read_enable
add wave -position end  sim:/execution_testbench/cpu/LDURB
add wave -position end  sim:/execution_testbench/cpu/MOVZ
add wave -position end  sim:/execution_testbench/cpu/MOVK
add wave -position end  sim:/execution_testbench/cpu/ALUSrc
add wave -position end  sim:/execution_testbench/cpu/ALUCntrl
add wave -position end  sim:/execution_testbench/cpu/xfer_size
add wave -position end  sim:/execution_testbench/cpu/OPCode
add wave -position end  sim:/execution_testbench/cpu/zero
add wave -position end  sim:/execution_testbench/cpu/negative
add wave -position end  sim:/execution_testbench/cpu/overflow
add wave -position end  sim:/execution_testbench/cpu/negativeOverflow
restart -f
# ** Warning: Design size of 11519 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# @3000ps instruction is CBZ
# @5000ps instruction is ADDI
# @7000ps instruction is ADDS
# @9000ps instruction is LDUR
# @11000ps instruction is LDURB
# @13000ps instruction is STUR
# @15000ps instruction is xfer_size
# @17000ps instruction is SUBS
# @19000ps instruction is MOVK
# @21000ps instruction is MOVZ
# ** Note: $stop    : ./execution.sv(158)
#    Time: 23 us  Iteration: 1  Instance: /execution_testbench
# Break in Module execution_testbench at ./execution.sv line 158
run -all
restart -f
do runlab.do
# ** Warning: Design size of 11519 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:23 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:32:23 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:23 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:32:23 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:23 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:32:23 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:23 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:32:24 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:32:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:32:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:32:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:32:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:32:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:32:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:32:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:32:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:32:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:32:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:32:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:32:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:32:25 on Nov 07,2017, Elapsed time: 0:02:56
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work execution_testbench 
# Start time: 22:32:25 on Nov 07,2017
# Loading sv_std.std
# Loading work.execution_testbench
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11519 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft1rmekz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1rmekz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# @3000ps instruction is CBZ
# @5000ps instruction is ADDI
# @7000ps instruction is ADDS
# @9000ps instruction is LDUR
# @11000ps instruction is LDURB
# @13000ps instruction is STUR
# @15000ps instruction is xfer_size
# @17000ps instruction is SUBS
# @19000ps instruction is MOVK
# @21000ps instruction is MOVZ
# ** Note: $stop    : ./execution.sv(158)
#    Time: 23 us  Iteration: 1  Instance: /execution_testbench
# Break in Module execution_testbench at ./execution.sv line 158
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:27 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:34:27 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:27 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:34:27 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:27 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:34:27 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:27 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:34:28 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:34:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:34:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:34:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:34:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:34:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:34:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:34:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:34:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:34:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:34:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:34:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:34:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:34:29 on Nov 07,2017, Elapsed time: 0:02:04
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work execution_testbench 
# Start time: 22:34:29 on Nov 07,2017
# Loading sv_std.std
# Loading work.execution_testbench
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11519 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftf7c069".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf7c069
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# @150ps instruction is CBZ
# @250ps instruction is ADDI
# @350ps instruction is ADDS
# @450ps instruction is LDUR
# @550ps instruction is LDURB
# @650ps instruction is STUR
# @750ps instruction is xfer_size
# @850ps instruction is SUBS
# @950ps instruction is MOVK
# @1050ps instruction is MOVZ
# ** Note: $stop    : ./execution.sv(158)
#    Time: 1150 ns  Iteration: 1  Instance: /execution_testbench
# Break in Module execution_testbench at ./execution.sv line 158
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:18 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:36:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:19 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:36:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:19 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:36:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:36:19 on Nov 07,2017, Elapsed time: 0:01:50
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work execution_testbench 
# Start time: 22:36:19 on Nov 07,2017
# Loading sv_std.std
# Loading work.execution_testbench
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11519 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft3q9r91".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3q9r91
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# @150000ps instruction is CBZ
# @250000ps instruction is ADDI
# @350000ps instruction is ADDS
# @450000ps instruction is LDUR
# @550000ps instruction is LDURB
# @650000ps instruction is STUR
# @750000ps instruction is xfer_size
# @850000ps instruction is SUBS
# @950000ps instruction is MOVK
# @1050000ps instruction is MOVZ
# ** Note: $stop    : ./execution.sv(158)
#    Time: 1150 ns  Iteration: 1  Instance: /execution_testbench
# Break in Module execution_testbench at ./execution.sv line 158
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:41 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:50:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:41 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:50:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:41 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:50:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:41 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:50:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:41 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:50:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:41 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:50:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:41 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:50:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:41 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:50:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:41 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:50:42 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:42 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:50:42 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:42 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:50:42 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:42 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:50:42 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:42 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:50:42 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:42 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:50:42 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:42 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:50:42 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:42 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:50:42 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:50:43 on Nov 07,2017, Elapsed time: 0:14:24
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 22:50:43 on Nov 07,2017
# ** Error: (vsim-3170) Could not find 'SingleCycleCPU_testbench'.
#         Searched libraries:
#             C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 27
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:11 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:51:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:11 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:51:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:11 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:51:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:11 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:51:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:11 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:51:12 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:12 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:51:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:12 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:51:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:12 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:51:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:12 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:51:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:12 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:51:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:12 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:51:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:12 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:51:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:12 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:51:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:12 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:51:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:12 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:51:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:12 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:51:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:12 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# ** Error: (vlog-13069) ./SingleCycleCPU.sv(1): near "1ns": syntax error, unexpected TIME_LITERAL.
# ** Error: ./SingleCycleCPU.sv(1): (vlog-13205) Syntax error found in the scope following 'timescale'. Is there a missing '::'?
# End time: 22:51:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 23
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./SingleCycleCPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:28 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:51:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:28 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:51:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:28 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:51:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:28 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:51:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:28 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:51:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:28 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:51:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:28 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:51:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:28 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:51:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:28 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:51:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:28 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:51:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:28 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:51:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:28 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:51:28 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:29 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:51:29 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:29 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:51:29 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:29 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:51:29 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:29 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:51:29 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:29 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# ** Error: ./SingleCycleCPU.sv(21): (vlog-2730) Undefined variable: 'clk'.
# ** Error: ./SingleCycleCPU.sv(26): (vlog-2730) Undefined variable: 'clk'.
# End time: 22:51:29 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 23
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./SingleCycleCPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:31 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:52:32 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:32 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:52:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:32 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:52:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:32 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:52:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:32 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:52:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:32 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:52:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:32 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:52:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:32 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:52:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:32 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:52:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:32 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:52:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:32 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:52:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:32 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:52:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:32 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:52:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:32 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:52:33 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:33 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:52:33 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:33 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:52:33 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:33 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 22:52:33 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 22:50:43 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: SingleCycleCPU.do
# Error in macro ./runlab.do line 33
# Cannot open macro file: SingleCycleCPU.do
#     while executing
# "do SingleCycleCPU.do"
add wave -position end  sim:/SingleCycleCPU_testbench/dut/clk
add wave -position end  sim:/SingleCycleCPU_testbench/dut/reset
add wave -position end  sim:/SingleCycleCPU_testbench/dut/zero
add wave -position end  sim:/SingleCycleCPU_testbench/dut/negative
add wave -position end  sim:/SingleCycleCPU_testbench/dut/carryOut
add wave -position end  sim:/SingleCycleCPU_testbench/dut/overflow
add wave -position end  sim:/SingleCycleCPU_testbench/dut/Reg2Loc
add wave -position end  sim:/SingleCycleCPU_testbench/dut/MemWrite
add wave -position end  sim:/SingleCycleCPU_testbench/dut/LDURB
add wave -position end  sim:/SingleCycleCPU_testbench/dut/MemtoReg
add wave -position end  sim:/SingleCycleCPU_testbench/dut/MOVZ
add wave -position end  sim:/SingleCycleCPU_testbench/dut/MOVK
add wave -position end  sim:/SingleCycleCPU_testbench/dut/RegWrite
add wave -position end  sim:/SingleCycleCPU_testbench/dut/read_enable
add wave -position end  sim:/SingleCycleCPU_testbench/dut/BrTaken
add wave -position end  sim:/SingleCycleCPU_testbench/dut/UncondBr
add wave -position end  sim:/SingleCycleCPU_testbench/dut/ALUCntrl
add wave -position end  sim:/SingleCycleCPU_testbench/dut/OPCode
add wave -position end  sim:/SingleCycleCPU_testbench/dut/ALUSrc
add wave -position end  sim:/SingleCycleCPU_testbench/dut/xfer_size
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft8z4641".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8z4641
run -all
# Running benchmark: ../benchmarks/test01_AddiB.arm
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:54:25 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:54:25 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:54:25 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:54:25 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:54:26 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:26 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:54:26 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:26 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:54:26 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:26 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:54:26 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:26 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:54:26 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:26 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:54:26 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:26 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:54:26 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:26 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:54:26 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:26 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:54:26 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:26 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:54:26 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:26 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:54:26 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:26 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:54:26 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:26 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# ** Error: ./SingleCycleCPU.sv(32): (vlog-13161) unexpected '$stop', expecting elaboration system task $fatal/$error/$warning/$info.
# End time: 22:54:26 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 23
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./SingleCycleCPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:36 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:54:36 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:36 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:37 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:37 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:37 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:37 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:37 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:37 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:37 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:37 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:37 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:37 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:37 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:37 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:37 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:54:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:38 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:54:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:38 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# ** Error: (vlog-13069) ./SingleCycleCPU.sv(33): near "endmodule": syntax error, unexpected endmodule, expecting ';' or '('.
# End time: 22:54:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 23
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./SingleCycleCPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:54 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:54:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:54 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:54:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:54 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:54:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:54 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:54:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:54 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:54:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:54 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:54:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:54 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:54:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:54 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:54:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:54 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:54:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:54 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:54:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:54 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:54:55 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:55 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:54:55 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:55 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:54:55 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:55 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:54:55 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:55 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:54:55 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:55 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:54:55 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:55 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 22:54:55 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:54:55 on Nov 07,2017, Elapsed time: 0:04:12
# Errors: 12, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 22:54:55 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftyteity".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyteity
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./SingleCycleCPU.sv(31)
#    Time: 9950 ns  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 31
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:10 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:56:10 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:10 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:56:10 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:56:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:11 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 22:56:12 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:56:12 on Nov 07,2017, Elapsed time: 0:01:17
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 22:56:12 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftety5vc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftety5vc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 10050 ns  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:38 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:56:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:38 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:56:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:38 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:39 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 22:56:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:56:40 on Nov 07,2017, Elapsed time: 0:00:28
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 22:56:40 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftg8s5q6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg8s5q6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 1550 ns  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/MOVMuxOut
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/Da
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/Db
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:52 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 22:57:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:53 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 22:57:54 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:54 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 22:57:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:54 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 22:57:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:57:54 on Nov 07,2017, Elapsed time: 0:01:14
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 22:57:54 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftse7jw3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftse7jw3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 1550 ns  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/registers/WriteData
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/registers/ReadRegister1
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/registers/ReadRegister2
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/registers/WriteRegister
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:31 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:00:31 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:31 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:00:31 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:31 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:00:31 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:31 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:00:31 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:31 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:00:31 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:31 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:00:31 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:31 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:00:31 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:32 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:00:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:32 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:00:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:32 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:00:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:32 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:00:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:32 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:00:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:32 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:00:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:32 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:00:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:32 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:00:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:32 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:00:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:32 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:00:32 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:00:32 on Nov 07,2017, Elapsed time: 0:02:38
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:00:32 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft0drwts".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0drwts
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 1550 ns  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/registers/ReadData1
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/registers/ReadData2
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:57 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:01:57 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:57 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:01:57 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:57 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:01:58 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:58 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:01:59 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:01:59 on Nov 07,2017, Elapsed time: 0:01:27
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:01:59 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftz84qky".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz84qky
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 1550 ns  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# WARNING: No extended dataflow license exists
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:01 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:04:01 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:01 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:04:01 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:01 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:04:01 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:01 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:04:01 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:01 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:04:01 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:01 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:04:01 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:01 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:04:01 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:01 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:04:01 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:01 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:04:01 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:01 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# ** Error: (vlog-13069) ./execution.sv(27): near ".": syntax error, unexpected '.', expecting ')'.
# -- Compiling module execution_testbench
# End time: 23:04:01 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./execution.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:41 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:04:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:41 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:04:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:41 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:04:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:41 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:04:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:41 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:04:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:41 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:04:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:41 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:04:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:41 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:04:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:41 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:04:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:41 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:04:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:41 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:04:42 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:42 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:04:42 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:42 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:04:42 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:42 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:04:42 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:42 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:04:42 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:42 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:04:42 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:42 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:04:42 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:04:43 on Nov 07,2017, Elapsed time: 0:02:44
# Errors: 16, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:04:43 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Error: (vsim-3389) ./execution.sv(18): Port 'reset' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC/registers File: ./regFile.sv
# ** Fatal: (vsim-3365) ./execution.sv(18): Too many port connections. Expected 8, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC/registers File: ./regFile.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 28
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
# could not find wave window
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:51 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:05:51 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:51 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:05:51 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:51 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:05:51 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:51 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:05:51 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:51 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:05:51 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:51 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:05:51 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:51 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:05:51 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:51 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:05:51 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:51 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:05:51 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:51 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:05:52 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:52 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:05:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:52 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:05:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:52 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:05:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:52 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:05:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:52 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:05:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:52 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:05:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:52 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:05:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:04:43 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftckya7a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftckya7a
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 1550 ns  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:07:54 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:07:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:07:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:07:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:07:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:07:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:07:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:07:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:07:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:07:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:07:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:07:54 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:07:55 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:55 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:07:55 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:55 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:07:55 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:55 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:07:55 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:55 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:07:55 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:07:56 on Nov 07,2017, Elapsed time: 0:03:13
# Errors: 21, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:07:56 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftm5m97j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm5m97j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 1550 ns  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/registers/intoMuxes
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:19 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:09:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:19 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:09:20 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:09:21 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:21 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:09:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:09:21 on Nov 07,2017, Elapsed time: 0:01:25
# Errors: 22, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:09:21 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfty982q5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty982q5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 1550 ns  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:20 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:10:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:10:22 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:22 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:10:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:22 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:10:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:10:22 on Nov 07,2017, Elapsed time: 0:01:01
# Errors: 16, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:10:22 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftkerj96".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkerj96
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 31 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/registers/intoMuxes
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/registers/registerWires
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:18 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:13:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:18 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:13:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:18 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:13:18 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:19 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:13:19 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:13:20 on Nov 07,2017, Elapsed time: 0:02:58
# Errors: 52, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:13:20 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft190hw6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft190hw6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 31 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:37 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:15:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:37 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:15:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:37 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:15:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:37 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:15:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:37 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:15:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:37 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:15:37 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:37 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:15:38 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:38 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:15:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:38 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:15:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:38 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:15:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:38 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:15:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:38 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:15:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:38 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:15:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:38 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:15:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:38 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:15:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:38 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:15:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:38 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:15:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:15:39 on Nov 07,2017, Elapsed time: 0:02:19
# Errors: 42, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:15:39 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftgabeve".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgabeve
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 29 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 31 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:52 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:15:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:52 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:15:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:52 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:15:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:52 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:15:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:52 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:15:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:52 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:15:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:52 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:15:52 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:52 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:15:53 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:53 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:15:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:53 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:15:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:53 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:15:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:53 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:15:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:53 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:15:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:53 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:15:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:53 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:15:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:53 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:15:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:53 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:15:53 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:15:54 on Nov 07,2017, Elapsed time: 0:00:15
# Errors: 25, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:15:54 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftc4st3g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc4st3g
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 29 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 37 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 41 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 49 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 53 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 61 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 61 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:11 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:25:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:11 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:25:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:11 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:25:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:11 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:25:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:11 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:25:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:11 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:25:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:11 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:25:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:11 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:25:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:11 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:25:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:11 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:25:11 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:11 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:25:12 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:12 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:25:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:12 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:25:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:12 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:25:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:12 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:25:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:12 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:25:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:12 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:25:12 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:25:12 on Nov 07,2017, Elapsed time: 0:09:18
# Errors: 66, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:25:12 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft43g5jv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft43g5jv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 29 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 37 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 41 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 49 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 53 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 61 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 61 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:23 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:28:23 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:23 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:28:23 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:23 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:28:23 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:23 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:28:23 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:23 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:28:23 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:23 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:28:23 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:23 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:28:23 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:23 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:28:23 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:23 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:28:24 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:24 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:28:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:24 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:28:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:24 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:28:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:24 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:28:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:24 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:28:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:24 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:28:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:24 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:28:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:24 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:28:24 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:28:24 on Nov 07,2017, Elapsed time: 0:03:12
# Errors: 79, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:28:24 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftwgwwr2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwgwwr2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 61 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end sim:/SingleCycleCPU_testbench/dut/EXEC/flagReg/*
# checkArgs: WlfValueId has no logfile info.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:38 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:33:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:38 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:33:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:38 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:33:38 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:38 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:39 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:39 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:39 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:39 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:39 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:39 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:39 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:39 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:39 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:39 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:39 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:39 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:39 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:33:39 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:33:40 on Nov 07,2017, Elapsed time: 0:05:16
# Errors: 63, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:33:40 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft52czim".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft52czim
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 61 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end sim:/SingleCycleCPU_testbench/dut/EXEC/comp/*
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:21 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:41:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:21 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:41:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:21 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:41:21 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:21 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:41:22 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:22 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:41:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:22 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:41:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:22 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:41:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:22 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:41:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:22 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:41:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:22 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:41:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:22 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:41:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:22 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:41:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:22 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:41:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:22 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:41:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:22 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:41:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:22 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:41:22 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:22 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:41:23 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:41:23 on Nov 07,2017, Elapsed time: 0:07:43
# Errors: 81, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:41:23 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11848 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfthrxxm3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthrxxm3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 61 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:55:14 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:55:14 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:55:14 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:55:14 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:55:14 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:55:14 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:55:14 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:55:14 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:55:14 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:55:14 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:55:14 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:55:14 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:55:15 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:15 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:55:15 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:15 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:55:15 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:15 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:55:15 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:15 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:55:15 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:55:15 on Nov 07,2017, Elapsed time: 0:13:52
# Errors: 46, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:55:15 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Error: (vsim-3389) ./execution.sv(40): Port 'enable' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC/flagReg File: flags.sv
# ** Fatal: (vsim-3365) ./execution.sv(40): Too many port connections. Expected 4, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC/flagReg File: flags.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 28
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:15 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:56:15 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:15 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:56:15 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:15 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:56:16 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:17 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:56:17 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:17 on Nov 07,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 23:56:17 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:55:15 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Error: (vsim-3063) ./flags.sv(9): Port 'q' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC/flagReg/eachFF[0]/flipFlop File: ./D_FF_Enable.sv
# ** Error: (vsim-3063) ./flags.sv(9): Port 'd' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC/flagReg/eachFF[0]/flipFlop File: ./D_FF_Enable.sv
# ** Error: (vsim-3063) ./flags.sv(9): Port 'q' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC/flagReg/eachFF[1]/flipFlop File: ./D_FF_Enable.sv
# ** Error: (vsim-3063) ./flags.sv(9): Port 'd' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC/flagReg/eachFF[1]/flipFlop File: ./D_FF_Enable.sv
# ** Error: (vsim-3063) ./flags.sv(9): Port 'q' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC/flagReg/eachFF[2]/flipFlop File: ./D_FF_Enable.sv
# ** Error: (vsim-3063) ./flags.sv(9): Port 'd' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC/flagReg/eachFF[2]/flipFlop File: ./D_FF_Enable.sv
# ** Error: (vsim-3063) ./flags.sv(9): Port 'q' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC/flagReg/eachFF[3]/flipFlop File: ./D_FF_Enable.sv
# ** Error: (vsim-3063) ./flags.sv(9): Port 'd' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC/flagReg/eachFF[3]/flipFlop File: ./D_FF_Enable.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 29
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:40 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:56:40 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:40 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:56:40 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:40 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:56:40 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:40 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:56:40 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:40 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:56:40 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:40 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:56:40 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:40 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:56:40 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:40 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:56:40 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:40 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:56:40 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:40 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:56:40 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:40 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:56:41 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:41 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:56:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:41 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:56:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:41 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:56:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:41 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:56:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:41 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:56:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:41 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:56:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:41 on Nov 07,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 23:56:41 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:55:15 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftyc1m1y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyc1m1y
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 61 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/flagReg/in
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/flagReg/out
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/flagReg/clk
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/flagReg/reset
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/flagReg/enable
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:45 on Nov 07,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:58:45 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:45 on Nov 07,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 23:58:45 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:45 on Nov 07,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 23:58:46 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:46 on Nov 07,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 23:58:47 on Nov 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:47 on Nov 07,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 23:58:47 on Nov 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:58:47 on Nov 07,2017, Elapsed time: 0:03:32
# Errors: 62, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 23:58:47 on Nov 07,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft5i1k0h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5i1k0h
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 61 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:13 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:05:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:13 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:05:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:14 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:05:15 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:15 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:05:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:15 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:05:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:05:15 on Nov 08,2017, Elapsed time: 0:06:28
# Errors: 48, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:05:15 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Error: (vsim-3043) ./execution.sv(16): Unresolved reference to 'intoTheDFF' in flagReg.eachFF[0].intoTheDFF.
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC File: ./execution.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 29
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
# could not find wave window
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:52 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:06:53 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:06:53 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:06:53 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:06:53 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:06:53 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:06:53 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:06:53 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:06:53 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:06:53 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# ** Error: (vlog-13069) ./execution.sv(16): near ";": syntax error, unexpected ';'.
# -- Compiling module execution_testbench
# End time: 00:06:53 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./execution.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:23 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:07:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:23 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:07:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:23 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:07:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:24 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:07:25 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:25 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:07:25 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:05:15 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Error: (vsim-3043) ./execution.sv(16): Unresolved reference to 'intoTheDFF' in flagReg.eachFF[0].intoTheDFF.
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench/dut/EXEC File: ./execution.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 29
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
# could not find wave window
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:01 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:20:02 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:20:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:20:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:20:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:20:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:20:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:20:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:20:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:20:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:20:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:20:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:20:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:20:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:20:03 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:03 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:20:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:03 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:20:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:03 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:20:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:03 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:20:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:05:15 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftc5xwik".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc5xwik
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 61 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:00 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:22:00 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:00 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:22:00 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:00 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:22:01 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:22:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:22:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:22:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:22:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:22:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:22:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:22:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:22:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:22:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:22:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:22:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:22:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:22:02 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:02 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:22:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:02 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:22:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:22:02 on Nov 08,2017, Elapsed time: 0:16:47
# Errors: 51, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:22:02 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft3nmyw7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3nmyw7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 61 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:32 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:23:33 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:23:34 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:34 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:23:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:34 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:23:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:23:34 on Nov 08,2017, Elapsed time: 0:01:32
# Errors: 44, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:23:34 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft7qyrnj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7qyrnj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 61 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:22 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:27:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:23 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:27:24 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:24 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:27:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:24 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:27:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:24 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:27:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:27:24 on Nov 08,2017, Elapsed time: 0:03:50
# Errors: 44, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:27:24 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftwr04bd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwr04bd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 61 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:16 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:28:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:16 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:28:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:16 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:28:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:16 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:28:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:16 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:28:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:16 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:28:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:16 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:28:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:16 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:28:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:16 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:28:17 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:17 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:28:17 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:17 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:28:17 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:17 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:28:17 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:17 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:28:17 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:17 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:28:17 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:17 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:28:17 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:17 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:28:17 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:17 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:28:17 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:17 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:28:17 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:28:18 on Nov 08,2017, Elapsed time: 0:00:54
# Errors: 36, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:28:18 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftey2wv5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftey2wv5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 61 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:01 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:35:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:35:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:35:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:35:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:35:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:35:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:35:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:35:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:35:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:35:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:35:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:35:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:35:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:35:02 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:02 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:35:03 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:03 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:35:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:03 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:35:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:03 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:35:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:35:03 on Nov 08,2017, Elapsed time: 0:06:45
# Errors: 93, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:35:03 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfta857ig".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta857ig
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/Imm12/in
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/Imm12/out
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/Imm12/i
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/ALUSrcMuxOut
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:58 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:39:58 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:58 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:39:58 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:58 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:39:58 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:58 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:39:58 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:58 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:39:58 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:58 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:39:58 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:58 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:39:58 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:58 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:39:58 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:58 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:39:58 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:58 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:39:58 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:58 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:39:58 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:58 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:39:58 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:58 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:39:59 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:59 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:39:59 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:59 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:39:59 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:59 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:39:59 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:59 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:39:59 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:59 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:39:59 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:39:59 on Nov 08,2017, Elapsed time: 0:04:56
# Errors: 121, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:39:59 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftzgb3vn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzgb3vn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:20 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:41:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:20 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:41:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:20 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:41:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:20 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:41:21 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:21 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:41:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:21 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:41:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:21 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:41:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:21 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:41:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:21 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:41:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:21 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:41:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:21 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:41:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:21 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:41:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:21 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:41:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:21 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:41:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:21 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:41:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:21 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:41:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:21 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:41:22 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:22 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:41:22 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:41:22 on Nov 08,2017, Elapsed time: 0:01:23
# Errors: 88, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:41:22 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftv4gyyc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv4gyyc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:20 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:43:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:20 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:43:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:20 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:43:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:20 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:43:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:20 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:43:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:20 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:43:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:20 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:43:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:20 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:43:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:20 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:43:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:20 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:43:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:20 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:43:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:20 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:43:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:20 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:43:21 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:21 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:43:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:21 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:43:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:21 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:43:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:21 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:43:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:21 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:43:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:43:21 on Nov 08,2017, Elapsed time: 0:01:59
# Errors: 68, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:43:21 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfte6kbgs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte6kbgs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:29 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:47:29 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:29 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:47:29 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:29 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:47:29 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:29 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:47:29 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:29 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:47:29 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:29 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:47:29 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:30 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:47:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:30 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:47:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:30 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:47:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:30 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:47:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:30 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:47:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:30 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:47:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:30 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:47:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:30 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:47:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:30 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:47:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:30 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:47:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:30 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:47:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:30 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:47:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:47:31 on Nov 08,2017, Elapsed time: 0:04:10
# Errors: 104, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:47:31 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft0n98tg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0n98tg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 29 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 37 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 41 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 49 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 53 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 59 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 61 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 65 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 73 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 77 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 81 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 89 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.FETCH.instructMEM File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:12 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:49:13 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:13 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:49:14 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:14 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:49:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:14 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:49:14 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:49:14 on Nov 08,2017, Elapsed time: 0:01:43
# Errors: 76, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:49:14 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfte8c0e1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte8c0e1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 29 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 29 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 29 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 37 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 37 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[16]
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[8]
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[0]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:44 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:53:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:44 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:53:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:44 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:53:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:44 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:53:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:44 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:53:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:44 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:53:45 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:45 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:53:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:45 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:53:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:45 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:53:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:45 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:53:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:45 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:53:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:45 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:53:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:45 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:53:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:45 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:53:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:45 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:53:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:45 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:53:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:45 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:53:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:45 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:53:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:53:46 on Nov 08,2017, Elapsed time: 0:04:32
# Errors: 72, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:53:46 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftcmmgm3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcmmgm3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:22 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:57:22 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:22 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:57:22 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:22 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:57:22 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:22 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:57:22 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:22 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:57:22 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:22 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:57:22 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:22 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:57:22 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:22 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:57:22 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:22 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:57:22 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:22 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:57:22 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:22 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:57:23 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:23 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:57:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:23 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:57:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:23 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:57:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:23 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:57:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:23 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:57:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:23 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:57:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:23 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:57:23 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:57:24 on Nov 08,2017, Elapsed time: 0:03:38
# Errors: 41, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:57:24 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft2zcc7z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2zcc7z
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:33 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 00:59:34 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:34 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 00:59:35 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:35 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 00:59:35 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:35 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 00:59:35 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:35 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 00:59:35 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 00:59:35 on Nov 08,2017, Elapsed time: 0:02:11
# Errors: 48, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 00:59:35 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft4gx78n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4gx78n
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:15 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:01:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:15 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:01:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:15 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:01:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:15 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:01:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:15 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:01:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:15 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:01:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:15 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:01:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:15 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:01:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:15 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:01:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:15 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:01:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:15 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:01:16 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:16 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:01:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:16 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:01:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:16 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:01:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:16 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:01:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:16 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:01:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:16 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:01:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:16 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:01:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:01:17 on Nov 08,2017, Elapsed time: 0:01:42
# Errors: 35, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:01:17 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft9re004".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9re004
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:40 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:02:40 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:40 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:02:40 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:40 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:02:40 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:40 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:02:40 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:40 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:02:40 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:40 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# ** Error: ./instructmem.sv(44): (vlog-2163) Macro `BENCHMARK is undefined.
# ** Error: ./instructmem.sv(45): (vlog-2163) Macro `BENCHMARK is undefined.
# -- Compiling module instructmem_testbench
# End time: 01:02:41 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instructmem.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:02:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:02:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:02:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:02:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:02:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:02:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:02:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:02:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:02:51 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:51 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:02:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:51 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:02:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:51 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:02:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:51 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:02:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:51 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:02:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:51 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:02:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:51 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:02:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:51 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:02:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:51 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:02:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:02:52 on Nov 08,2017, Elapsed time: 0:01:35
# Errors: 38, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:02:52 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftaqtvgg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaqtvgg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position 74  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[7]
add wave -position 75  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[6]
add wave -position 76  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[5]
add wave -position 77  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[4]
add wave -position 78  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[3]
add wave -position 79  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[2]
add wave -position 80  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[1]
add wave -position 81  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[0]
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position 73  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[15]
add wave -position 74  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[14]
add wave -position 75  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[13]
add wave -position 76  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[12]
add wave -position 77  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[11]
add wave -position 78  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[10]
add wave -position 79  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[9]
add wave -position 80  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[8]
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/LDURBZPad/in
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/LDURBZPad/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:20 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:11:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:20 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:11:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:20 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:11:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:20 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:11:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:20 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:11:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:20 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:11:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:20 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:11:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:20 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:11:20 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:20 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:11:21 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:21 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:11:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:21 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:11:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:21 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:11:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:21 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:11:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:21 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:11:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:21 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:11:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:21 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:11:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:21 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:11:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:21 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:11:21 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:11:22 on Nov 08,2017, Elapsed time: 0:08:30
# Errors: 88, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:11:22 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft9wr0yh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9wr0yh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/Daddr9/in
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/Daddr9/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:00 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:19:00 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:00 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:19:00 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:00 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:19:00 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:00 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:19:01 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:01 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:19:02 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:19:02 on Nov 08,2017, Elapsed time: 0:07:40
# Errors: 64, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:19:02 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftbm1tvi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbm1tvi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/Imm12SE
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/ALUSrcMuxOut
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:50 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:24:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:50 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:24:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:50 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:24:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:50 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:24:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:50 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:24:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:50 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:24:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:50 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:24:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:50 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:24:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:50 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:24:50 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:50 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:24:51 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:51 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:24:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:51 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:24:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:51 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:24:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:51 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:24:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:51 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:24:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:51 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:24:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:51 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:24:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:51 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:24:51 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:24:52 on Nov 08,2017, Elapsed time: 0:05:50
# Errors: 67, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:24:52 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft4e5mn0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4e5mn0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/Imm12/in
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/Imm12/in
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/Imm12/out
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:02 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:26:03 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:03 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:26:04 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:04 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:26:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:04 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:26:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:04 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:26:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:26:04 on Nov 08,2017, Elapsed time: 0:01:12
# Errors: 41, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:26:04 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft1r8n9s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1r8n9s
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:54 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:27:54 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:54 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:27:54 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:54 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:27:55 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:55 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:27:56 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:56 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:27:56 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:27:56 on Nov 08,2017, Elapsed time: 0:01:52
# Errors: 34, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:27:56 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftvjd1xs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvjd1xs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:08 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:30:08 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:08 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:30:08 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:08 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:30:08 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:08 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:30:08 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:08 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:30:08 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:08 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# ** Error: ./instructmem.sv(45): (vlog-2163) Macro `BENCHMARK is undefined.
# ** Error: ./instructmem.sv(46): (vlog-2163) Macro `BENCHMARK is undefined.
# -- Compiling module instructmem_testbench
# End time: 01:30:08 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instructmem.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:14 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:15 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:30:15 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:16 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:30:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:16 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:30:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:16 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:30:16 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:30:16 on Nov 08,2017, Elapsed time: 0:02:20
# Errors: 53, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:30:16 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftwwvhbd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwwvhbd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 49 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 49 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 61 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 61 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 81 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 81 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 81 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 91 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:04 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:31:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:04 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:31:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:04 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:31:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:04 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:31:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:04 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:31:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:04 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:31:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:04 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:31:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:04 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:31:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:04 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:31:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:04 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:31:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:04 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:31:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:04 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:31:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:04 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:31:04 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:05 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:31:05 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:05 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:31:05 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:05 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:31:05 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:05 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:31:05 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:05 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:31:05 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:31:05 on Nov 08,2017, Elapsed time: 0:00:49
# Errors: 79, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:31:05 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft38d594".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft38d594
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 49 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 49 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 61 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 61 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 81 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 81 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 81 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 93 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 93 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 93 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 95 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 95 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 103 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 103 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 109 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 109 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 117 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 117 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 117 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 119 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 119 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 119 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 133 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 133 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 139 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 139 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 139 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 151 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 151 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 153 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 153 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 153 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 157 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 157 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 165 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 167 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 167 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 167 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 175 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 177 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 177 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 177 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 181 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 181 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 187 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 187 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 187 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 189 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 189 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 189 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 191 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 191 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 191 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 199 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 199 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 201 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 201 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 201 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 205 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 211 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 211 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 211 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 213 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 213 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 213 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 215 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 223 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 223 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 225 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 229 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 229 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 235 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 237 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 237 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 237 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 239 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 239 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 239 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 247 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 247 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 249 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 249 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 249 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 253 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 253 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 259 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 259 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 259 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 261 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 261 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 261 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 263 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 263 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 267 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 267 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 269 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 269 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 269 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 271 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 271 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 271 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 273 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 273 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 277 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 277 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 279 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 279 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 285 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 287 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 287 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 287 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 291 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 291 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 297 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 297 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 297 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 299 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 299 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 299 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 301 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 301 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 301 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 309 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 309 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 311 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 311 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 311 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 315 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 317 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 317 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 317 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 319 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 319 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 319 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 327 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 327 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 329 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 329 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 329 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 333 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 333 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 339 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 339 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 339 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 341 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 341 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 341 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 343 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 343 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 343 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 351 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 351 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 353 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 353 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 353 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 357 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 357 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 363 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 363 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 363 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 365 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 367 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 367 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 367 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 375 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 377 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 377 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 377 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 381 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 381 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 387 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 387 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 387 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 389 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 389 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 389 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 391 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 391 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 391 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 399 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 399 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 401 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 401 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 401 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 405 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 411 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 411 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 411 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 413 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 413 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 413 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 415 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 423 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 423 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 425 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 429 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 429 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 435 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 437 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 437 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 437 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 439 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 439 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 439 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 447 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 447 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 449 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 449 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 449 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 453 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 453 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 459 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 459 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 459 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 461 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 461 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 461 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 463 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 463 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 467 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 467 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 469 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 469 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 469 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 471 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 471 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 471 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 473 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 473 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 477 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 477 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 479 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 479 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 485 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 487 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 487 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 487 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 491 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 491 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 491 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 493 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 493 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 493 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 495 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 503 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 503 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 505 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 509 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 509 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 515 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 517 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 517 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 517 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 519 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 519 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 519 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 527 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 527 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 529 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 529 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 529 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 533 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 533 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 533 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 535 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 537 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 537 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 537 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:46 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:32:46 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:46 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:32:46 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:46 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:32:46 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:32:47 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:32:47 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:32:47 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:32:47 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:32:47 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:32:47 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:32:47 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:32:47 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:32:47 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:32:47 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:32:47 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:32:47 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:32:47 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:47 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:32:48 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:48 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:32:48 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:32:48 on Nov 08,2017, Elapsed time: 0:01:43
# Errors: 389, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:32:48 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftxfb66s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxfb66s
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 49 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 49 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 61 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 61 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 81 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 81 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 81 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 93 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 93 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 93 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 95 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 95 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 103 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 103 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 109 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 109 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 117 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 117 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 117 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 119 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 119 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 119 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 133 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 133 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 139 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 139 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 139 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(33)
#    Time: 141 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 33
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:29 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:36:29 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:29 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:36:29 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:29 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:36:29 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:29 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:36:29 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:29 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:36:30 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:30 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:36:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:30 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:36:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:30 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:36:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:30 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:36:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:30 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:36:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:30 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:36:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:30 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:36:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:30 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:36:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:30 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:36:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:30 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:36:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:30 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:36:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:30 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# ** Error: ./SingleCycleCPU.sv(30): (vlog-13008) Unsized literal value 00010100000000000000000000000000 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd00010100000000000000000000000000) or reduce the literal value to fit in 32 bits.
# End time: 01:36:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 23
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./SingleCycleCPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:44 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:36:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:44 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:36:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:44 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:36:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:44 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:36:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:44 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:36:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:44 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:36:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:44 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:36:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:44 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:36:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:44 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:36:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:44 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:36:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:44 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:36:44 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:44 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:36:45 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:45 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:36:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:45 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:36:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:45 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:36:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:45 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:36:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:45 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:36:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:45 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:36:45 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:36:46 on Nov 08,2017, Elapsed time: 0:03:58
# Errors: 120, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:36:46 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: (vsim-PLI-3003) ./SingleCycleCPU.sv(33): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench File: ./SingleCycleCPU.sv
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftr9nw6j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr9nw6j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error (suppressible): (vsim-12023) ./SingleCycleCPU.sv(33): Cannot execute undefined system task/function '$diplay'
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(36)
#    Time: 5 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 36
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:36 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:41:36 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:36 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:41:36 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:36 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:41:36 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:36 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:41:36 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:36 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:41:36 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:36 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:41:36 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:36 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:41:36 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:36 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:41:37 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:37 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:41:37 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:37 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:41:37 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:37 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:41:37 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:37 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:41:37 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:37 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:41:37 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:37 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:41:37 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:37 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:41:37 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:37 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:41:37 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:37 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:41:37 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:37 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:41:37 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:41:38 on Nov 08,2017, Elapsed time: 0:04:52
# Errors: 23, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:41:38 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: (vsim-PLI-3003) ./SingleCycleCPU.sv(33): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench File: ./SingleCycleCPU.sv
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftnie28s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnie28s
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error (suppressible): (vsim-12023) ./SingleCycleCPU.sv(33): Cannot execute undefined system task/function '$diplay'
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Note: $stop    : ./SingleCycleCPU.sv(36)
#    Time: 5 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 36
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:30 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:42:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:30 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:42:30 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:30 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:31 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:42:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:32 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:42:32 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:42:32 on Nov 08,2017, Elapsed time: 0:00:54
# Errors: 23, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:42:32 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: (vsim-PLI-3003) ./SingleCycleCPU.sv(34): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench File: ./SingleCycleCPU.sv
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftehi888".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftehi888
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 47 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 49 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 49 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 61 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 61 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 67 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 81 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 81 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 81 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 93 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 93 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 93 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 95 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 95 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 103 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 103 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 109 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 109 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 117 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 117 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 117 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 119 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 119 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 119 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 133 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 133 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 139 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 139 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 139 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 151 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 151 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 153 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 153 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 153 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 157 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 157 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 165 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 167 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 167 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 167 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 175 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 177 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 177 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 177 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 181 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 181 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 187 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 187 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 187 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 189 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 189 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 189 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 191 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 191 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 191 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 199 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 199 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 201 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 201 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 201 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 205 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 211 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 211 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 211 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 213 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 213 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 213 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 215 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 223 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 223 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 225 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 229 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 229 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 235 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 237 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 237 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 237 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 239 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 239 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 239 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 247 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 247 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 249 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 249 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 249 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 253 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 253 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 259 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 259 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 259 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 261 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 261 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 261 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 263 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 263 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 267 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 267 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 269 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 269 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 269 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 271 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 271 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 271 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 273 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 273 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 277 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 277 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 279 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 279 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 285 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 287 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 287 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 287 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 291 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 291 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 297 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 297 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 297 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 299 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 299 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 299 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 301 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 301 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 301 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 309 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 309 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 311 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 311 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 311 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 315 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 317 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 317 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 317 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 319 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 319 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 319 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 327 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 327 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 329 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 329 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 329 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 333 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 333 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 339 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 339 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 339 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 341 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 341 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 341 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 343 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 343 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 343 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 351 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 351 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 353 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 353 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 353 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 357 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 357 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 363 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 363 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 363 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 365 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 367 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 367 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 367 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 375 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 377 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 377 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 377 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 381 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 381 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 387 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 387 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 387 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 389 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 389 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 389 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 391 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 391 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 391 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 399 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 399 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 401 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 401 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 401 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 405 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 411 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 411 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 411 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 413 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 413 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 413 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 415 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 423 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 423 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 425 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 429 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 429 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 435 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 437 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 437 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 437 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 439 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 439 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 439 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 447 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 447 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 449 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 449 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 449 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 453 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 453 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 459 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 459 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 459 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 461 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 461 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 461 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 463 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 463 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 467 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 467 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 469 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 469 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 469 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 471 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 471 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 471 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 473 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 473 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 477 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 477 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 479 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 479 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 485 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 487 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 487 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 487 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 491 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 491 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 491 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 493 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 493 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 493 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 495 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 503 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 503 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 505 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 509 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 509 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 515 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 517 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 517 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 517 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 519 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 519 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 519 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 527 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 527 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 529 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 529 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 529 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 533 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 533 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 533 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 535 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 537 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 537 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 537 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 545 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 547 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 547 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 547 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 551 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 551 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 557 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 557 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 557 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 559 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 559 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 559 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 561 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 561 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 561 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 569 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 569 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 571 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 571 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 571 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 575 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 581 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 581 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 581 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 583 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 583 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 583 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 585 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 593 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 593 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 595 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 599 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 599 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 605 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 607 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 607 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 607 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 609 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 609 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 609 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 617 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 617 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 619 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 619 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 619 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 623 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 623 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 629 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 629 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 629 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 631 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 631 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 631 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 633 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 633 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 637 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 637 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 639 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 639 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 639 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 641 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 641 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 641 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 643 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 643 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 647 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 647 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 649 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 649 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 655 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 657 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 657 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 657 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 661 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 661 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 667 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 667 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 667 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 669 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 669 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 669 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 671 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 671 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 671 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 679 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 679 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 681 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 681 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 681 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 685 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 685 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 687 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 687 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 687 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 689 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 689 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 689 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 697 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 697 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 699 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 699 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 699 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 703 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 703 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 709 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 709 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 709 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 711 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 711 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 711 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 713 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 713 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 713 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 721 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 721 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 723 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 723 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 723 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 727 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 727 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 733 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 733 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 733 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 735 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 735 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 735 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 737 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 737 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 737 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 745 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 745 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 747 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 747 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 747 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 751 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 751 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 757 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 757 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 757 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 759 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 759 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 759 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 761 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 761 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 761 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 769 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 769 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 771 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 771 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 771 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 775 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 781 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 781 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 781 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 783 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 783 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 783 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 785 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 785 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 789 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 789 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 791 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 791 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 791 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 793 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 793 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 793 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 795 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 795 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 799 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 799 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 801 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 801 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 807 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 807 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 809 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 809 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 809 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 813 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 813 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 813 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 815 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 815 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 815 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 817 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 817 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 817 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 825 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 827 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 827 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 827 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 831 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 831 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 837 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 837 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 837 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 839 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 839 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 839 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 841 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 841 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 841 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 849 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 849 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 851 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 851 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 851 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 855 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 855 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 855 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 857 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 857 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 857 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 859 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 859 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 859 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 867 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 867 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 869 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 869 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 869 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 873 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 873 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 873 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 875 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 875 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 875 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 877 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 877 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 877 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 885 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 885 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 887 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 887 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 887 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 891 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 891 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 897 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 897 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 897 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 899 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 899 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 899 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 901 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 901 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 905 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 905 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 907 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 907 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 907 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 909 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 909 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 909 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 911 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 911 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 915 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 915 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 917 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 917 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 923 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 923 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 925 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 925 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 925 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 929 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 929 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 935 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 935 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 935 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 937 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 937 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 937 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 939 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 939 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 939 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 947 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 947 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 949 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 949 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 949 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 953 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 953 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 953 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 955 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 955 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 955 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 957 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 957 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 957 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 965 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 965 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 967 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 967 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 967 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 971 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 971 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 971 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 973 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 973 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 973 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 975 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 975 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 975 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 983 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 983 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 985 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 985 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 985 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 989 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 989 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 995 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 995 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 995 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 997 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 997 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 997 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 999 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 999 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1003 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1003 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1005 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1005 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1005 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1007 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1007 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1007 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1009 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1009 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1013 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1013 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1015 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1015 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1021 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1021 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1023 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1023 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1023 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1027 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1027 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1027 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1029 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1029 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1029 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1031 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1031 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1031 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1039 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1039 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1041 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1041 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1041 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1045 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1045 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1045 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1047 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1047 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1047 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1049 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1049 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1049 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1057 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1057 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1059 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1059 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1059 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1063 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1063 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1069 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1069 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1069 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1071 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1071 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1071 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1073 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1073 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1077 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1077 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1079 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1079 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1079 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1081 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1081 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1081 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1083 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1083 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1087 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1087 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1089 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1089 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1095 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1095 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1097 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1097 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1097 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1101 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1101 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1101 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1103 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1103 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1103 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1113 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1113 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1119 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1119 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1125 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1125 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1125 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1133 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1133 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1135 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1135 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1135 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1137 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1137 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1137 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1139 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1139 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1145 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1145 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1151 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1151 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1153 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1153 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1153 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1157 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1157 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1165 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1165 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1165 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1167 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1167 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1171 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1171 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1173 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1173 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1175 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1175 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error (suppressible): (vsim-12023) ./SingleCycleCPU.sv(34): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./SingleCycleCPU.sv(37)
#    Time: 1201 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 37
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:24 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:47:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:24 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:47:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:24 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:47:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:24 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:47:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:24 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:47:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:24 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:47:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:24 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:47:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:24 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:47:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:24 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:47:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:24 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:47:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:24 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:47:24 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:24 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:47:25 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:25 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:47:25 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:25 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:47:25 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:25 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:47:25 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:25 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:47:25 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:25 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:47:25 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:25 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:47:25 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:47:26 on Nov 08,2017, Elapsed time: 0:04:54
# Errors: 859, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:47:26 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: (vsim-PLI-3003) ./SingleCycleCPU.sv(34): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench File: ./SingleCycleCPU.sv
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfthmmxz3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthmmxz3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 5 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 7 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 9 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 11 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 13 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 15 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 17 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 19 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 21 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 23 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 25 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 27 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 29 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 29 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 29 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 31 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 33 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 35 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 37 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 37 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 39 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 43 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 45 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 51 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 53 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 53 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 53 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 55 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 57 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 61 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 61 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 63 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 65 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 65 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 69 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 73 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 73 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 77 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 77 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 89 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 89 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 93 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 93 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 95 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 95 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error (suppressible): (vsim-12023) ./SingleCycleCPU.sv(34): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./SingleCycleCPU.sv(37)
#    Time: 101 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 37
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:31 on Nov 08,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 01:50:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:31 on Nov 08,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 01:50:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:31 on Nov 08,2017
# vlog -reportprogress 300 ./adder64Bit.sv 
# -- Compiling module adder64Bit
# -- Compiling module adder64Bit_testbench
# 
# Top level modules:
# 	adder64Bit_testbench
# End time: 01:50:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:31 on Nov 08,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:50:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:31 on Nov 08,2017
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# -- Compiling module programCounter_testbench
# 
# Top level modules:
# 	programCounter_testbench
# End time: 01:50:31 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:31 on Nov 08,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:50:32 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Nov 08,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 01:50:32 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Nov 08,2017
# vlog -reportprogress 300 ./instructionGet.sv 
# -- Compiling module instructionGet
# -- Compiling module instructionGet_testbench
# 
# Top level modules:
# 	instructionGet_testbench
# End time: 01:50:32 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Nov 08,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 01:50:32 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Nov 08,2017
# vlog -reportprogress 300 ./execution.sv 
# -- Compiling module execution
# -- Compiling module execution_testbench
# 
# Top level modules:
# 	execution_testbench
# End time: 01:50:32 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Nov 08,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 01:50:32 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Nov 08,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:50:32 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Nov 08,2017
# vlog -reportprogress 300 ./nor64to1.sv 
# -- Compiling module nor64to1
# -- Compiling module nor64to1_testbench
# 
# Top level modules:
# 	nor64to1_testbench
# End time: 01:50:32 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Nov 08,2017
# vlog -reportprogress 300 ./MOVUNIT.sv 
# -- Compiling module MOVUNIT
# -- Compiling module MOVUNIT_testbench
# 
# Top level modules:
# 	MOVUNIT_testbench
# End time: 01:50:32 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Nov 08,2017
# vlog -reportprogress 300 ./nor16to1.sv 
# -- Compiling module nor16to1
# -- Compiling module nor16to1_testbench
# 
# Top level modules:
# 	nor16to1_testbench
# End time: 01:50:32 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Nov 08,2017
# vlog -reportprogress 300 ./MOVCntrl.sv 
# -- Compiling module MOVCntrl
# -- Compiling module MOVCntrl_testbench
# 
# Top level modules:
# 	MOVCntrl_testbench
# End time: 01:50:32 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Nov 08,2017
# vlog -reportprogress 300 ./SingleCycleCPU.sv 
# -- Compiling module SingleCycleCPU
# -- Compiling module SingleCycleCPU_testbench
# 
# Top level modules:
# 	SingleCycleCPU_testbench
# End time: 01:50:32 on Nov 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Nov 08,2017
# vlog -reportprogress 300 ./flags.sv 
# -- Compiling module flags
# -- Compiling module flags_testbench
# 
# Top level modules:
# 	flags_testbench
# End time: 01:50:33 on Nov 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 01:50:33 on Nov 08,2017, Elapsed time: 0:03:07
# Errors: 147, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work SingleCycleCPU_testbench 
# Start time: 01:50:33 on Nov 08,2017
# Loading sv_std.std
# Loading work.SingleCycleCPU_testbench
# Loading work.SingleCycleCPU
# Loading work.execution
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.alu
# Loading work.full_adder
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.flags
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.signExtend
# Loading work.zeroPad
# Loading work.CPUControl
# Loading work.instructionGet
# Loading work.instructmem
# Loading work.adder64Bit
# Loading work.shifter
# Loading work.programCounter
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: (vsim-PLI-3003) ./SingleCycleCPU.sv(34): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleCPU_testbench File: ./SingleCycleCPU.sv
# ** Warning: Design size of 11853 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft8k59wr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8k59wr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_toUpper.arm
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 3 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 71 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 73 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 73 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 73 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 75 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 77 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 77 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 77 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 79 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 83 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 85 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 87 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 91 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 97 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 97 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 99 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 99 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 99 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 101 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 101 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 101 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 109 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 109 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 109 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 113 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 113 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 113 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 119 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 119 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 121 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 121 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 121 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 123 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 123 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 123 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 131 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 131 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 131 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 135 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 135 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 145 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 149 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 149 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 149 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 155 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 157 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 157 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 157 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 159 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 159 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 159 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 169 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 169 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 171 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 171 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 171 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 173 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 173 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 173 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 177 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 177 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 177 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 181 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 181 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 181 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 185 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 191 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 191 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 193 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 193 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 193 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 195 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 199 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 199 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 199 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 203 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 203 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 203 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 207 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 207 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 207 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 213 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 213 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 215 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 217 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 217 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 217 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 221 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 221 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 221 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 225 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 229 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 229 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 229 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 235 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 237 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 237 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 237 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 239 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 239 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 239 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 243 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 243 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 243 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 249 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 249 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 251 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 251 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 251 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 253 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 253 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 257 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 257 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 257 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 261 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 261 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 261 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 265 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 271 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 271 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 273 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 273 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 273 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 275 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 279 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 279 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 279 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 283 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 283 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 283 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 287 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 287 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 287 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 293 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 293 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 295 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 297 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 297 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 297 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 301 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 301 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 301 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 305 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 305 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 309 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 309 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 309 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 315 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 317 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 317 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 317 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 319 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 319 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 319 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 323 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 323 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 323 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 327 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 327 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 327 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 331 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 331 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 331 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 337 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 337 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 339 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 339 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 339 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 341 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 341 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 345 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 345 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 349 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 349 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 349 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 353 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 353 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 353 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 359 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 359 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 361 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 361 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 361 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 363 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 363 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 363 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 367 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 367 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 367 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 371 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 371 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 371 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 375 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 381 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 381 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 383 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 383 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 383 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 385 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 389 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 389 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 389 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 393 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 393 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 393 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 397 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 397 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 397 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 403 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 403 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 405 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 407 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 407 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 407 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 411 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 411 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 411 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 415 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 419 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 419 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 419 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 425 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 427 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 427 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 427 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 429 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 429 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 429 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 433 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 433 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 433 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 439 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 439 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 441 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 441 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 441 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 443 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 443 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 443 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 447 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 447 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 447 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 451 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 451 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 451 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 455 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 455 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 461 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 461 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 463 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 463 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 463 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 465 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 469 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 469 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 469 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 473 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 473 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 473 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 477 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 477 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 477 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 483 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 483 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 485 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 487 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 487 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 491 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 491 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 491 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 495 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 499 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 499 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 499 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 505 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 507 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 507 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 507 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 509 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 509 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 509 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 513 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 513 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 513 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 517 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 517 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 517 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 521 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 521 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 521 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 527 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 527 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 529 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 529 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 529 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 531 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 531 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 531 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 535 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 539 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 539 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 539 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 543 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 543 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 543 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 549 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 549 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 551 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 551 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 551 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 553 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 553 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 553 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 557 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 557 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 557 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 561 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 561 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 561 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 565 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 571 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 571 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 573 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 573 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 573 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 575 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 579 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 579 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 579 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 583 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 583 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 583 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 587 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 587 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 587 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 593 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 593 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 595 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 597 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 597 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 597 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 601 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 601 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 601 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 605 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 609 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 609 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 609 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 615 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 617 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 617 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 617 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 619 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 619 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 619 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 623 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 623 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 623 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 627 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 627 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 627 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 631 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 631 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 631 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 637 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 637 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 639 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 639 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 639 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 641 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 641 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 641 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 645 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 649 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 649 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 649 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 653 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 653 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 653 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 659 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 659 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 661 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 661 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 661 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 663 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 663 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 663 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 667 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 667 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 667 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 673 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 673 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 675 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 675 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 677 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 677 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 681 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 681 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 681 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 685 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 685 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 689 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 689 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 689 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 695 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 697 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 697 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 697 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 699 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 699 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 699 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 703 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 703 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 703 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 707 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 707 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 707 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 711 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 711 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 711 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 717 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 717 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 719 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 719 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 719 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 721 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 721 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 721 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 725 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 725 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 729 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 729 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 729 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 733 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 733 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 733 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 739 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 739 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 741 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 741 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 741 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 743 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 743 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 743 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 747 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 747 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 747 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 753 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 753 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 755 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 755 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 755 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 757 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 757 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 757 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 761 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 761 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 761 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 765 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 765 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 765 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 769 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 769 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 769 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 775 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 777 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 777 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 777 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 779 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 779 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 779 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 783 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 783 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 783 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 787 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 787 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 787 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 791 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 791 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 791 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 797 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 797 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 799 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 799 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 799 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 801 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 801 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 801 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 805 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 805 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 805 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 811 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 811 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 813 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 813 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 813 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 815 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 815 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 815 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 819 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 819 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 819 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 823 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 823 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 823 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 827 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 827 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 827 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 833 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 833 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 835 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 835 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 835 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 837 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 837 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 837 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 841 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 841 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 841 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 845 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 845 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 849 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 849 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 849 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 855 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 855 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 857 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 857 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 857 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 859 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 859 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 859 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 863 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 863 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 863 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 867 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 867 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 867 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 871 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 871 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 871 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 877 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 877 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 879 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 879 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 879 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 881 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 881 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 881 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 885 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 885 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 885 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 889 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 889 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 889 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 893 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 893 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 893 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 899 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 899 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 901 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 901 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 901 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 903 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 903 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 903 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 907 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 907 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 907 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 913 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 913 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 915 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 915 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 915 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 917 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 917 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 917 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 921 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 921 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 921 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 927 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 927 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 929 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 929 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 929 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 931 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 931 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 931 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 935 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 935 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 935 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 941 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 941 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 943 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 943 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 943 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 945 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 945 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 945 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 949 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 949 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 949 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 953 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 953 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 953 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 957 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 957 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 957 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 963 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 963 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 965 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 965 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 965 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 967 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 967 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 967 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 971 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 971 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 971 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 975 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 975 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 975 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 979 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 979 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 979 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 985 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 985 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 987 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 987 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 987 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 989 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 989 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 989 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 993 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 993 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 993 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 997 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 997 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 997 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1001 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1001 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1001 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1007 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1007 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1009 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1009 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1009 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1011 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1011 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1011 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1015 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1015 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1015 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1021 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1021 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1023 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1023 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1023 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1025 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1025 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1025 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1029 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1029 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1029 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1033 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1033 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1033 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1037 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1037 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1037 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1043 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1043 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1045 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1045 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1045 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1047 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1047 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1047 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1051 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1051 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1051 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1055 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1055 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1055 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1059 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1059 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1059 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1065 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1065 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1067 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1067 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1067 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1069 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1069 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1069 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1073 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1073 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1073 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1077 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1077 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1077 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1081 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1081 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1081 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1087 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1087 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1089 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1089 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1089 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1091 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1091 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1091 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1095 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1095 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1095 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1101 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1101 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1103 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1103 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1105 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1107 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1107 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1107 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1113 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1113 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1115 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1117 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1117 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1117 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1121 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1121 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1121 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1127 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1129 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1131 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1131 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1131 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1135 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1135 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1135 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1141 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1143 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1145 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1145 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1145 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1149 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1149 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1149 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1155 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1155 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1155 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1157 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1157 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1157 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1159 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1159 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1159 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1163 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1169 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1169 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1169 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1171 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1171 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1171 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1173 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1173 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1173 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1177 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1177 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1177 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1183 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1183 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1183 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1185 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1185 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1185 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1187 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1187 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1187 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1191 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1191 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1191 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1197 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1197 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1197 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1199 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1199 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1199 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1201 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1201 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1201 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1205 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1205 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1205 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1211 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1211 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1211 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1213 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1213 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1213 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1215 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1215 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1215 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1219 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1219 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1219 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1225 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1225 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1225 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1227 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1227 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1227 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1229 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1229 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1229 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1233 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1233 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1233 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1239 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1239 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1239 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1241 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1241 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1241 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1243 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1243 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1243 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1247 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1247 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1247 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1253 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1253 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1253 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1255 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1255 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1255 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1257 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1257 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1257 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1261 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1261 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1261 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1267 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1267 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1267 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1269 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1269 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1269 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1271 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1271 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1271 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1275 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1275 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1275 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1281 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1281 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1281 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1283 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1283 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1283 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1285 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1285 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1285 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1289 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1289 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1289 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1295 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1295 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1295 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1297 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1297 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1297 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1299 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1299 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1299 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1303 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1303 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1303 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1309 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1309 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1309 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1311 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1311 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1311 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1313 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1313 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1313 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1317 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1317 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1317 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1323 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1323 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1323 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1325 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1325 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1325 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1327 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1327 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1327 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1331 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1331 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1331 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1337 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1337 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1337 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1339 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1339 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1339 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1341 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1341 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1341 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1345 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1345 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1345 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1351 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1351 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1351 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1353 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1353 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1353 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1355 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1355 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1355 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1359 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1359 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1359 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1365 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1365 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1365 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1367 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1367 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1367 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1369 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1369 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1369 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1373 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1373 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1373 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1379 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1379 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1379 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1381 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1381 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1381 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1383 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1383 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1383 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1387 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1387 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1387 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1393 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1393 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1393 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1395 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1395 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1395 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1397 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1397 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1397 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1401 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1401 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1401 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1407 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1407 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1407 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1409 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1409 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1409 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1411 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1411 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1411 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1415 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1415 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1415 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1421 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1421 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1421 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1423 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1423 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1423 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1425 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1425 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1425 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1429 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1429 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1429 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1435 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1435 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1435 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1437 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1437 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1437 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1439 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1439 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1439 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1443 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1443 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1443 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1449 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1449 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1449 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1451 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1451 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1451 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1453 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1453 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1453 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1457 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1457 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1457 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1463 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1463 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1463 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1465 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1465 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1465 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1467 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1467 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1467 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1471 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1471 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1471 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1477 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1477 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1477 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1479 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1479 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1479 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1481 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1481 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1481 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1485 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1485 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1485 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1491 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1491 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1491 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1493 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1493 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1493 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1495 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1495 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1495 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1499 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1499 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1499 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1505 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1505 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1505 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1507 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1507 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1507 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1509 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1509 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1509 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1513 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1513 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1513 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1519 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1519 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1519 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1521 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1521 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1521 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1523 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1523 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1523 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1527 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1527 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1527 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1533 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1533 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1533 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1535 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1535 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1535 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1537 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1537 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1537 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1541 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1541 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1541 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1547 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1547 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1547 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1549 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1549 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1549 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1551 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1551 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1551 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1555 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1555 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1555 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1561 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1561 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1561 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1563 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1563 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1563 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1565 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1565 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1565 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1569 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1569 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1569 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1575 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1575 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1575 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1577 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1577 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1577 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1579 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1579 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1579 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1583 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1583 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1583 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1589 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1589 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1589 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1591 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1591 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1591 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1593 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1593 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1593 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1597 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1597 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1597 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1603 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1603 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1603 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1605 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1605 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1605 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1607 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1607 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1607 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1611 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1611 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1611 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1617 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1617 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1617 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1619 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1619 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1619 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1621 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1621 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1621 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1625 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1625 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1625 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1631 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1631 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1631 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1633 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1633 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1633 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1635 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1635 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1635 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1639 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1639 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1639 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1645 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1645 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1645 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1647 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1647 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1647 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1649 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1649 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1649 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1653 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1653 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1653 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1659 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1659 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1659 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1661 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1661 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1661 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1663 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1663 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1663 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1667 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1667 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1667 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1673 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1673 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1673 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1675 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1675 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1675 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1677 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1677 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1677 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1681 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1681 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1681 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1687 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1687 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1687 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1689 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1689 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1689 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1691 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1691 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1691 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1695 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1695 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1695 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1701 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1701 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1701 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1703 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1703 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1703 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1705 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1705 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1705 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1709 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1709 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1709 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1715 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1715 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1715 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1717 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1717 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1717 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1719 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1719 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1719 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1723 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1723 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1723 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1729 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1729 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1729 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1731 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1731 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1731 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1733 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1733 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1733 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1737 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1737 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1737 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1743 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1743 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1743 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1745 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1745 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1745 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1747 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1747 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1747 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1751 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1751 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1751 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1757 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1757 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1757 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1759 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1759 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1759 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1761 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1761 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1761 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1765 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1765 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1765 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1771 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1771 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1771 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1773 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1773 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1773 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1775 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1775 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1775 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1779 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1779 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1779 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1785 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1785 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1785 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1787 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1787 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1787 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1789 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1789 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1789 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1793 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1793 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1793 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1799 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1799 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1799 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1801 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1801 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1801 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1803 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1803 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1803 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1807 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1807 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1807 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1813 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1813 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1813 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1815 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1815 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1815 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1817 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1817 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1817 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1821 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1821 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1827 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1827 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1827 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1829 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1829 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1829 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1831 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1831 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1831 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1835 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1835 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 32
# ** Error: Assertion error.
#    Time: 1835 us  Scope: SingleCycleCPU_testbench.dut.EXEC.memory File: datamem.sv Line: 33
# ** Error (suppressible): (vsim-12023) ./SingleCycleCPU.sv(34): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./SingleCycleCPU.sv(37)
#    Time: 1843 us  Iteration: 1  Instance: /SingleCycleCPU_testbench
# Break in Module SingleCycleCPU_testbench at ./SingleCycleCPU.sv line 37
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[133]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[132]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[131]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[130]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[129]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[128]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[127]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[126]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[125]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[124]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[123]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[122]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[121]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[120]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[119]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[118]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[117]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[116]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[115]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[114]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[113]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[112]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[111]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[110]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[109]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[108]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[107]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[106]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[105]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[104]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[103]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[102]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[101]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[100]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[99]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[98]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[97]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[96]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[95]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[94]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[93]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[92]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[91]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[90]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[89]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[88]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[87]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[86]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[85]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[84]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[83]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[82]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[81]
add wave -position end  sim:/SingleCycleCPU_testbench/dut/EXEC/memory/mem[80]
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/SingleCycleCPU.do}
# End time: 02:01:00 on Nov 08,2017, Elapsed time: 0:10:27
# Errors: 1470, Warnings: 4
