static inline T_1 F_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nasm volatile("STPT %0" : "=m" (timer));\r\nreturn V_1 ;\r\n}\r\nstatic inline void F_2 ( T_1 V_2 )\r\n{\r\nT_1 V_1 ;\r\nasm volatile (" STPT %0\n"\r\n" SPT %1"\r\n: "=m" (timer) : "m" (expires) );\r\nV_3 . V_4 += V_3 . V_5 - V_1 ;\r\nV_3 . V_5 = V_2 ;\r\n}\r\nstatic void F_3 ( struct V_6 * V_7 , int V_8 )\r\n{\r\nstruct V_9 * V_10 = F_4 ( V_7 ) ;\r\nT_1 V_1 , clock , V_11 , system , V_12 ;\r\nV_1 = V_3 . V_5 ;\r\nclock = V_3 . V_13 ;\r\nasm volatile (" STPT %0\n"\r\n" STCK %1"\r\n: "=m" (S390_lowcore.last_update_timer),\r\n"=m" (S390_lowcore.last_update_clock) );\r\nV_3 . V_4 += V_1 - V_3 . V_5 ;\r\nV_3 . V_14 += V_3 . V_13 - clock ;\r\nV_11 = V_3 . V_15 - V_10 -> V_15 ;\r\nV_3 . V_14 -= V_11 ;\r\nV_10 -> V_15 = V_3 . V_15 ;\r\nF_5 ( V_7 , V_11 , V_11 ) ;\r\nsystem = V_3 . V_4 - V_10 -> V_4 ;\r\nV_3 . V_14 -= system ;\r\nV_10 -> V_4 = V_3 . V_4 ;\r\nF_6 ( V_7 , V_8 , system , system ) ;\r\nV_12 = V_3 . V_14 ;\r\nif ( ( V_16 ) V_12 > 0 ) {\r\nV_3 . V_14 = 0 ;\r\nF_7 ( V_12 ) ;\r\n}\r\n}\r\nvoid F_8 ( struct V_6 * V_17 , struct V_6 * V_18 )\r\n{\r\nstruct V_9 * V_10 ;\r\nF_3 ( V_17 , 0 ) ;\r\nV_10 = F_4 ( V_17 ) ;\r\nV_10 -> V_15 = V_3 . V_15 ;\r\nV_10 -> V_4 = V_3 . V_4 ;\r\nV_10 = F_4 ( V_18 ) ;\r\nV_3 . V_15 = V_10 -> V_15 ;\r\nV_3 . V_4 = V_10 -> V_4 ;\r\n}\r\nvoid F_9 ( struct V_6 * V_7 , int V_19 )\r\n{\r\nF_3 ( V_7 , V_20 ) ;\r\n}\r\nvoid F_10 ( struct V_6 * V_7 )\r\n{\r\nstruct V_9 * V_10 = F_4 ( V_7 ) ;\r\nT_1 V_1 , system ;\r\nV_1 = V_3 . V_5 ;\r\nV_3 . V_5 = F_1 () ;\r\nV_3 . V_4 += V_1 - V_3 . V_5 ;\r\nsystem = V_3 . V_4 - V_10 -> V_4 ;\r\nV_3 . V_14 -= system ;\r\nV_10 -> V_4 = V_3 . V_4 ;\r\nF_6 ( V_7 , 0 , system , system ) ;\r\n}\r\nvoid T_2 F_11 ( T_1 V_21 , T_1 V_22 )\r\n{\r\nstruct V_23 * V_24 = & F_12 ( V_25 ) ;\r\nstruct V_26 * V_27 = & F_12 ( V_28 ) ;\r\nT_1 V_29 , V_2 ;\r\nif ( V_24 -> V_30 == 0ULL )\r\nreturn;\r\nV_29 = V_21 - V_24 -> V_30 ;\r\nF_13 ( V_29 ) ;\r\nV_3 . V_14 +=\r\nV_24 -> V_30 - V_3 . V_13 ;\r\nV_3 . V_13 = V_21 ;\r\nV_3 . V_4 += V_3 . V_5 - V_27 -> V_24 ;\r\nV_3 . V_5 = V_22 ;\r\nif ( V_27 -> V_31 ) {\r\nV_2 = V_27 -> V_24 - V_22 ;\r\nV_2 += F_1 () ;\r\nF_2 ( V_2 ) ;\r\n} else {\r\nV_27 -> V_32 -= V_27 -> V_24 - V_22 ;\r\n}\r\nV_24 -> V_33 ++ ;\r\nF_14 () ;\r\nV_24 -> V_29 += V_29 ;\r\nV_24 -> V_30 = 0ULL ;\r\nV_24 -> V_34 ++ ;\r\nF_14 () ;\r\nV_24 -> V_33 ++ ;\r\n}\r\nvoid T_2 F_15 ( void )\r\n{\r\nstruct V_23 * V_24 = & F_12 ( V_25 ) ;\r\nstruct V_26 * V_27 = & F_12 ( V_28 ) ;\r\nT_3 V_35 ;\r\nV_35 . V_36 = V_37 | V_38 | V_39 | V_40 ;\r\nV_24 -> V_41 = 0 ;\r\nif ( V_27 -> V_31 ) {\r\nT_1 V_42 = V_43 ;\r\nasm volatile(\r\n#ifndef F_16\r\n" basr 1,0\n"\r\n"0: ahi 1,1f-0b\n"\r\n" st 1,4(%2)\n"\r\n#else\r\n" larl 1,1f\n"\r\n" stg 1,8(%2)\n"\r\n#endif\r\n" stpt 0(%4)\n"\r\n" spt 0(%5)\n"\r\n" stck 0(%3)\n"\r\n#ifndef F_16\r\n" lpsw 0(%2)\n"\r\n#else\r\n" lpswe 0(%2)\n"\r\n#endif\r\n"1:"\r\n: "=m" (idle->idle_enter), "=m" (vq->idle)\r\n: "a" (&psw), "a" (&idle->idle_enter),\r\n"a" (&vq->idle), "a" (&vmax), "m" (vmax), "m" (psw)\r\n: "memory", "cc", "1");\r\n} else {\r\nasm volatile(\r\n#ifndef F_16\r\n" basr 1,0\n"\r\n"0: ahi 1,1f-0b\n"\r\n" st 1,4(%2)\n"\r\n#else\r\n" larl 1,1f\n"\r\n" stg 1,8(%2)\n"\r\n#endif\r\n" stpt 0(%4)\n"\r\n" stck 0(%3)\n"\r\n#ifndef F_16\r\n" lpsw 0(%2)\n"\r\n#else\r\n" lpswe 0(%2)\n"\r\n#endif\r\n"1:"\r\n: "=m" (idle->idle_enter), "=m" (vq->idle)\r\n: "a" (&psw), "a" (&idle->idle_enter),\r\n"a" (&vq->idle), "m" (psw)\r\n: "memory", "cc", "1");\r\n}\r\n}\r\nT_4 F_17 ( int V_44 )\r\n{\r\nstruct V_23 * V_24 ;\r\nunsigned long long V_45 , V_29 , V_30 ;\r\nunsigned int V_33 ;\r\nV_24 = & F_18 ( V_25 , V_44 ) ;\r\nV_45 = F_19 () ;\r\nV_46:\r\nV_33 = V_24 -> V_33 ;\r\nF_20 () ;\r\nif ( V_33 & 1 )\r\ngoto V_46;\r\nV_29 = 0 ;\r\nV_30 = V_24 -> V_30 ;\r\nif ( V_30 != 0ULL && V_30 < V_45 )\r\nV_29 = V_45 - V_30 ;\r\nF_20 () ;\r\nif ( V_24 -> V_33 != V_33 )\r\ngoto V_46;\r\nreturn V_29 ;\r\n}\r\nstatic void F_21 ( struct V_47 * V_1 , struct V_48 * V_49 )\r\n{\r\nstruct V_47 * V_50 ;\r\nF_22 (event, head, entry) {\r\nif ( V_50 -> V_2 > V_1 -> V_2 ) {\r\nF_23 ( & V_1 -> V_51 , & V_50 -> V_51 ) ;\r\nreturn;\r\n}\r\n}\r\nF_23 ( & V_1 -> V_51 , V_49 ) ;\r\n}\r\nstatic void F_24 ( struct V_48 * V_52 )\r\n{\r\nstruct V_26 * V_27 ;\r\nstruct V_47 * V_50 , * V_53 ;\r\nif ( F_25 ( V_52 ) )\r\nreturn;\r\nV_27 = & F_12 ( V_28 ) ;\r\nF_26 (event, tmp, cb_list, entry) {\r\nF_27 ( & V_50 -> V_51 ) ;\r\n( V_50 -> V_54 ) ( V_50 -> V_55 ) ;\r\nif ( V_50 -> V_56 ) {\r\nV_50 -> V_2 = V_50 -> V_56 + V_27 -> V_32 ;\r\nF_28 ( & V_27 -> V_57 ) ;\r\nF_21 ( V_50 , & V_27 -> V_58 ) ;\r\nF_29 ( & V_27 -> V_57 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_30 ( unsigned int V_59 ,\r\nunsigned int V_60 , unsigned long V_61 )\r\n{\r\nstruct V_26 * V_27 ;\r\nstruct V_47 * V_50 , * V_53 ;\r\nstruct V_48 V_52 ;\r\nT_1 V_32 , V_18 ;\r\nF_31 ( F_32 () ) . V_62 [ V_63 ] ++ ;\r\nF_33 ( & V_52 ) ;\r\nV_27 = & F_12 ( V_28 ) ;\r\nF_28 ( & V_27 -> V_57 ) ;\r\nV_32 = V_27 -> V_32 + ( V_27 -> V_1 - V_3 . V_64 ) ;\r\nF_34 ( ( V_16 ) V_32 < 0 ) ;\r\nV_27 -> V_32 = 0 ;\r\nF_26 (event, tmp, &vq->list, entry) {\r\nif ( V_50 -> V_2 < V_32 )\r\nF_35 ( & V_50 -> V_51 , & V_52 ) ;\r\nelse\r\nV_50 -> V_2 -= V_32 ;\r\n}\r\nF_29 ( & V_27 -> V_57 ) ;\r\nV_27 -> V_31 = F_25 ( & V_52 ) ;\r\nF_24 ( & V_52 ) ;\r\nV_18 = V_43 ;\r\nF_28 ( & V_27 -> V_57 ) ;\r\nif ( ! F_25 ( & V_27 -> V_58 ) ) {\r\nV_50 = F_36 ( & V_27 -> V_58 , struct V_47 , V_51 ) ;\r\nV_18 = V_50 -> V_2 ;\r\n} else\r\nV_27 -> V_31 = 0 ;\r\nF_29 ( & V_27 -> V_57 ) ;\r\nV_32 = V_3 . V_64 - F_1 () ;\r\nF_2 ( V_18 - V_32 ) ;\r\nV_27 -> V_1 = V_18 - V_32 ;\r\nV_27 -> V_32 = V_32 ;\r\n}\r\nvoid F_37 ( struct V_47 * V_1 )\r\n{\r\nV_1 -> V_54 = NULL ;\r\nF_33 ( & V_1 -> V_51 ) ;\r\n}\r\nstatic inline int F_38 ( struct V_47 * V_1 )\r\n{\r\nreturn ( ! F_25 ( & V_1 -> V_51 ) ) ;\r\n}\r\nstatic void F_39 ( struct V_47 * V_1 )\r\n{\r\nstruct V_26 * V_27 ;\r\nunsigned long V_65 ;\r\nT_1 V_66 , V_2 ;\r\nV_27 = & F_18 ( V_28 , V_1 -> V_44 ) ;\r\nF_40 ( & V_27 -> V_57 , V_65 ) ;\r\nF_34 ( V_1 -> V_44 != F_32 () ) ;\r\nif ( F_25 ( & V_27 -> V_58 ) ) {\r\nF_41 ( & V_1 -> V_51 , & V_27 -> V_58 ) ;\r\nF_2 ( V_1 -> V_2 ) ;\r\nV_27 -> V_1 = V_1 -> V_2 ;\r\nV_27 -> V_32 = 0 ;\r\n} else {\r\nV_2 = V_1 -> V_2 ;\r\nV_66 = F_1 () ;\r\nif ( F_42 ( ( V_16 ) V_2 < ( V_16 ) V_66 ) ) {\r\nF_2 ( V_2 ) ;\r\nV_27 -> V_32 += V_27 -> V_1 - V_66 ;\r\nV_27 -> V_1 = V_2 ;\r\n} else {\r\nV_27 -> V_32 += V_27 -> V_1 - V_66 ;\r\nV_27 -> V_1 = V_66 ;\r\n}\r\nV_1 -> V_2 += V_27 -> V_32 ;\r\nF_21 ( V_1 , & V_27 -> V_58 ) ;\r\n}\r\nF_43 ( & V_27 -> V_57 , V_65 ) ;\r\nF_44 () ;\r\n}\r\nstatic inline void F_45 ( struct V_47 * V_1 )\r\n{\r\nF_34 ( ! V_1 -> V_54 ) ;\r\nF_34 ( ! V_1 -> V_2 || V_1 -> V_2 > V_43 ) ;\r\nF_34 ( F_38 ( V_1 ) ) ;\r\nV_1 -> V_44 = F_46 () ;\r\n}\r\nvoid F_47 ( void * V_67 )\r\n{\r\nstruct V_47 * V_1 ;\r\nV_1 = (struct V_47 * ) V_67 ;\r\nF_45 ( V_1 ) ;\r\nV_1 -> V_56 = 0 ;\r\nF_39 ( V_1 ) ;\r\n}\r\nvoid F_48 ( void * V_67 )\r\n{\r\nstruct V_47 * V_1 ;\r\nV_1 = (struct V_47 * ) V_67 ;\r\nF_45 ( V_1 ) ;\r\nV_1 -> V_56 = V_1 -> V_2 ;\r\nF_39 ( V_1 ) ;\r\n}\r\nint F_49 ( struct V_47 * V_1 , T_1 V_2 , int V_68 )\r\n{\r\nstruct V_26 * V_27 ;\r\nunsigned long V_65 ;\r\nint V_44 ;\r\nF_34 ( ! V_1 -> V_54 ) ;\r\nF_34 ( ! V_2 || V_2 > V_43 ) ;\r\nif ( V_1 -> V_2 == V_2 && F_38 ( V_1 ) )\r\nreturn 1 ;\r\nV_44 = F_46 () ;\r\nV_27 = & F_18 ( V_28 , V_44 ) ;\r\nF_40 ( & V_27 -> V_57 , V_65 ) ;\r\nif ( ! F_38 ( V_1 ) ) {\r\nF_43 ( & V_27 -> V_57 , V_65 ) ;\r\nif ( V_68 )\r\nV_1 -> V_56 = V_2 ;\r\nelse\r\nV_1 -> V_56 = 0 ;\r\nV_1 -> V_2 = V_2 ;\r\nV_1 -> V_44 = V_44 ;\r\nF_39 ( V_1 ) ;\r\nreturn 0 ;\r\n}\r\nF_34 ( V_1 -> V_44 != V_44 ) ;\r\nF_27 ( & V_1 -> V_51 ) ;\r\nV_1 -> V_2 = V_2 ;\r\nif ( V_68 )\r\nV_1 -> V_56 = V_2 ;\r\nF_43 ( & V_27 -> V_57 , V_65 ) ;\r\nF_39 ( V_1 ) ;\r\nreturn 1 ;\r\n}\r\nint F_50 ( struct V_47 * V_1 , T_1 V_2 )\r\n{\r\nreturn F_49 ( V_1 , V_2 , 0 ) ;\r\n}\r\nint F_51 ( struct V_47 * V_1 , T_1 V_2 )\r\n{\r\nreturn F_49 ( V_1 , V_2 , 1 ) ;\r\n}\r\nint F_52 ( struct V_47 * V_1 )\r\n{\r\nunsigned long V_65 ;\r\nstruct V_26 * V_27 ;\r\nif ( ! F_38 ( V_1 ) )\r\nreturn 0 ;\r\nV_27 = & F_18 ( V_28 , V_1 -> V_44 ) ;\r\nF_40 ( & V_27 -> V_57 , V_65 ) ;\r\nF_27 ( & V_1 -> V_51 ) ;\r\nF_43 ( & V_27 -> V_57 , V_65 ) ;\r\nreturn 1 ;\r\n}\r\nvoid F_53 ( void )\r\n{\r\nstruct V_26 * V_27 ;\r\nV_27 = & F_12 ( V_28 ) ;\r\nF_33 ( & V_27 -> V_58 ) ;\r\nF_54 ( & V_27 -> V_57 ) ;\r\nF_55 ( 0 , 10 ) ;\r\n}\r\nstatic int T_5 F_56 ( struct V_69 * V_70 ,\r\nunsigned long V_71 , void * V_72 )\r\n{\r\nstruct V_23 * V_24 ;\r\nlong V_44 = ( long ) V_72 ;\r\nV_24 = & F_18 ( V_25 , V_44 ) ;\r\nswitch ( V_71 ) {\r\ncase V_73 :\r\ncase V_74 :\r\nV_24 -> V_41 = 0 ;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_75 ;\r\n}\r\nvoid T_6 F_57 ( void )\r\n{\r\nif ( F_58 ( 0x1005 , F_30 ) )\r\nF_59 ( L_1 ) ;\r\nF_53 () ;\r\nF_60 ( F_56 , 0 ) ;\r\n}
