<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\impl\gwsynthesis\RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan 30 14:21:03 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>19824</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11069</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>612</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>76</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>4</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">40.564(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>96.461(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">46.642(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-1485.566</td>
<td>530</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-10.502</td>
<td>12</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.652</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.032</td>
<td>24.556</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.650</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.007</td>
<td>24.594</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.634</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>flashController/data_out_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.026</td>
<td>24.544</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.633</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.569</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.625</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.022</td>
<td>24.583</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.616</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>24.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.611</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.014</td>
<td>24.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.606</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.022</td>
<td>24.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.601</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>flashController/data_out_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.011</td>
<td>24.526</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.600</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>flashController/data_out_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.026</td>
<td>24.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.591</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.048</td>
<td>24.480</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.545</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.042</td>
<td>24.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.539</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>flashController/data_out_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.475</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.536</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>flashController/data_out_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.032</td>
<td>24.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.529</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.014</td>
<td>24.431</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.528</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>flashController/data_out_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.515</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>mem/data_out_20_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.020</td>
<td>24.224</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.514</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>flashController/data_out_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.018</td>
<td>24.432</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.498</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>flashController/data_out_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>24.444</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.476</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.002</td>
<td>24.410</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.460</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.042</td>
<td>24.355</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.432</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>flashController/data_out_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>24.338</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.430</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>flashController/data_out_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.427</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>flashController/data_out_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>24.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.426</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
<td>flashController/data_out_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.032</td>
<td>24.330</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.191</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dmi_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.413</td>
<td>1.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.191</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dpi_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.414</td>
<td>1.189</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.187</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ukprdy_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.396</td>
<td>1.175</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.185</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_7_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.407</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.185</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_8_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.407</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.185</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_9_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.407</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.185</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_10_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.407</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.185</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_11_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.407</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.185</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_12_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.407</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.184</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_0_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.405</td>
<td>1.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.184</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ukprdyd_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.405</td>
<td>1.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.184</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_0_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.409</td>
<td>1.190</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.184</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_13_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.409</td>
<td>1.190</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.184</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/save_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.405</td>
<td>1.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.181</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_1_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.181</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_2_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.181</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_3_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.181</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_4_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.181</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_5_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.181</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_6_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.181</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_13_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.181</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_14_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.181</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_15_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.181</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_16_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.181</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_17_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.188</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.805</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.090</td>
<td>3.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.800</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.090</td>
<td>3.703</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.765</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.090</td>
<td>3.668</td>
</tr>
<tr>
<td>4</td>
<td>0.193</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.090</td>
<td>3.709</td>
</tr>
<tr>
<td>5</td>
<td>0.198</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.090</td>
<td>3.703</td>
</tr>
<tr>
<td>6</td>
<td>0.233</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.090</td>
<td>3.668</td>
</tr>
<tr>
<td>7</td>
<td>1.712</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.506</td>
<td>2.744</td>
</tr>
<tr>
<td>8</td>
<td>1.712</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.506</td>
<td>2.744</td>
</tr>
<tr>
<td>9</td>
<td>1.712</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.503</td>
<td>2.742</td>
</tr>
<tr>
<td>10</td>
<td>1.712</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/cond_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.503</td>
<td>2.742</td>
</tr>
<tr>
<td>11</td>
<td>1.713</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.501</td>
<td>2.739</td>
</tr>
<tr>
<td>12</td>
<td>1.713</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.501</td>
<td>2.739</td>
</tr>
<tr>
<td>13</td>
<td>1.713</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.501</td>
<td>2.739</td>
</tr>
<tr>
<td>14</td>
<td>1.713</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.501</td>
<td>2.739</td>
</tr>
<tr>
<td>15</td>
<td>1.716</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.517</td>
<td>2.752</td>
</tr>
<tr>
<td>16</td>
<td>1.716</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.517</td>
<td>2.752</td>
</tr>
<tr>
<td>17</td>
<td>1.716</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.517</td>
<td>2.752</td>
</tr>
<tr>
<td>18</td>
<td>1.717</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.508</td>
<td>2.742</td>
</tr>
<tr>
<td>19</td>
<td>1.721</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/connected_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.515</td>
<td>2.744</td>
</tr>
<tr>
<td>20</td>
<td>1.722</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.507</td>
<td>2.737</td>
</tr>
<tr>
<td>21</td>
<td>1.722</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.507</td>
<td>2.737</td>
</tr>
<tr>
<td>22</td>
<td>1.722</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.507</td>
<td>2.737</td>
</tr>
<tr>
<td>23</td>
<td>16.159</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>3.668</td>
</tr>
<tr>
<td>24</td>
<td>16.161</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.017</td>
<td>3.703</td>
</tr>
<tr>
<td>25</td>
<td>16.169</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.032</td>
<td>3.709</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.207</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.406</td>
<td>1.180</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.207</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.409</td>
<td>1.184</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.205</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/nak_s5/PRESET</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.404</td>
<td>1.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.205</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.404</td>
<td>1.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.205</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.404</td>
<td>1.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.204</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ug_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.406</td>
<td>1.183</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.204</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.406</td>
<td>1.183</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.203</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_6_s6/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.402</td>
<td>1.180</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.203</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/inst_ready_s5/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.182</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.203</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.402</td>
<td>1.180</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.203</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.402</td>
<td>1.180</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.203</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.182</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.203</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.402</td>
<td>1.180</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.203</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.182</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.400</td>
<td>1.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.400</td>
<td>1.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.400</td>
<td>1.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.200</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/connected_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.405</td>
<td>1.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.199</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.403</td>
<td>1.185</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.197</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.407</td>
<td>1.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.197</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.407</td>
<td>1.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.197</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.407</td>
<td>1.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.196</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.398</td>
<td>1.183</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.196</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.401</td>
<td>1.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.196</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.398</td>
<td>1.183</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM_0/dpb_inst_0</td>
</tr>
<tr>
<td>5</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM_3/dpb_inst_0</td>
</tr>
<tr>
<td>6</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/text_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>8</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/sprite_buffer/dpb_inst_0</td>
</tr>
<tr>
<td>9</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM2_0/dpb_inst_0</td>
</tr>
<tr>
<td>10</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.341</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>cpu_1/ALUInA_6_s4/I2</td>
</tr>
<tr>
<td>8.606</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s4/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>cpu_1/ALUInA_6_s9/I1</td>
</tr>
<tr>
<td>9.712</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s9/F</td>
</tr>
<tr>
<td>11.008</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu_1/ALUInA_6_s7/I0</td>
</tr>
<tr>
<td>11.271</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cpu_1/cpu_alu/n56_s7/I2</td>
</tr>
<tr>
<td>13.563</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s7/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cpu_1/cpu_alu/n56_s3/I1</td>
</tr>
<tr>
<td>14.157</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s3/F</td>
</tr>
<tr>
<td>15.363</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>15.796</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>cpu_1/data_addr_Z_12_s9/I2</td>
</tr>
<tr>
<td>16.058</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s9/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cpu_1/data_addr_Z_12_s4/I0</td>
</tr>
<tr>
<td>17.598</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s4/F</td>
</tr>
<tr>
<td>17.736</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>18.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>cpu_1/data_addr_Z_12_s25/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s25/F</td>
</tr>
<tr>
<td>20.945</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/n575_s10/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s10/F</td>
</tr>
<tr>
<td>21.940</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>flashController/n575_s4/I2</td>
</tr>
<tr>
<td>22.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s4/F</td>
</tr>
<tr>
<td>23.041</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>bu/data_read_31_s5/I0</td>
</tr>
<tr>
<td>23.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s5/F</td>
</tr>
<tr>
<td>25.441</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>bu/data_read_28_s0/I2</td>
</tr>
<tr>
<td>25.967</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s0/F</td>
</tr>
<tr>
<td>26.922</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>bu/data_read_28_s/I0</td>
</tr>
<tr>
<td>27.185</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s/F</td>
</tr>
<tr>
<td>27.185</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.596</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_28_s0/CLK</td>
</tr>
<tr>
<td>22.533</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.280, 21.502%; route: 18.894, 76.941%; tC2Q: 0.382, 1.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.288%; route: 1.914, 73.712%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.341</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>cpu_1/ALUInA_6_s4/I2</td>
</tr>
<tr>
<td>8.606</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s4/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>cpu_1/ALUInA_6_s9/I1</td>
</tr>
<tr>
<td>9.712</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s9/F</td>
</tr>
<tr>
<td>11.008</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu_1/ALUInA_6_s7/I0</td>
</tr>
<tr>
<td>11.271</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cpu_1/cpu_alu/n56_s7/I2</td>
</tr>
<tr>
<td>13.563</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s7/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cpu_1/cpu_alu/n56_s3/I1</td>
</tr>
<tr>
<td>14.157</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s3/F</td>
</tr>
<tr>
<td>15.363</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>15.796</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>cpu_1/data_addr_Z_12_s9/I2</td>
</tr>
<tr>
<td>16.058</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s9/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cpu_1/data_addr_Z_12_s4/I0</td>
</tr>
<tr>
<td>17.598</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s4/F</td>
</tr>
<tr>
<td>17.736</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>18.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>cpu_1/data_addr_Z_12_s25/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s25/F</td>
</tr>
<tr>
<td>20.945</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/n575_s10/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s10/F</td>
</tr>
<tr>
<td>21.940</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>flashController/n575_s4/I2</td>
</tr>
<tr>
<td>22.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s4/F</td>
</tr>
<tr>
<td>23.041</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>bu/data_read_31_s5/I0</td>
</tr>
<tr>
<td>23.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s5/F</td>
</tr>
<tr>
<td>25.600</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[3][B]</td>
<td>bu/data_read_5_s0/I2</td>
</tr>
<tr>
<td>25.890</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_5_s0/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td>bu/data_read_5_s/I0</td>
</tr>
<tr>
<td>27.222</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_5_s/F</td>
</tr>
<tr>
<td>27.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_5_s0/CLK</td>
</tr>
<tr>
<td>22.572</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C44[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.307, 21.581%; route: 18.904, 76.864%; tC2Q: 0.382, 1.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.341</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>cpu_1/ALUInA_6_s4/I2</td>
</tr>
<tr>
<td>8.606</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s4/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>cpu_1/ALUInA_6_s9/I1</td>
</tr>
<tr>
<td>9.712</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s9/F</td>
</tr>
<tr>
<td>11.008</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu_1/ALUInA_6_s7/I0</td>
</tr>
<tr>
<td>11.271</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cpu_1/cpu_alu/n56_s7/I2</td>
</tr>
<tr>
<td>13.563</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s7/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cpu_1/cpu_alu/n56_s3/I1</td>
</tr>
<tr>
<td>14.157</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s3/F</td>
</tr>
<tr>
<td>15.363</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>15.796</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>cpu_1/data_addr_Z_12_s9/I2</td>
</tr>
<tr>
<td>16.058</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s9/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cpu_1/data_addr_Z_12_s4/I0</td>
</tr>
<tr>
<td>17.598</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s4/F</td>
</tr>
<tr>
<td>17.736</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>18.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>cpu_1/data_addr_Z_12_s25/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s25/F</td>
</tr>
<tr>
<td>20.945</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/n575_s10/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s10/F</td>
</tr>
<tr>
<td>21.940</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>flashController/n575_s4/I2</td>
</tr>
<tr>
<td>22.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s4/F</td>
</tr>
<tr>
<td>23.321</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td>flashController/n551_s16/I0</td>
</tr>
<tr>
<td>23.842</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R30C19[3][A]</td>
<td style=" background: #97FFFF;">flashController/n551_s16/F</td>
</tr>
<tr>
<td>24.763</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>flashController/n562_s16/I3</td>
</tr>
<tr>
<td>25.290</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C20[0][A]</td>
<td style=" background: #97FFFF;">flashController/n562_s16/F</td>
</tr>
<tr>
<td>26.137</td>
<td>0.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td>flashController/n542_s16/I3</td>
</tr>
<tr>
<td>26.653</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s16/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>flashController/n542_s15/I0</td>
</tr>
<tr>
<td>27.172</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s15/F</td>
</tr>
<tr>
<td>27.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>flashController/data_out_31_s0/CLK</td>
</tr>
<tr>
<td>22.538</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>flashController/data_out_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.309, 25.704%; route: 17.852, 72.737%; tC2Q: 0.382, 1.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.341</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>cpu_1/ALUInA_6_s4/I2</td>
</tr>
<tr>
<td>8.606</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s4/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>cpu_1/ALUInA_6_s9/I1</td>
</tr>
<tr>
<td>9.712</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s9/F</td>
</tr>
<tr>
<td>11.008</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu_1/ALUInA_6_s7/I0</td>
</tr>
<tr>
<td>11.271</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cpu_1/cpu_alu/n56_s7/I2</td>
</tr>
<tr>
<td>13.563</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s7/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cpu_1/cpu_alu/n56_s3/I1</td>
</tr>
<tr>
<td>14.157</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s3/F</td>
</tr>
<tr>
<td>15.363</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>15.796</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>cpu_1/data_addr_Z_12_s9/I2</td>
</tr>
<tr>
<td>16.058</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s9/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cpu_1/data_addr_Z_12_s4/I0</td>
</tr>
<tr>
<td>17.598</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s4/F</td>
</tr>
<tr>
<td>17.736</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>18.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>cpu_1/data_addr_Z_12_s25/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s25/F</td>
</tr>
<tr>
<td>20.945</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/n575_s10/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s10/F</td>
</tr>
<tr>
<td>21.940</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>flashController/n575_s4/I2</td>
</tr>
<tr>
<td>22.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s4/F</td>
</tr>
<tr>
<td>23.041</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>bu/data_read_31_s5/I0</td>
</tr>
<tr>
<td>23.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s5/F</td>
</tr>
<tr>
<td>25.790</td>
<td>2.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>bu/data_read_2_s0/I2</td>
</tr>
<tr>
<td>26.251</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_2_s0/F</td>
</tr>
<tr>
<td>26.671</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>bu/data_read_2_s/I0</td>
</tr>
<tr>
<td>27.197</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_2_s/F</td>
</tr>
<tr>
<td>27.197</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/CLK</td>
</tr>
<tr>
<td>22.565</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.479, 22.300%; route: 18.707, 76.143%; tC2Q: 0.382, 1.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.550</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>cpu_1/ALUInA_29_s3/I0</td>
</tr>
<tr>
<td>8.840</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s3/F</td>
</tr>
<tr>
<td>10.222</td>
<td>1.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>cpu_1/ALUInA_20_s1/I1</td>
</tr>
<tr>
<td>10.485</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_20_s1/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td>cpu_1/ALUInA_20_s0/I2</td>
</tr>
<tr>
<td>11.746</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_20_s0/F</td>
</tr>
<tr>
<td>13.345</td>
<td>1.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>cpu_1/cpu_alu/n53_s6/I3</td>
</tr>
<tr>
<td>13.861</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s6/F</td>
</tr>
<tr>
<td>14.021</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][B]</td>
<td>cpu_1/cpu_alu/n53_s2/I1</td>
</tr>
<tr>
<td>14.311</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R3C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s2/F</td>
</tr>
<tr>
<td>14.877</td>
<td>0.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[1][B]</td>
<td>cpu_1/data_addr_Z_4_s34/I1</td>
</tr>
<tr>
<td>15.403</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s34/F</td>
</tr>
<tr>
<td>15.566</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>cpu_1/data_addr_Z_4_s21/I2</td>
</tr>
<tr>
<td>15.828</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s21/F</td>
</tr>
<tr>
<td>15.831</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>cpu_1/data_addr_Z_4_s16/I1</td>
</tr>
<tr>
<td>16.347</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s16/F</td>
</tr>
<tr>
<td>17.896</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>cpu_1/data_addr_Z_4_s15/I0</td>
</tr>
<tr>
<td>18.412</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s15/F</td>
</tr>
<tr>
<td>19.595</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>clint_inst/n708_s7/I2</td>
</tr>
<tr>
<td>19.857</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">clint_inst/n708_s7/F</td>
</tr>
<tr>
<td>20.015</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>clint_inst/n708_s4/I3</td>
</tr>
<tr>
<td>20.531</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">clint_inst/n708_s4/F</td>
</tr>
<tr>
<td>21.460</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td>clint_inst/n708_s1/I3</td>
</tr>
<tr>
<td>21.976</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n708_s1/F</td>
</tr>
<tr>
<td>23.090</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>bu/data_read_31_s7/I3</td>
</tr>
<tr>
<td>23.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R18C23[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s7/F</td>
</tr>
<tr>
<td>25.368</td>
<td>2.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>bu/data_read_27_s1/I1</td>
</tr>
<tr>
<td>25.895</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s1/F</td>
</tr>
<tr>
<td>26.695</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][B]</td>
<td>bu/data_read_27_s/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s/F</td>
</tr>
<tr>
<td>27.211</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.650</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/CLK</td>
</tr>
<tr>
<td>22.586</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C45[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.325, 29.798%; route: 16.875, 68.646%; tC2Q: 0.382, 1.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.755%; route: 1.967, 74.245%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.550</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>cpu_1/ALUInA_29_s3/I0</td>
</tr>
<tr>
<td>8.840</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s3/F</td>
</tr>
<tr>
<td>10.222</td>
<td>1.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>cpu_1/ALUInA_20_s1/I1</td>
</tr>
<tr>
<td>10.485</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_20_s1/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td>cpu_1/ALUInA_20_s0/I2</td>
</tr>
<tr>
<td>11.746</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_20_s0/F</td>
</tr>
<tr>
<td>13.345</td>
<td>1.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>cpu_1/cpu_alu/n53_s6/I3</td>
</tr>
<tr>
<td>13.861</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s6/F</td>
</tr>
<tr>
<td>14.021</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][B]</td>
<td>cpu_1/cpu_alu/n53_s2/I1</td>
</tr>
<tr>
<td>14.311</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R3C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s2/F</td>
</tr>
<tr>
<td>14.877</td>
<td>0.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[1][B]</td>
<td>cpu_1/data_addr_Z_4_s34/I1</td>
</tr>
<tr>
<td>15.403</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s34/F</td>
</tr>
<tr>
<td>15.566</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>cpu_1/data_addr_Z_4_s21/I2</td>
</tr>
<tr>
<td>15.828</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s21/F</td>
</tr>
<tr>
<td>15.831</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>cpu_1/data_addr_Z_4_s16/I1</td>
</tr>
<tr>
<td>16.347</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s16/F</td>
</tr>
<tr>
<td>17.896</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>cpu_1/data_addr_Z_4_s15/I0</td>
</tr>
<tr>
<td>18.412</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s15/F</td>
</tr>
<tr>
<td>19.595</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>clint_inst/n708_s7/I2</td>
</tr>
<tr>
<td>19.857</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">clint_inst/n708_s7/F</td>
</tr>
<tr>
<td>20.015</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>clint_inst/n708_s4/I3</td>
</tr>
<tr>
<td>20.531</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">clint_inst/n708_s4/F</td>
</tr>
<tr>
<td>21.460</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td>clint_inst/n708_s1/I3</td>
</tr>
<tr>
<td>21.976</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n708_s1/F</td>
</tr>
<tr>
<td>23.090</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>bu/data_read_31_s7/I3</td>
</tr>
<tr>
<td>23.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R18C23[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s7/F</td>
</tr>
<tr>
<td>25.326</td>
<td>1.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>bu/data_read_23_s1/I1</td>
</tr>
<tr>
<td>25.852</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s1/F</td>
</tr>
<tr>
<td>26.722</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>bu/data_read_23_s/I1</td>
</tr>
<tr>
<td>27.183</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s/F</td>
</tr>
<tr>
<td>27.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>22.568</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.270, 29.607%; route: 16.903, 68.835%; tC2Q: 0.382, 1.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.442</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I3</td>
</tr>
<tr>
<td>8.940</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>8.942</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[2][B]</td>
<td>cpu_1/ALUInA_29_s9/I3</td>
</tr>
<tr>
<td>9.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C42[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s9/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>cpu_1/ALUInA_29_s0/I1</td>
</tr>
<tr>
<td>10.422</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s0/F</td>
</tr>
<tr>
<td>12.423</td>
<td>2.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>cpu_1/cpu_alu/n30_s7/I3</td>
</tr>
<tr>
<td>12.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R3C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n30_s7/F</td>
</tr>
<tr>
<td>14.317</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>cpu_1/data_addr_Z_9_s33/I3</td>
</tr>
<tr>
<td>14.843</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s33/F</td>
</tr>
<tr>
<td>15.595</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>cpu_1/data_addr_Z_9_s21/I1</td>
</tr>
<tr>
<td>16.121</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s21/F</td>
</tr>
<tr>
<td>16.686</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>cpu_1/data_addr_Z_1_s3/I2</td>
</tr>
<tr>
<td>16.976</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s3/F</td>
</tr>
<tr>
<td>17.118</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>cpu_1/data_addr_Z_1_s0/I2</td>
</tr>
<tr>
<td>17.635</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s0/F</td>
</tr>
<tr>
<td>18.551</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cpu_1/data_addr_Z_1_s/I0</td>
</tr>
<tr>
<td>18.841</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>39</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s/F</td>
</tr>
<tr>
<td>20.450</td>
<td>1.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>clint_inst/n676_s4/I2</td>
</tr>
<tr>
<td>20.712</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R25C28[0][A]</td>
<td style=" background: #97FFFF;">clint_inst/n676_s4/F</td>
</tr>
<tr>
<td>21.966</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][B]</td>
<td>bu/data_read_29_s7/I3</td>
</tr>
<tr>
<td>22.427</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s7/F</td>
</tr>
<tr>
<td>22.585</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][A]</td>
<td>bu/data_read_29_s0/I3</td>
</tr>
<tr>
<td>23.046</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R18C23[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s0/F</td>
</tr>
<tr>
<td>23.446</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>mem/data_mem_0_s8/I0</td>
</tr>
<tr>
<td>23.907</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s8/F</td>
</tr>
<tr>
<td>23.910</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>mem/data_mem_0_s7/I1</td>
</tr>
<tr>
<td>24.426</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C24[2][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s7/F</td>
</tr>
<tr>
<td>24.968</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>mem/data_mem_2_s5/I0</td>
</tr>
<tr>
<td>25.485</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_2_s5/F</td>
</tr>
<tr>
<td>27.141</td>
<td>1.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mem/data_mem_2_data_mem_2_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>22.530</td>
<td>-0.084</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.857, 32.055%; route: 16.272, 66.384%; tC2Q: 0.382, 1.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.550</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>cpu_1/ALUInA_29_s3/I0</td>
</tr>
<tr>
<td>8.840</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s3/F</td>
</tr>
<tr>
<td>10.222</td>
<td>1.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>cpu_1/ALUInA_20_s1/I1</td>
</tr>
<tr>
<td>10.485</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_20_s1/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td>cpu_1/ALUInA_20_s0/I2</td>
</tr>
<tr>
<td>11.746</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_20_s0/F</td>
</tr>
<tr>
<td>13.345</td>
<td>1.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>cpu_1/cpu_alu/n53_s6/I3</td>
</tr>
<tr>
<td>13.861</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s6/F</td>
</tr>
<tr>
<td>14.021</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][B]</td>
<td>cpu_1/cpu_alu/n53_s2/I1</td>
</tr>
<tr>
<td>14.311</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R3C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s2/F</td>
</tr>
<tr>
<td>14.877</td>
<td>0.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[1][B]</td>
<td>cpu_1/data_addr_Z_4_s34/I1</td>
</tr>
<tr>
<td>15.403</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s34/F</td>
</tr>
<tr>
<td>15.566</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>cpu_1/data_addr_Z_4_s21/I2</td>
</tr>
<tr>
<td>15.828</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s21/F</td>
</tr>
<tr>
<td>15.831</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>cpu_1/data_addr_Z_4_s16/I1</td>
</tr>
<tr>
<td>16.347</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s16/F</td>
</tr>
<tr>
<td>17.896</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>cpu_1/data_addr_Z_4_s15/I0</td>
</tr>
<tr>
<td>18.412</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s15/F</td>
</tr>
<tr>
<td>19.595</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>clint_inst/n708_s7/I2</td>
</tr>
<tr>
<td>19.857</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">clint_inst/n708_s7/F</td>
</tr>
<tr>
<td>20.015</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>clint_inst/n708_s4/I3</td>
</tr>
<tr>
<td>20.531</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">clint_inst/n708_s4/F</td>
</tr>
<tr>
<td>21.460</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td>clint_inst/n708_s1/I3</td>
</tr>
<tr>
<td>21.976</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n708_s1/F</td>
</tr>
<tr>
<td>23.090</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>bu/data_read_31_s7/I3</td>
</tr>
<tr>
<td>23.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R18C23[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s7/F</td>
</tr>
<tr>
<td>25.368</td>
<td>2.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][B]</td>
<td>bu/data_read_19_s1/I1</td>
</tr>
<tr>
<td>25.866</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_19_s1/F</td>
</tr>
<tr>
<td>26.666</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>bu/data_read_19_s/I1</td>
</tr>
<tr>
<td>27.192</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_19_s/F</td>
</tr>
<tr>
<td>27.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.650</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_19_s0/CLK</td>
</tr>
<tr>
<td>22.586</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.306, 29.744%; route: 16.875, 68.699%; tC2Q: 0.382, 1.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.755%; route: 1.967, 74.245%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.442</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I3</td>
</tr>
<tr>
<td>8.940</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>8.942</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[2][B]</td>
<td>cpu_1/ALUInA_29_s9/I3</td>
</tr>
<tr>
<td>9.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C42[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s9/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>cpu_1/ALUInA_29_s0/I1</td>
</tr>
<tr>
<td>10.422</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s0/F</td>
</tr>
<tr>
<td>12.423</td>
<td>2.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>cpu_1/cpu_alu/n30_s7/I3</td>
</tr>
<tr>
<td>12.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R3C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n30_s7/F</td>
</tr>
<tr>
<td>14.317</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>cpu_1/data_addr_Z_9_s33/I3</td>
</tr>
<tr>
<td>14.843</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s33/F</td>
</tr>
<tr>
<td>15.595</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>cpu_1/data_addr_Z_9_s21/I1</td>
</tr>
<tr>
<td>16.121</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s21/F</td>
</tr>
<tr>
<td>16.686</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>cpu_1/data_addr_Z_1_s3/I2</td>
</tr>
<tr>
<td>16.976</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s3/F</td>
</tr>
<tr>
<td>17.118</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>cpu_1/data_addr_Z_1_s0/I2</td>
</tr>
<tr>
<td>17.635</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s0/F</td>
</tr>
<tr>
<td>18.551</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cpu_1/data_addr_Z_1_s/I0</td>
</tr>
<tr>
<td>18.816</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s/F</td>
</tr>
<tr>
<td>22.445</td>
<td>3.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>flashController/n1303_s2/I1</td>
</tr>
<tr>
<td>22.707</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td style=" background: #97FFFF;">flashController/n1303_s2/F</td>
</tr>
<tr>
<td>22.710</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][A]</td>
<td>flashController/n1303_s1/I2</td>
</tr>
<tr>
<td>23.236</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R33C19[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1303_s1/F</td>
</tr>
<tr>
<td>24.593</td>
<td>1.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td>flashController/n571_s19/I3</td>
</tr>
<tr>
<td>25.055</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">flashController/n571_s19/F</td>
</tr>
<tr>
<td>25.402</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>flashController/n571_s18/I1</td>
</tr>
<tr>
<td>25.817</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">flashController/n571_s18/F</td>
</tr>
<tr>
<td>26.165</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][B]</td>
<td>flashController/n571_s16/I3</td>
</tr>
<tr>
<td>26.626</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][B]</td>
<td style=" background: #97FFFF;">flashController/n571_s16/F</td>
</tr>
<tr>
<td>26.628</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][A]</td>
<td>flashController/n571_s15/I3</td>
</tr>
<tr>
<td>27.155</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][A]</td>
<td style=" background: #97FFFF;">flashController/n571_s15/F</td>
</tr>
<tr>
<td>27.155</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][A]</td>
<td style=" font-weight:bold;">flashController/data_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][A]</td>
<td>flashController/data_out_2_s0/CLK</td>
</tr>
<tr>
<td>22.554</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C21[2][A]</td>
<td>flashController/data_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.806, 31.828%; route: 16.337, 66.612%; tC2Q: 0.382, 1.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.341</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>cpu_1/ALUInA_6_s4/I2</td>
</tr>
<tr>
<td>8.606</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s4/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>cpu_1/ALUInA_6_s9/I1</td>
</tr>
<tr>
<td>9.712</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s9/F</td>
</tr>
<tr>
<td>11.008</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu_1/ALUInA_6_s7/I0</td>
</tr>
<tr>
<td>11.271</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cpu_1/cpu_alu/n56_s7/I2</td>
</tr>
<tr>
<td>13.563</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s7/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cpu_1/cpu_alu/n56_s3/I1</td>
</tr>
<tr>
<td>14.157</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s3/F</td>
</tr>
<tr>
<td>15.363</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>15.796</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>cpu_1/data_addr_Z_12_s9/I2</td>
</tr>
<tr>
<td>16.058</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s9/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cpu_1/data_addr_Z_12_s4/I0</td>
</tr>
<tr>
<td>17.598</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s4/F</td>
</tr>
<tr>
<td>17.736</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>18.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>cpu_1/data_addr_Z_12_s25/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s25/F</td>
</tr>
<tr>
<td>20.945</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/n575_s10/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s10/F</td>
</tr>
<tr>
<td>21.940</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>flashController/n575_s4/I2</td>
</tr>
<tr>
<td>22.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s4/F</td>
</tr>
<tr>
<td>23.321</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td>flashController/n551_s16/I0</td>
</tr>
<tr>
<td>23.842</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R30C19[3][A]</td>
<td style=" background: #97FFFF;">flashController/n551_s16/F</td>
</tr>
<tr>
<td>24.555</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[3][B]</td>
<td>flashController/n549_s25/I2</td>
</tr>
<tr>
<td>25.076</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C19[3][B]</td>
<td style=" background: #97FFFF;">flashController/n549_s25/F</td>
</tr>
<tr>
<td>26.153</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[3][A]</td>
<td>flashController/n556_s18/I0</td>
</tr>
<tr>
<td>26.675</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C18[3][A]</td>
<td style=" background: #97FFFF;">flashController/n556_s18/F</td>
</tr>
<tr>
<td>26.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[0][B]</td>
<td>flashController/n556_s15/I3</td>
</tr>
<tr>
<td>27.138</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C18[0][B]</td>
<td style=" background: #97FFFF;">flashController/n556_s15/F</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[0][B]</td>
<td>flashController/data_out_17_s0/CLK</td>
</tr>
<tr>
<td>22.538</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C18[0][B]</td>
<td>flashController/data_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.254, 25.515%; route: 17.874, 72.924%; tC2Q: 0.382, 1.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.341</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>cpu_1/ALUInA_6_s4/I2</td>
</tr>
<tr>
<td>8.606</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s4/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>cpu_1/ALUInA_6_s9/I1</td>
</tr>
<tr>
<td>9.712</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s9/F</td>
</tr>
<tr>
<td>11.008</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu_1/ALUInA_6_s7/I0</td>
</tr>
<tr>
<td>11.271</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cpu_1/cpu_alu/n56_s7/I2</td>
</tr>
<tr>
<td>13.563</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s7/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cpu_1/cpu_alu/n56_s3/I1</td>
</tr>
<tr>
<td>14.157</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s3/F</td>
</tr>
<tr>
<td>15.363</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>15.796</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>cpu_1/data_addr_Z_12_s9/I2</td>
</tr>
<tr>
<td>16.058</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s9/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cpu_1/data_addr_Z_12_s4/I0</td>
</tr>
<tr>
<td>17.598</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s4/F</td>
</tr>
<tr>
<td>17.736</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>18.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>cpu_1/data_addr_Z_12_s25/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s25/F</td>
</tr>
<tr>
<td>20.945</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/n575_s10/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s10/F</td>
</tr>
<tr>
<td>21.940</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>flashController/n575_s4/I2</td>
</tr>
<tr>
<td>22.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s4/F</td>
</tr>
<tr>
<td>23.041</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>bu/data_read_31_s5/I0</td>
</tr>
<tr>
<td>23.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s5/F</td>
</tr>
<tr>
<td>26.128</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>bu/data_read_6_s0/I2</td>
</tr>
<tr>
<td>26.645</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_6_s0/F</td>
</tr>
<tr>
<td>26.647</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>bu/data_read_6_s/I0</td>
</tr>
<tr>
<td>27.108</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_6_s/F</td>
</tr>
<tr>
<td>27.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_6_s0/CLK</td>
</tr>
<tr>
<td>22.517</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.469, 22.340%; route: 18.629, 76.098%; tC2Q: 0.382, 1.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.341</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>cpu_1/ALUInA_6_s4/I2</td>
</tr>
<tr>
<td>8.606</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s4/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>cpu_1/ALUInA_6_s9/I1</td>
</tr>
<tr>
<td>9.712</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s9/F</td>
</tr>
<tr>
<td>11.008</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu_1/ALUInA_6_s7/I0</td>
</tr>
<tr>
<td>11.271</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cpu_1/cpu_alu/n56_s7/I2</td>
</tr>
<tr>
<td>13.563</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s7/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cpu_1/cpu_alu/n56_s3/I1</td>
</tr>
<tr>
<td>14.157</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s3/F</td>
</tr>
<tr>
<td>15.363</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>15.796</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>cpu_1/data_addr_Z_12_s9/I2</td>
</tr>
<tr>
<td>16.058</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s9/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cpu_1/data_addr_Z_12_s4/I0</td>
</tr>
<tr>
<td>17.598</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s4/F</td>
</tr>
<tr>
<td>17.736</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>18.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>cpu_1/data_addr_Z_12_s25/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s25/F</td>
</tr>
<tr>
<td>20.945</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/n575_s10/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s10/F</td>
</tr>
<tr>
<td>21.940</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>flashController/n575_s4/I2</td>
</tr>
<tr>
<td>22.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s4/F</td>
</tr>
<tr>
<td>23.041</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>bu/data_read_31_s5/I0</td>
</tr>
<tr>
<td>23.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s5/F</td>
</tr>
<tr>
<td>26.088</td>
<td>2.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>bu/data_read_20_s0/I2</td>
</tr>
<tr>
<td>26.605</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_20_s0/F</td>
</tr>
<tr>
<td>26.607</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>bu/data_read_20_s/I1</td>
</tr>
<tr>
<td>27.068</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_20_s/F</td>
</tr>
<tr>
<td>27.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.587</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_20_s0/CLK</td>
</tr>
<tr>
<td>22.523</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.469, 22.376%; route: 18.589, 76.059%; tC2Q: 0.382, 1.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.550</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>cpu_1/ALUInA_29_s3/I0</td>
</tr>
<tr>
<td>8.840</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s3/F</td>
</tr>
<tr>
<td>9.506</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>cpu_1/ALUInA_0_s1/I0</td>
</tr>
<tr>
<td>10.022</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_0_s1/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>cpu_1/ALUInA_0_s9/I0</td>
</tr>
<tr>
<td>11.371</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_0_s9/F</td>
</tr>
<tr>
<td>12.748</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>cpu_1/cpu_alu/n31_s6/I3</td>
</tr>
<tr>
<td>13.210</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n31_s6/F</td>
</tr>
<tr>
<td>14.597</td>
<td>1.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>cpu_1/data_addr_Z_9_s39/I3</td>
</tr>
<tr>
<td>15.123</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s39/F</td>
</tr>
<tr>
<td>15.753</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>cpu_1/data_addr_Z_5_s37/I0</td>
</tr>
<tr>
<td>16.215</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s37/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>cpu_1/data_addr_Z_5_s22/I1</td>
</tr>
<tr>
<td>16.870</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s22/F</td>
</tr>
<tr>
<td>17.220</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/data_addr_Z_5_s17/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s17/F</td>
</tr>
<tr>
<td>18.307</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>cpu_1/data_addr_Z_5_s15/I1</td>
</tr>
<tr>
<td>18.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s15/F</td>
</tr>
<tr>
<td>20.672</td>
<td>1.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>flashController/n1303_s3/I2</td>
</tr>
<tr>
<td>21.188</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">flashController/n1303_s3/F</td>
</tr>
<tr>
<td>23.195</td>
<td>2.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[3][B]</td>
<td>flashController/n545_s23/I3</td>
</tr>
<tr>
<td>23.716</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R33C20[3][B]</td>
<td style=" background: #97FFFF;">flashController/n545_s23/F</td>
</tr>
<tr>
<td>23.878</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][B]</td>
<td>flashController/n549_s23/I3</td>
</tr>
<tr>
<td>24.143</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R34C20[3][B]</td>
<td style=" background: #97FFFF;">flashController/n549_s23/F</td>
</tr>
<tr>
<td>26.317</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>flashController/n549_s17/I3</td>
</tr>
<tr>
<td>26.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">flashController/n549_s17/F</td>
</tr>
<tr>
<td>26.582</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>flashController/n549_s15/I1</td>
</tr>
<tr>
<td>27.103</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">flashController/n549_s15/F</td>
</tr>
<tr>
<td>27.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" font-weight:bold;">flashController/data_out_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>flashController/data_out_24_s0/CLK</td>
</tr>
<tr>
<td>22.565</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>flashController/data_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.301, 29.831%; route: 16.791, 68.606%; tC2Q: 0.382, 1.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.442</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I3</td>
</tr>
<tr>
<td>8.940</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>8.942</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[2][B]</td>
<td>cpu_1/ALUInA_29_s9/I3</td>
</tr>
<tr>
<td>9.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C42[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s9/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>cpu_1/ALUInA_29_s0/I1</td>
</tr>
<tr>
<td>10.422</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s0/F</td>
</tr>
<tr>
<td>12.423</td>
<td>2.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>cpu_1/cpu_alu/n30_s7/I3</td>
</tr>
<tr>
<td>12.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R3C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n30_s7/F</td>
</tr>
<tr>
<td>14.317</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>cpu_1/data_addr_Z_9_s33/I3</td>
</tr>
<tr>
<td>14.843</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s33/F</td>
</tr>
<tr>
<td>15.595</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>cpu_1/data_addr_Z_9_s21/I1</td>
</tr>
<tr>
<td>16.121</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s21/F</td>
</tr>
<tr>
<td>16.686</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>cpu_1/data_addr_Z_1_s3/I2</td>
</tr>
<tr>
<td>16.976</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s3/F</td>
</tr>
<tr>
<td>17.118</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>cpu_1/data_addr_Z_1_s0/I2</td>
</tr>
<tr>
<td>17.635</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s0/F</td>
</tr>
<tr>
<td>18.551</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cpu_1/data_addr_Z_1_s/I0</td>
</tr>
<tr>
<td>18.816</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s/F</td>
</tr>
<tr>
<td>22.445</td>
<td>3.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>flashController/n1303_s2/I1</td>
</tr>
<tr>
<td>22.707</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td style=" background: #97FFFF;">flashController/n1303_s2/F</td>
</tr>
<tr>
<td>22.710</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][A]</td>
<td>flashController/n1303_s1/I2</td>
</tr>
<tr>
<td>23.236</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R33C19[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1303_s1/F</td>
</tr>
<tr>
<td>25.136</td>
<td>1.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>flashController/n553_s22/I3</td>
</tr>
<tr>
<td>25.398</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">flashController/n553_s22/F</td>
</tr>
<tr>
<td>26.287</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>flashController/n553_s19/I2</td>
</tr>
<tr>
<td>26.550</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td style=" background: #97FFFF;">flashController/n553_s19/F</td>
</tr>
<tr>
<td>26.552</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>flashController/n553_s15/I3</td>
</tr>
<tr>
<td>27.068</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" background: #97FFFF;">flashController/n553_s15/F</td>
</tr>
<tr>
<td>27.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.596</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>flashController/data_out_20_s0/CLK</td>
</tr>
<tr>
<td>22.533</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>flashController/data_out_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.984, 28.575%; route: 17.074, 69.860%; tC2Q: 0.382, 1.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.288%; route: 1.914, 73.712%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.442</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I3</td>
</tr>
<tr>
<td>8.940</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>8.942</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[2][B]</td>
<td>cpu_1/ALUInA_29_s9/I3</td>
</tr>
<tr>
<td>9.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C42[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s9/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>cpu_1/ALUInA_29_s0/I1</td>
</tr>
<tr>
<td>10.422</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s0/F</td>
</tr>
<tr>
<td>12.423</td>
<td>2.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>cpu_1/cpu_alu/n30_s7/I3</td>
</tr>
<tr>
<td>12.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R3C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n30_s7/F</td>
</tr>
<tr>
<td>14.317</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>cpu_1/data_addr_Z_9_s33/I3</td>
</tr>
<tr>
<td>14.843</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s33/F</td>
</tr>
<tr>
<td>15.595</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>cpu_1/data_addr_Z_9_s21/I1</td>
</tr>
<tr>
<td>16.121</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s21/F</td>
</tr>
<tr>
<td>16.686</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>cpu_1/data_addr_Z_1_s3/I2</td>
</tr>
<tr>
<td>16.976</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s3/F</td>
</tr>
<tr>
<td>17.118</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>cpu_1/data_addr_Z_1_s0/I2</td>
</tr>
<tr>
<td>17.635</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s0/F</td>
</tr>
<tr>
<td>18.551</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cpu_1/data_addr_Z_1_s/I0</td>
</tr>
<tr>
<td>18.841</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>39</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s/F</td>
</tr>
<tr>
<td>20.450</td>
<td>1.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>clint_inst/n676_s4/I2</td>
</tr>
<tr>
<td>20.712</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R25C28[0][A]</td>
<td style=" background: #97FFFF;">clint_inst/n676_s4/F</td>
</tr>
<tr>
<td>21.966</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][B]</td>
<td>bu/data_read_29_s7/I3</td>
</tr>
<tr>
<td>22.427</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s7/F</td>
</tr>
<tr>
<td>22.585</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][A]</td>
<td>bu/data_read_29_s0/I3</td>
</tr>
<tr>
<td>23.046</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R18C23[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s0/F</td>
</tr>
<tr>
<td>23.446</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>mem/data_mem_0_s8/I0</td>
</tr>
<tr>
<td>23.907</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s8/F</td>
</tr>
<tr>
<td>23.910</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>mem/data_mem_0_s7/I1</td>
</tr>
<tr>
<td>24.426</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C24[2][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s7/F</td>
</tr>
<tr>
<td>24.968</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[3][B]</td>
<td>mem/data_mem_3_s5/I0</td>
</tr>
<tr>
<td>25.466</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C25[3][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_3_s5/F</td>
</tr>
<tr>
<td>27.060</td>
<td>1.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">mem/data_mem_3_data_mem_3_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>22.530</td>
<td>-0.084</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.839, 32.085%; route: 16.210, 66.349%; tC2Q: 0.382, 1.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.550</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>cpu_1/ALUInA_29_s3/I0</td>
</tr>
<tr>
<td>8.840</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s3/F</td>
</tr>
<tr>
<td>9.506</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>cpu_1/ALUInA_0_s1/I0</td>
</tr>
<tr>
<td>10.022</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_0_s1/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>cpu_1/ALUInA_0_s9/I0</td>
</tr>
<tr>
<td>11.371</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_0_s9/F</td>
</tr>
<tr>
<td>12.748</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>cpu_1/cpu_alu/n31_s6/I3</td>
</tr>
<tr>
<td>13.210</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n31_s6/F</td>
</tr>
<tr>
<td>14.597</td>
<td>1.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>cpu_1/data_addr_Z_9_s39/I3</td>
</tr>
<tr>
<td>15.123</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s39/F</td>
</tr>
<tr>
<td>15.753</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>cpu_1/data_addr_Z_5_s37/I0</td>
</tr>
<tr>
<td>16.215</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s37/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>cpu_1/data_addr_Z_5_s22/I1</td>
</tr>
<tr>
<td>16.870</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s22/F</td>
</tr>
<tr>
<td>17.220</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/data_addr_Z_5_s17/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s17/F</td>
</tr>
<tr>
<td>18.307</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>cpu_1/data_addr_Z_5_s15/I1</td>
</tr>
<tr>
<td>18.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s15/F</td>
</tr>
<tr>
<td>20.672</td>
<td>1.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>flashController/n1303_s3/I2</td>
</tr>
<tr>
<td>21.188</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">flashController/n1303_s3/F</td>
</tr>
<tr>
<td>23.195</td>
<td>2.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[3][B]</td>
<td>flashController/n545_s23/I3</td>
</tr>
<tr>
<td>23.716</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R33C20[3][B]</td>
<td style=" background: #97FFFF;">flashController/n545_s23/F</td>
</tr>
<tr>
<td>23.878</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][B]</td>
<td>flashController/n549_s23/I3</td>
</tr>
<tr>
<td>24.168</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R34C20[3][B]</td>
<td style=" background: #97FFFF;">flashController/n549_s23/F</td>
</tr>
<tr>
<td>25.438</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>flashController/n544_s23/I3</td>
</tr>
<tr>
<td>25.955</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">flashController/n544_s23/F</td>
</tr>
<tr>
<td>25.957</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>flashController/n544_s17/I2</td>
</tr>
<tr>
<td>26.473</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td style=" background: #97FFFF;">flashController/n544_s17/F</td>
</tr>
<tr>
<td>26.631</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][B]</td>
<td>flashController/n544_s15/I2</td>
</tr>
<tr>
<td>27.092</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][B]</td>
<td style=" background: #97FFFF;">flashController/n544_s15/F</td>
</tr>
<tr>
<td>27.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][B]</td>
<td>flashController/data_out_29_s0/CLK</td>
</tr>
<tr>
<td>22.565</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C18[0][B]</td>
<td>flashController/data_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.036, 32.850%; route: 16.045, 65.587%; tC2Q: 0.382, 1.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.442</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I3</td>
</tr>
<tr>
<td>8.940</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>8.942</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[2][B]</td>
<td>cpu_1/ALUInA_29_s9/I3</td>
</tr>
<tr>
<td>9.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C42[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s9/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>cpu_1/ALUInA_29_s0/I1</td>
</tr>
<tr>
<td>10.422</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s0/F</td>
</tr>
<tr>
<td>12.423</td>
<td>2.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>cpu_1/cpu_alu/n30_s7/I3</td>
</tr>
<tr>
<td>12.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R3C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n30_s7/F</td>
</tr>
<tr>
<td>14.317</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>cpu_1/data_addr_Z_9_s33/I3</td>
</tr>
<tr>
<td>14.843</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s33/F</td>
</tr>
<tr>
<td>15.595</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>cpu_1/data_addr_Z_9_s21/I1</td>
</tr>
<tr>
<td>16.121</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s21/F</td>
</tr>
<tr>
<td>16.686</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>cpu_1/data_addr_Z_1_s3/I2</td>
</tr>
<tr>
<td>16.976</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s3/F</td>
</tr>
<tr>
<td>17.118</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>cpu_1/data_addr_Z_1_s0/I2</td>
</tr>
<tr>
<td>17.635</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s0/F</td>
</tr>
<tr>
<td>18.551</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cpu_1/data_addr_Z_1_s/I0</td>
</tr>
<tr>
<td>18.841</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>39</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s/F</td>
</tr>
<tr>
<td>20.450</td>
<td>1.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>clint_inst/n676_s4/I2</td>
</tr>
<tr>
<td>20.712</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R25C28[0][A]</td>
<td style=" background: #97FFFF;">clint_inst/n676_s4/F</td>
</tr>
<tr>
<td>21.966</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][B]</td>
<td>bu/data_read_29_s7/I3</td>
</tr>
<tr>
<td>22.427</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s7/F</td>
</tr>
<tr>
<td>22.585</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][A]</td>
<td>bu/data_read_29_s0/I3</td>
</tr>
<tr>
<td>23.046</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R18C23[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s0/F</td>
</tr>
<tr>
<td>23.446</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>mem/data_mem_0_s8/I0</td>
</tr>
<tr>
<td>23.907</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s8/F</td>
</tr>
<tr>
<td>23.910</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>mem/data_mem_0_s7/I1</td>
</tr>
<tr>
<td>24.426</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C24[2][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s7/F</td>
</tr>
<tr>
<td>24.591</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>mem/data_out_31_s5/I0</td>
</tr>
<tr>
<td>25.052</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>26.852</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" font-weight:bold;">mem/data_out_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td>mem/data_out_20_s0/CLK</td>
</tr>
<tr>
<td>22.337</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[2][B]</td>
<td>mem/data_out_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.802, 32.210%; route: 16.039, 66.211%; tC2Q: 0.382, 1.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.550</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>cpu_1/ALUInA_29_s3/I0</td>
</tr>
<tr>
<td>8.840</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s3/F</td>
</tr>
<tr>
<td>10.222</td>
<td>1.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>cpu_1/ALUInA_20_s1/I1</td>
</tr>
<tr>
<td>10.485</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_20_s1/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td>cpu_1/ALUInA_20_s0/I2</td>
</tr>
<tr>
<td>11.746</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_20_s0/F</td>
</tr>
<tr>
<td>13.345</td>
<td>1.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>cpu_1/cpu_alu/n53_s6/I3</td>
</tr>
<tr>
<td>13.861</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s6/F</td>
</tr>
<tr>
<td>14.021</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][B]</td>
<td>cpu_1/cpu_alu/n53_s2/I1</td>
</tr>
<tr>
<td>14.311</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R3C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s2/F</td>
</tr>
<tr>
<td>14.877</td>
<td>0.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[1][B]</td>
<td>cpu_1/data_addr_Z_4_s34/I1</td>
</tr>
<tr>
<td>15.403</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s34/F</td>
</tr>
<tr>
<td>15.566</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>cpu_1/data_addr_Z_4_s21/I2</td>
</tr>
<tr>
<td>15.828</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s21/F</td>
</tr>
<tr>
<td>15.831</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>cpu_1/data_addr_Z_4_s16/I1</td>
</tr>
<tr>
<td>16.347</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s16/F</td>
</tr>
<tr>
<td>17.896</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>cpu_1/data_addr_Z_4_s15/I0</td>
</tr>
<tr>
<td>18.412</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s15/F</td>
</tr>
<tr>
<td>19.595</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>clint_inst/n708_s7/I2</td>
</tr>
<tr>
<td>19.857</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">clint_inst/n708_s7/F</td>
</tr>
<tr>
<td>20.015</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>clint_inst/n708_s4/I3</td>
</tr>
<tr>
<td>20.531</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">clint_inst/n708_s4/F</td>
</tr>
<tr>
<td>21.460</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td>clint_inst/n708_s1/I3</td>
</tr>
<tr>
<td>21.976</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n708_s1/F</td>
</tr>
<tr>
<td>24.508</td>
<td>2.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[3][A]</td>
<td>flashController/n565_s20/I3</td>
</tr>
<tr>
<td>24.773</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C21[3][A]</td>
<td style=" background: #97FFFF;">flashController/n565_s20/F</td>
</tr>
<tr>
<td>24.910</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[1][B]</td>
<td>flashController/n565_s18/I0</td>
</tr>
<tr>
<td>25.436</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C21[1][B]</td>
<td style=" background: #97FFFF;">flashController/n565_s18/F</td>
</tr>
<tr>
<td>26.144</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][B]</td>
<td>flashController/n551_s18/I2</td>
</tr>
<tr>
<td>26.406</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][B]</td>
<td style=" background: #97FFFF;">flashController/n551_s18/F</td>
</tr>
<tr>
<td>26.544</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>flashController/n551_s15/I3</td>
</tr>
<tr>
<td>27.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">flashController/n551_s15/F</td>
</tr>
<tr>
<td>27.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" font-weight:bold;">flashController/data_out_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.610</td>
<td>1.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>flashController/data_out_22_s0/CLK</td>
</tr>
<tr>
<td>22.546</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>flashController/data_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.590, 31.066%; route: 16.459, 67.368%; tC2Q: 0.382, 1.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.149%; route: 1.928, 73.851%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.442</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I3</td>
</tr>
<tr>
<td>8.940</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>8.942</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[2][B]</td>
<td>cpu_1/ALUInA_29_s9/I3</td>
</tr>
<tr>
<td>9.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C42[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s9/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>cpu_1/ALUInA_29_s0/I1</td>
</tr>
<tr>
<td>10.422</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s0/F</td>
</tr>
<tr>
<td>12.423</td>
<td>2.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>cpu_1/cpu_alu/n30_s7/I3</td>
</tr>
<tr>
<td>12.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R3C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n30_s7/F</td>
</tr>
<tr>
<td>14.317</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>cpu_1/data_addr_Z_9_s33/I3</td>
</tr>
<tr>
<td>14.843</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s33/F</td>
</tr>
<tr>
<td>15.595</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>cpu_1/data_addr_Z_9_s21/I1</td>
</tr>
<tr>
<td>16.121</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s21/F</td>
</tr>
<tr>
<td>16.686</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>cpu_1/data_addr_Z_1_s3/I2</td>
</tr>
<tr>
<td>16.976</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s3/F</td>
</tr>
<tr>
<td>17.118</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>cpu_1/data_addr_Z_1_s0/I2</td>
</tr>
<tr>
<td>17.635</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s0/F</td>
</tr>
<tr>
<td>18.551</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cpu_1/data_addr_Z_1_s/I0</td>
</tr>
<tr>
<td>18.841</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>39</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s/F</td>
</tr>
<tr>
<td>20.450</td>
<td>1.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>clint_inst/n676_s4/I2</td>
</tr>
<tr>
<td>20.712</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R25C28[0][A]</td>
<td style=" background: #97FFFF;">clint_inst/n676_s4/F</td>
</tr>
<tr>
<td>22.502</td>
<td>1.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>clint_inst/n676_s1/I2</td>
</tr>
<tr>
<td>22.963</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R20C19[1][A]</td>
<td style=" background: #97FFFF;">clint_inst/n676_s1/F</td>
</tr>
<tr>
<td>24.556</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[1][B]</td>
<td>flashController/n554_s20/I2</td>
</tr>
<tr>
<td>24.819</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R31C19[1][B]</td>
<td style=" background: #97FFFF;">flashController/n554_s20/F</td>
</tr>
<tr>
<td>25.928</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[2][A]</td>
<td>flashController/n558_s18/I0</td>
</tr>
<tr>
<td>26.454</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C21[2][A]</td>
<td style=" background: #97FFFF;">flashController/n558_s18/F</td>
</tr>
<tr>
<td>26.611</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td>flashController/n558_s15/I2</td>
</tr>
<tr>
<td>27.073</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td style=" background: #97FFFF;">flashController/n558_s15/F</td>
</tr>
<tr>
<td>27.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>1.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td>flashController/data_out_15_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C21[0][A]</td>
<td>flashController/data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.152, 29.261%; route: 16.909, 69.175%; tC2Q: 0.382, 1.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.874%; route: 1.955, 74.126%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.550</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>cpu_1/ALUInA_29_s3/I0</td>
</tr>
<tr>
<td>8.840</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s3/F</td>
</tr>
<tr>
<td>9.506</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>cpu_1/ALUInA_0_s1/I0</td>
</tr>
<tr>
<td>10.022</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_0_s1/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>cpu_1/ALUInA_0_s9/I0</td>
</tr>
<tr>
<td>11.371</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_0_s9/F</td>
</tr>
<tr>
<td>12.748</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>cpu_1/cpu_alu/n31_s6/I3</td>
</tr>
<tr>
<td>13.210</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n31_s6/F</td>
</tr>
<tr>
<td>14.597</td>
<td>1.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>cpu_1/data_addr_Z_9_s39/I3</td>
</tr>
<tr>
<td>15.123</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s39/F</td>
</tr>
<tr>
<td>15.753</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>cpu_1/data_addr_Z_5_s37/I0</td>
</tr>
<tr>
<td>16.215</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s37/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>cpu_1/data_addr_Z_5_s22/I1</td>
</tr>
<tr>
<td>16.870</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s22/F</td>
</tr>
<tr>
<td>17.220</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/data_addr_Z_5_s17/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s17/F</td>
</tr>
<tr>
<td>18.307</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>cpu_1/data_addr_Z_5_s15/I1</td>
</tr>
<tr>
<td>18.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s15/F</td>
</tr>
<tr>
<td>19.917</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>clint_inst/n676_s3/I1</td>
</tr>
<tr>
<td>20.433</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">clint_inst/n676_s3/F</td>
</tr>
<tr>
<td>21.543</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>usb/data_out_23_s22/I2</td>
</tr>
<tr>
<td>22.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s22/F</td>
</tr>
<tr>
<td>22.737</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>bu/data_read_29_s24/I2</td>
</tr>
<tr>
<td>23.263</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s24/F</td>
</tr>
<tr>
<td>24.377</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>bu/data_read_15_s3/I2</td>
</tr>
<tr>
<td>24.903</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_15_s3/F</td>
</tr>
<tr>
<td>25.041</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td>bu/data_read_15_s0/I0</td>
</tr>
<tr>
<td>25.557</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_15_s0/F</td>
</tr>
<tr>
<td>26.512</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>bu/data_read_15_s/I0</td>
</tr>
<tr>
<td>27.038</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_15_s/F</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_15_s0/CLK</td>
</tr>
<tr>
<td>22.562</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.343, 34.177%; route: 15.685, 64.256%; tC2Q: 0.382, 1.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.341</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>cpu_1/ALUInA_6_s4/I2</td>
</tr>
<tr>
<td>8.606</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s4/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>cpu_1/ALUInA_6_s9/I1</td>
</tr>
<tr>
<td>9.712</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s9/F</td>
</tr>
<tr>
<td>11.008</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu_1/ALUInA_6_s7/I0</td>
</tr>
<tr>
<td>11.271</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cpu_1/cpu_alu/n56_s7/I2</td>
</tr>
<tr>
<td>13.563</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s7/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cpu_1/cpu_alu/n56_s3/I1</td>
</tr>
<tr>
<td>14.157</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s3/F</td>
</tr>
<tr>
<td>15.363</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>15.796</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>cpu_1/data_addr_Z_12_s9/I2</td>
</tr>
<tr>
<td>16.058</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s9/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cpu_1/data_addr_Z_12_s4/I0</td>
</tr>
<tr>
<td>17.598</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s4/F</td>
</tr>
<tr>
<td>17.736</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>18.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>cpu_1/data_addr_Z_12_s25/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s25/F</td>
</tr>
<tr>
<td>20.945</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/n575_s10/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s10/F</td>
</tr>
<tr>
<td>21.940</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>flashController/n575_s4/I2</td>
</tr>
<tr>
<td>22.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s4/F</td>
</tr>
<tr>
<td>23.041</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>bu/data_read_31_s5/I0</td>
</tr>
<tr>
<td>23.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s5/F</td>
</tr>
<tr>
<td>25.322</td>
<td>2.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>bu/data_read_4_s0/I2</td>
</tr>
<tr>
<td>25.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_4_s0/F</td>
</tr>
<tr>
<td>26.721</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>bu/data_read_4_s/I0</td>
</tr>
<tr>
<td>26.983</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_4_s/F</td>
</tr>
<tr>
<td>26.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.587</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_4_s0/CLK</td>
</tr>
<tr>
<td>22.523</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.280, 21.679%; route: 18.692, 76.750%; tC2Q: 0.382, 1.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.341</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>cpu_1/ALUInA_6_s4/I2</td>
</tr>
<tr>
<td>8.606</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s4/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>cpu_1/ALUInA_6_s9/I1</td>
</tr>
<tr>
<td>9.712</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s9/F</td>
</tr>
<tr>
<td>11.008</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu_1/ALUInA_6_s7/I0</td>
</tr>
<tr>
<td>11.271</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cpu_1/cpu_alu/n56_s7/I2</td>
</tr>
<tr>
<td>13.563</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s7/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cpu_1/cpu_alu/n56_s3/I1</td>
</tr>
<tr>
<td>14.157</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s3/F</td>
</tr>
<tr>
<td>15.363</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>15.796</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>cpu_1/data_addr_Z_12_s9/I2</td>
</tr>
<tr>
<td>16.058</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s9/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cpu_1/data_addr_Z_12_s4/I0</td>
</tr>
<tr>
<td>17.598</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s4/F</td>
</tr>
<tr>
<td>17.736</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>18.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>cpu_1/data_addr_Z_12_s25/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s25/F</td>
</tr>
<tr>
<td>20.945</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/n575_s10/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s10/F</td>
</tr>
<tr>
<td>21.940</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>flashController/n575_s4/I2</td>
</tr>
<tr>
<td>22.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s4/F</td>
</tr>
<tr>
<td>23.291</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[3][B]</td>
<td>flashController/n565_s17/I0</td>
</tr>
<tr>
<td>23.556</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R31C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n565_s17/F</td>
</tr>
<tr>
<td>24.683</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>flashController/n550_s16/I2</td>
</tr>
<tr>
<td>25.145</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">flashController/n550_s16/F</td>
</tr>
<tr>
<td>25.851</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][A]</td>
<td>flashController/n548_s19/I2</td>
</tr>
<tr>
<td>26.312</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][A]</td>
<td style=" background: #97FFFF;">flashController/n548_s19/F</td>
</tr>
<tr>
<td>26.450</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][A]</td>
<td>flashController/n548_s15/I3</td>
</tr>
<tr>
<td>26.966</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][A]</td>
<td style=" background: #97FFFF;">flashController/n548_s15/F</td>
</tr>
<tr>
<td>26.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][A]</td>
<td>flashController/data_out_25_s0/CLK</td>
</tr>
<tr>
<td>22.534</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C19[0][A]</td>
<td>flashController/data_out_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.932, 24.376%; route: 18.023, 74.052%; tC2Q: 0.382, 1.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.341</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>cpu_1/ALUInA_6_s4/I2</td>
</tr>
<tr>
<td>8.606</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s4/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>cpu_1/ALUInA_6_s9/I1</td>
</tr>
<tr>
<td>9.712</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s9/F</td>
</tr>
<tr>
<td>11.008</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu_1/ALUInA_6_s7/I0</td>
</tr>
<tr>
<td>11.271</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cpu_1/cpu_alu/n56_s7/I2</td>
</tr>
<tr>
<td>13.563</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s7/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cpu_1/cpu_alu/n56_s3/I1</td>
</tr>
<tr>
<td>14.157</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s3/F</td>
</tr>
<tr>
<td>15.363</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>15.796</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>cpu_1/data_addr_Z_12_s9/I2</td>
</tr>
<tr>
<td>16.058</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s9/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cpu_1/data_addr_Z_12_s4/I0</td>
</tr>
<tr>
<td>17.598</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s4/F</td>
</tr>
<tr>
<td>17.736</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>18.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>cpu_1/data_addr_Z_12_s25/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s25/F</td>
</tr>
<tr>
<td>20.945</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/n575_s10/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s10/F</td>
</tr>
<tr>
<td>21.940</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>flashController/n575_s4/I2</td>
</tr>
<tr>
<td>22.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s4/F</td>
</tr>
<tr>
<td>23.291</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[3][B]</td>
<td>flashController/n565_s17/I0</td>
</tr>
<tr>
<td>23.556</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R31C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n565_s17/F</td>
</tr>
<tr>
<td>25.221</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>flashController/n572_s20/I2</td>
</tr>
<tr>
<td>25.747</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td style=" background: #97FFFF;">flashController/n572_s20/F</td>
</tr>
<tr>
<td>25.940</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td>flashController/n572_s17/I3</td>
</tr>
<tr>
<td>26.466</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">flashController/n572_s17/F</td>
</tr>
<tr>
<td>26.468</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>flashController/n572_s15/I3</td>
</tr>
<tr>
<td>26.995</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">flashController/n572_s15/F</td>
</tr>
<tr>
<td>26.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">flashController/data_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>flashController/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>22.565</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>flashController/data_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.072, 24.922%; route: 17.911, 73.508%; tC2Q: 0.382, 1.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.341</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>cpu_1/ALUInA_6_s4/I2</td>
</tr>
<tr>
<td>8.606</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s4/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>cpu_1/ALUInA_6_s9/I1</td>
</tr>
<tr>
<td>9.712</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s9/F</td>
</tr>
<tr>
<td>11.008</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu_1/ALUInA_6_s7/I0</td>
</tr>
<tr>
<td>11.271</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cpu_1/cpu_alu/n56_s7/I2</td>
</tr>
<tr>
<td>13.563</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s7/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cpu_1/cpu_alu/n56_s3/I1</td>
</tr>
<tr>
<td>14.157</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s3/F</td>
</tr>
<tr>
<td>15.363</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>15.796</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>cpu_1/data_addr_Z_12_s9/I2</td>
</tr>
<tr>
<td>16.058</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s9/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cpu_1/data_addr_Z_12_s4/I0</td>
</tr>
<tr>
<td>17.598</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s4/F</td>
</tr>
<tr>
<td>17.736</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>18.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>cpu_1/data_addr_Z_12_s25/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s25/F</td>
</tr>
<tr>
<td>20.945</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/n575_s10/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s10/F</td>
</tr>
<tr>
<td>21.940</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>flashController/n575_s4/I2</td>
</tr>
<tr>
<td>22.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s4/F</td>
</tr>
<tr>
<td>23.076</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[1][A]</td>
<td>flashController/n575_s32/I0</td>
</tr>
<tr>
<td>23.592</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R33C22[1][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s32/F</td>
</tr>
<tr>
<td>25.242</td>
<td>1.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>flashController/n562_s21/I0</td>
</tr>
<tr>
<td>25.763</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">flashController/n562_s21/F</td>
</tr>
<tr>
<td>25.921</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>flashController/n562_s18/I1</td>
</tr>
<tr>
<td>26.382</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">flashController/n562_s18/F</td>
</tr>
<tr>
<td>26.540</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>flashController/n562_s15/I3</td>
</tr>
<tr>
<td>27.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" background: #97FFFF;">flashController/n562_s15/F</td>
</tr>
<tr>
<td>27.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>1.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>flashController/data_out_11_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>flashController/data_out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.189, 25.392%; route: 17.801, 73.038%; tC2Q: 0.382, 1.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.874%; route: 1.955, 74.126%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_0_s1/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_0_s1/Q</td>
</tr>
<tr>
<td>5.162</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>cpu_1/control_bypass_ex/n7_s0/I0</td>
</tr>
<tr>
<td>5.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>5.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.868</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>5.918</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>cpu_1/ALUInA_5_s1/I2</td>
</tr>
<tr>
<td>7.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_5_s1/F</td>
</tr>
<tr>
<td>8.341</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>cpu_1/ALUInA_6_s4/I2</td>
</tr>
<tr>
<td>8.606</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s4/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>cpu_1/ALUInA_6_s9/I1</td>
</tr>
<tr>
<td>9.712</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s9/F</td>
</tr>
<tr>
<td>11.008</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu_1/ALUInA_6_s7/I0</td>
</tr>
<tr>
<td>11.271</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cpu_1/cpu_alu/n56_s7/I2</td>
</tr>
<tr>
<td>13.563</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s7/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cpu_1/cpu_alu/n56_s3/I1</td>
</tr>
<tr>
<td>14.157</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n56_s3/F</td>
</tr>
<tr>
<td>15.363</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>15.796</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>cpu_1/data_addr_Z_12_s9/I2</td>
</tr>
<tr>
<td>16.058</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s9/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cpu_1/data_addr_Z_12_s4/I0</td>
</tr>
<tr>
<td>17.598</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s4/F</td>
</tr>
<tr>
<td>17.736</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>18.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>cpu_1/data_addr_Z_12_s25/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s25/F</td>
</tr>
<tr>
<td>20.945</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/n575_s10/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s10/F</td>
</tr>
<tr>
<td>21.940</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>flashController/n575_s4/I2</td>
</tr>
<tr>
<td>22.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s4/F</td>
</tr>
<tr>
<td>23.291</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[3][B]</td>
<td>flashController/n565_s17/I0</td>
</tr>
<tr>
<td>23.556</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R31C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n565_s17/F</td>
</tr>
<tr>
<td>24.468</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[3][B]</td>
<td>flashController/n573_s20/I2</td>
</tr>
<tr>
<td>24.883</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n573_s20/F</td>
</tr>
<tr>
<td>25.797</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>flashController/n573_s18/I0</td>
</tr>
<tr>
<td>26.323</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">flashController/n573_s18/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>flashController/n573_s15/I3</td>
</tr>
<tr>
<td>26.958</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td style=" background: #97FFFF;">flashController/n573_s15/F</td>
</tr>
<tr>
<td>26.958</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.596</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>flashController/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>22.533</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>flashController/data_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.697, 23.418%; route: 18.250, 75.010%; tC2Q: 0.382, 1.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.288%; route: 1.914, 73.712%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dmi_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.789</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>usb/usb_host/ukp/dmi_s0/CLK</td>
</tr>
<tr>
<td>502.824</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
<tr>
<td>502.755</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 87.869%; tC2Q: 0.144, 12.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.565</td>
<td>1.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT23[A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dpi_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.791</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT23[A]</td>
<td>usb/usb_host/ukp/dpi_s0/CLK</td>
</tr>
<tr>
<td>502.826</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
<tr>
<td>502.757</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT23[A]</td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.045, 87.886%; tC2Q: 0.144, 12.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.796, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.552</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ukprdy_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.772</td>
<td>0.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>usb/usb_host/ukp/ukprdy_s0/CLK</td>
</tr>
<tr>
<td>502.807</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
<tr>
<td>502.738</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.031, 87.745%; tC2Q: 0.144, 12.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.784</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>usb/usb_host/ukp/conct_7_s0/CLK</td>
</tr>
<tr>
<td>502.819</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
<tr>
<td>502.750</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.784</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td>usb/usb_host/ukp/conct_8_s0/CLK</td>
</tr>
<tr>
<td>502.819</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
<tr>
<td>502.750</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C27[0][B]</td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.784</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td>usb/usb_host/ukp/conct_9_s0/CLK</td>
</tr>
<tr>
<td>502.819</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
<tr>
<td>502.750</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C27[1][A]</td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.784</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td>usb/usb_host/ukp/conct_10_s0/CLK</td>
</tr>
<tr>
<td>502.819</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_10_s0</td>
</tr>
<tr>
<td>502.750</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C27[1][B]</td>
<td>usb/usb_host/ukp/conct_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.784</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td>usb/usb_host/ukp/conct_11_s0/CLK</td>
</tr>
<tr>
<td>502.819</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_11_s0</td>
</tr>
<tr>
<td>502.750</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C27[2][A]</td>
<td>usb/usb_host/ukp/conct_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.784</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td>usb/usb_host/ukp/conct_12_s0/CLK</td>
</tr>
<tr>
<td>502.819</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_12_s0</td>
</tr>
<tr>
<td>502.750</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C27[2][B]</td>
<td>usb/usb_host/ukp/conct_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.563</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.781</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>usb/usb_host/ukp/conct_0_s0/CLK</td>
</tr>
<tr>
<td>502.816</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_0_s0</td>
</tr>
<tr>
<td>502.747</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>usb/usb_host/ukp/conct_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 87.863%; tC2Q: 0.144, 12.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.787, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.563</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ukprdyd_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.781</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td>usb/usb_host/ukp/ukprdyd_s0/CLK</td>
</tr>
<tr>
<td>502.816</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
<tr>
<td>502.747</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C26[1][A]</td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 87.863%; tC2Q: 0.144, 12.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.787, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.566</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C22[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.785</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C22[1][A]</td>
<td>usb/usb_host/ukp/interval_0_s0/CLK</td>
</tr>
<tr>
<td>502.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
<tr>
<td>502.751</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C22[1][A]</td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 87.899%; tC2Q: 0.144, 12.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.566</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C22[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.785</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C22[0][A]</td>
<td>usb/usb_host/ukp/interval_13_s0/CLK</td>
</tr>
<tr>
<td>502.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_13_s0</td>
</tr>
<tr>
<td>502.751</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C22[0][A]</td>
<td>usb/usb_host/ukp/interval_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 87.899%; tC2Q: 0.144, 12.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.563</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/save_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.781</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[2][A]</td>
<td>usb/usb_host/ukp/save_s0/CLK</td>
</tr>
<tr>
<td>502.816</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
<tr>
<td>502.747</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C26[2][A]</td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 87.863%; tC2Q: 0.144, 12.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.787, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>usb/usb_host/ukp/conct_1_s0/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_1_s0</td>
</tr>
<tr>
<td>502.746</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>usb/usb_host/ukp/conct_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td>usb/usb_host/ukp/conct_2_s0/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_2_s0</td>
</tr>
<tr>
<td>502.746</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C26[0][B]</td>
<td>usb/usb_host/ukp/conct_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>usb/usb_host/ukp/conct_3_s0/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_3_s0</td>
</tr>
<tr>
<td>502.746</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>usb/usb_host/ukp/conct_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>usb/usb_host/ukp/conct_4_s0/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_4_s0</td>
</tr>
<tr>
<td>502.746</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>usb/usb_host/ukp/conct_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td>usb/usb_host/ukp/conct_5_s0/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_5_s0</td>
</tr>
<tr>
<td>502.746</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C26[2][A]</td>
<td>usb/usb_host/ukp/conct_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td>usb/usb_host/ukp/conct_6_s0/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_6_s0</td>
</tr>
<tr>
<td>502.746</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C26[2][B]</td>
<td>usb/usb_host/ukp/conct_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td>usb/usb_host/ukp/conct_13_s0/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
<tr>
<td>502.746</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C28[0][A]</td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td>usb/usb_host/ukp/conct_14_s0/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
<tr>
<td>502.746</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C28[0][B]</td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>usb/usb_host/ukp/conct_15_s0/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
<tr>
<td>502.746</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[1][B]</td>
<td>usb/usb_host/ukp/conct_16_s0/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
<tr>
<td>502.746</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C28[1][B]</td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.564</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td>usb/usb_host/ukp/conct_17_s0/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
<tr>
<td>502.746</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C28[2][A]</td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 87.876%; tC2Q: 0.144, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.913</td>
<td>0.913</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.857</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>3.239</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.589</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>93</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.566</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.946</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>4.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>4.760</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.515%; route: 2.937, 79.173%; tC2Q: 0.382, 10.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.956, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.913</td>
<td>0.913</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.857</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>3.239</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.589</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>93</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.560</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.946</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>4.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>4.760</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.531%; route: 2.931, 79.141%; tC2Q: 0.382, 10.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.956, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.913</td>
<td>0.913</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.857</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>3.239</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.589</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>93</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.525</td>
<td>2.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.946</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>4.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>4.760</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.632%; route: 2.896, 78.940%; tC2Q: 0.382, 10.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.956, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.913</td>
<td>0.913</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.857</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>3.239</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.589</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>93</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.566</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.946</td>
<td>0.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>6.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>6.758</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.515%; route: 2.937, 79.173%; tC2Q: 0.382, 10.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.956, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.913</td>
<td>0.913</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.857</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>3.239</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.589</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>93</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.560</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.946</td>
<td>0.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>6.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>6.758</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.531%; route: 2.931, 79.141%; tC2Q: 0.382, 10.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.956, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.913</td>
<td>0.913</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.857</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>3.239</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.589</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>93</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.525</td>
<td>2.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.946</td>
<td>0.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>6.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>6.758</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.632%; route: 2.896, 78.940%; tC2Q: 0.382, 10.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.956, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.362</td>
<td>2.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.456</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[1][B]</td>
<td>usb/usb_host/ukp/pc_2_s1/CLK</td>
</tr>
<tr>
<td>87.421</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td>87.074</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C21[1][B]</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.377, 86.609%; tC2Q: 0.368, 13.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.362</td>
<td>2.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.456</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[0][A]</td>
<td>usb/usb_host/ukp/pc_4_s1/CLK</td>
</tr>
<tr>
<td>87.421</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td>87.074</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C21[0][A]</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.377, 86.609%; tC2Q: 0.368, 13.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.359</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.454</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>usb/usb_host/ukp/pc_6_s1/CLK</td>
</tr>
<tr>
<td>87.419</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td>87.071</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.595%; tC2Q: 0.368, 13.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.126, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.359</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/cond_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.454</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td>usb/usb_host/ukp/cond_s0/CLK</td>
</tr>
<tr>
<td>87.419</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td>87.071</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[0][B]</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.595%; tC2Q: 0.368, 13.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.126, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.356</td>
<td>2.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.451</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>usb/usb_host/ukp/pc_1_s1/CLK</td>
</tr>
<tr>
<td>87.416</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td>87.069</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.371, 86.581%; tC2Q: 0.368, 13.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.356</td>
<td>2.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.451</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>usb/usb_host/ukp/pc_3_s1/CLK</td>
</tr>
<tr>
<td>87.416</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td>87.069</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.371, 86.581%; tC2Q: 0.368, 13.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.356</td>
<td>2.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.451</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1/CLK</td>
</tr>
<tr>
<td>87.416</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td>87.069</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.371, 86.581%; tC2Q: 0.368, 13.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.356</td>
<td>2.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.451</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[2][B]</td>
<td>usb/usb_host/ukp/pc_7_s1/CLK</td>
</tr>
<tr>
<td>87.416</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td>87.069</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[2][B]</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.371, 86.581%; tC2Q: 0.368, 13.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.370</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.468</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>usb/usb_host/ukp/timing_0_s0/CLK</td>
</tr>
<tr>
<td>87.433</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td>87.086</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.385, 86.647%; tC2Q: 0.368, 13.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.141, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.370</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.468</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>usb/usb_host/ukp/timing_1_s0/CLK</td>
</tr>
<tr>
<td>87.433</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td>87.086</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.385, 86.647%; tC2Q: 0.368, 13.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.141, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.370</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.468</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>usb/usb_host/ukp/timing_2_s0/CLK</td>
</tr>
<tr>
<td>87.433</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td>87.086</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.385, 86.647%; tC2Q: 0.368, 13.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.141, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.360</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.459</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td>usb/usb_host/ukp/pc_0_s1/CLK</td>
</tr>
<tr>
<td>87.424</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td>87.076</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C21[2][A]</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.508</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 86.598%; tC2Q: 0.368, 13.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.131, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/connected_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.362</td>
<td>2.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/connected_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.466</td>
<td>2.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>usb/usb_host/ukp/connected_s0/CLK</td>
</tr>
<tr>
<td>87.431</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/connected_s0</td>
</tr>
<tr>
<td>87.083</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>usb/usb_host/ukp/connected_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.377, 86.609%; tC2Q: 0.368, 13.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.138, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.354</td>
<td>2.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.458</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLK</td>
</tr>
<tr>
<td>87.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td>87.076</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[2][A]</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 86.571%; tC2Q: 0.368, 13.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.131, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.354</td>
<td>2.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.458</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLK</td>
</tr>
<tr>
<td>87.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td>87.076</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 86.571%; tC2Q: 0.368, 13.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.131, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>87.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.985</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.354</td>
<td>2.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.458</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLK</td>
</tr>
<tr>
<td>87.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td>87.076</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 86.571%; tC2Q: 0.368, 13.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.131, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.913</td>
<td>0.913</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.857</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>3.239</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.589</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>93</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.525</td>
<td>2.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.913</td>
<td>0.913</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.836</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>22.683</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.632%; route: 2.896, 78.940%; tC2Q: 0.382, 10.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.913</td>
<td>0.913</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.857</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>3.239</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.589</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>93</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.560</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.913</td>
<td>0.913</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.874</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>22.721</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.531%; route: 2.931, 79.141%; tC2Q: 0.382, 10.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.913</td>
<td>0.913</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.857</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>3.239</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.589</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>93</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.566</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.913</td>
<td>0.913</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.888</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>22.735</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.515%; route: 2.937, 79.173%; tC2Q: 0.382, 10.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.557</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.782</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[2][B]</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLK</td>
</tr>
<tr>
<td>502.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td>502.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C27[2][B]</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 87.797%; tC2Q: 0.144, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.788, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.560</td>
<td>1.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.785</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLK</td>
</tr>
<tr>
<td>502.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td>502.767</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C23[2][A]</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.039, 87.833%; tC2Q: 0.144, 12.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/nak_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.557</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/nak_s5/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>usb/usb_host/ukp/nak_s5/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/nak_s5</td>
</tr>
<tr>
<td>502.762</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>usb/usb_host/ukp/nak_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 87.807%; tC2Q: 0.144, 12.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.557</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][B]</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td>502.762</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C27[1][B]</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 87.807%; tC2Q: 0.144, 12.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.557</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td>502.762</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 87.807%; tC2Q: 0.144, 12.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.560</td>
<td>1.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ug_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.782</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[1][A]</td>
<td>usb/usb_host/ukp/ug_s0/CLK</td>
</tr>
<tr>
<td>502.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td>502.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C23[1][A]</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.039, 87.828%; tC2Q: 0.144, 12.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.788, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.560</td>
<td>1.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.782</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[3][A]</td>
<td>usb/usb_host/ukp/state_2_s0/CLK</td>
</tr>
<tr>
<td>502.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td>502.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C23[3][A]</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.039, 87.828%; tC2Q: 0.144, 12.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.788, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_6_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.557</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_6_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.778</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[2][A]</td>
<td>usb/usb_host/ukp/bitadr_6_s6/CLK</td>
</tr>
<tr>
<td>502.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_6_s6</td>
</tr>
<tr>
<td>502.760</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C26[2][A]</td>
<td>usb/usb_host/ukp/bitadr_6_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 87.797%; tC2Q: 0.144, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.558</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/inst_ready_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[2][A]</td>
<td>usb/usb_host/ukp/inst_ready_s5/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
<tr>
<td>502.762</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C24[2][A]</td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 87.815%; tC2Q: 0.144, 12.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.557</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.778</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[2][B]</td>
<td>usb/usb_host/ukp/pc_8_s1/CLK</td>
</tr>
<tr>
<td>502.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td>502.760</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C22[2][B]</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 87.797%; tC2Q: 0.144, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.557</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.778</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[3][A]</td>
<td>usb/usb_host/ukp/pc_9_s1/CLK</td>
</tr>
<tr>
<td>502.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td>502.760</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C22[3][A]</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 87.797%; tC2Q: 0.144, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.558</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[3][A]</td>
<td>usb/usb_host/ukp/state_0_s0/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td>502.762</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C24[3][A]</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 87.815%; tC2Q: 0.144, 12.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.557</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.778</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0/CLK</td>
</tr>
<tr>
<td>502.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td>502.760</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 87.797%; tC2Q: 0.144, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.558</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.780</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td>usb/usb_host/ukp/state_3_s0/CLK</td>
</tr>
<tr>
<td>502.815</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td>502.762</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C20[0][A]</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 87.815%; tC2Q: 0.144, 12.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.557</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.776</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLK</td>
</tr>
<tr>
<td>502.811</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td>502.758</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C26[2][A]</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 87.807%; tC2Q: 0.144, 12.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.557</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.776</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLK</td>
</tr>
<tr>
<td>502.811</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td>502.758</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 87.807%; tC2Q: 0.144, 12.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.557</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.776</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLK</td>
</tr>
<tr>
<td>502.811</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td>502.758</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 87.807%; tC2Q: 0.144, 12.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/connected_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.563</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/connected_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.781</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>usb/usb_host/ukp/connected_s0/CLK</td>
</tr>
<tr>
<td>502.816</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/connected_s0</td>
</tr>
<tr>
<td>502.763</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>usb/usb_host/ukp/connected_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 87.863%; tC2Q: 0.144, 12.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.787, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.562</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.779</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td>usb/usb_host/ukp/pc_0_s1/CLK</td>
</tr>
<tr>
<td>502.814</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td>502.761</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C21[2][A]</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 87.851%; tC2Q: 0.144, 12.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.785, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.765</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.568</td>
<td>1.047</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.783</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>usb/usb_host/ukp/timing_0_s0/CLK</td>
</tr>
<tr>
<td>502.818</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td>502.765</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.047, 87.912%; tC2Q: 0.144, 12.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.765</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.568</td>
<td>1.047</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.783</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>usb/usb_host/ukp/timing_1_s0/CLK</td>
</tr>
<tr>
<td>502.818</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td>502.765</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.047, 87.912%; tC2Q: 0.144, 12.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.765</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.568</td>
<td>1.047</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.783</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>usb/usb_host/ukp/timing_2_s0/CLK</td>
</tr>
<tr>
<td>502.818</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td>502.765</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.047, 87.912%; tC2Q: 0.144, 12.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.560</td>
<td>1.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.774</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>usb/usb_host/ukp/pc_1_s1/CLK</td>
</tr>
<tr>
<td>502.809</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td>502.756</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.398</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.039, 87.828%; tC2Q: 0.144, 12.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.780, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.563</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.777</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[1][B]</td>
<td>usb/usb_host/ukp/pc_2_s1/CLK</td>
</tr>
<tr>
<td>502.812</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td>502.759</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C21[1][B]</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 87.863%; tC2Q: 0.144, 12.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2446</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.560</td>
<td>1.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.774</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>usb/usb_host/ukp/pc_3_s1/CLK</td>
</tr>
<tr>
<td>502.809</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td>502.756</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.398</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.039, 87.828%; tC2Q: 0.144, 12.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.780, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM_0/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM_0/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM_0/dpb_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM_3/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM_3/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM_3/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/text_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/text_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/text_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/sprite_buffer/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/sprite_buffer/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/sprite_buffer/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM2_0/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM2_0/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM2_0/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2571</td>
<td>clk_d</td>
<td>-4.652</td>
<td>1.985</td>
</tr>
<tr>
<td>2446</td>
<td>reset</td>
<td>-0.450</td>
<td>2.411</td>
</tr>
<tr>
<td>560</td>
<td>imm_j[11]</td>
<td>3.581</td>
<td>2.816</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>1.602</td>
<td>4.265</td>
</tr>
<tr>
<td>498</td>
<td>clk_p</td>
<td>-1.805</td>
<td>2.130</td>
</tr>
<tr>
<td>322</td>
<td>EXMEM_ALUOut_31_122</td>
<td>8.368</td>
<td>4.500</td>
</tr>
<tr>
<td>313</td>
<td>clk_usb</td>
<td>-2.347</td>
<td>2.155</td>
</tr>
<tr>
<td>286</td>
<td>memReady</td>
<td>-3.968</td>
<td>2.809</td>
</tr>
<tr>
<td>281</td>
<td>dataOutTxt[0]</td>
<td>1.292</td>
<td>2.077</td>
</tr>
<tr>
<td>277</td>
<td>dataOutTxt[1]</td>
<td>1.344</td>
<td>1.619</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C35</td>
<td>72.22%</td>
</tr>
<tr>
<td>R14C37</td>
<td>70.83%</td>
</tr>
<tr>
<td>R16C44</td>
<td>69.44%</td>
</tr>
<tr>
<td>R14C36</td>
<td>69.44%</td>
</tr>
<tr>
<td>R22C6</td>
<td>69.44%</td>
</tr>
<tr>
<td>R16C39</td>
<td>68.06%</td>
</tr>
<tr>
<td>R14C35</td>
<td>68.06%</td>
</tr>
<tr>
<td>R14C31</td>
<td>68.06%</td>
</tr>
<tr>
<td>R9C31</td>
<td>68.06%</td>
</tr>
<tr>
<td>R16C32</td>
<td>66.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
