$date
	Fri Oct 02 10:27:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module PROCESSADOR $end
$var wire 1 ! saidaA $end
$var wire 1 " zeroOut $end
$var wire 8 # ulaJumpOut [7:0] $end
$var wire 8 $ rs [7:0] $end
$var wire 8 % regVal [7:0] $end
$var wire 2 & rdteste [1:0] $end
$var wire 2 ' rdex [1:0] $end
$var wire 2 ( rdOut [1:0] $end
$var wire 2 ) rd [1:0] $end
$var wire 8 * pc_calc [7:0] $end
$var wire 8 + jumpOut [7:0] $end
$var wire 8 , inst [7:0] $end
$var wire 3 - funct [2:0] $end
$var wire 8 . extsinal [7:0] $end
$var wire 8 / data_out [7:0] $end
$var wire 8 0 data [7:0] $end
$var wire 8 1 acOutWb [7:0] $end
$var wire 8 2 acOutValue [7:0] $end
$var wire 1 3 WRwb $end
$var wire 1 4 WRmem $end
$var wire 1 5 WRex $end
$var wire 1 6 WROutid $end
$var wire 1 7 WMid $end
$var wire 1 8 WMex $end
$var wire 1 9 SOUTid $end
$var wire 1 : SINid $end
$var wire 1 ; RMmem $end
$var wire 1 < RMid $end
$var wire 1 = RMex $end
$var wire 8 > PCout [7:0] $end
$var wire 1 ? NEQid $end
$var wire 1 @ NEQex $end
$var wire 1 A Jid $end
$var wire 1 B Jex $end
$var wire 1 C JCid $end
$var wire 1 D JCex $end
$var wire 1 E INAid $end
$var reg 1 F INAidreg $end
$var reg 1 G JCexreg $end
$var reg 1 H JCidreg $end
$var reg 1 I Jexreg $end
$var reg 1 J Jidreg $end
$var reg 1 K NEQexreg $end
$var reg 1 L NEQidreg $end
$var reg 8 M PCoutreg [7:0] $end
$var reg 1 N RMexreg $end
$var reg 1 O RMidreg $end
$var reg 1 P RMmemreg $end
$var reg 1 Q SINidreg $end
$var reg 1 R SOUTidreg $end
$var reg 1 S WMexreg $end
$var reg 1 T WMidreg $end
$var reg 1 U WROutidreg $end
$var reg 1 V WRexreg $end
$var reg 1 W WRmemreg $end
$var reg 1 X WRwbreg $end
$var reg 8 Y acOutValuereg [7:0] $end
$var reg 8 Z acOutWbreg [7:0] $end
$var reg 1 [ clock $end
$var reg 8 \ data_outreg [7:0] $end
$var reg 8 ] datareg [7:0] $end
$var reg 1 ^ ex1 $end
$var reg 1 _ ex2 $end
$var reg 8 ` extsinalreg [7:0] $end
$var reg 3 a functreg [2:0] $end
$var reg 2 b fwd [1:0] $end
$var reg 8 c instreg [7:0] $end
$var reg 8 d jumpOutreg [7:0] $end
$var reg 8 e pc_calcreg [7:0] $end
$var reg 2 f rdOutreg [1:0] $end
$var reg 2 g rdexreg [1:0] $end
$var reg 2 h rdreg [1:0] $end
$var reg 2 i rdtestereg [1:0] $end
$var reg 8 j regValreg [7:0] $end
$var reg 8 k rsreg [7:0] $end
$var reg 1 l saidaAreg $end
$var reg 1 m stall $end
$var reg 8 n ulaJumpOutreg [7:0] $end
$var reg 1 o zeroOutreg $end
$scope module FIVE $end
$var wire 8 p ACOUT [7:0] $end
$var wire 8 q MEMOUT [7:0] $end
$var wire 1 P RM $end
$var wire 1 W WR $end
$var wire 2 r rd [1:0] $end
$var wire 8 s data [7:0] $end
$var reg 1 3 WROut $end
$var reg 2 t rdOut [1:0] $end
$scope module MUX $end
$var wire 1 P choice $end
$var wire 8 u inAc [7:0] $end
$var wire 8 v inMem [7:0] $end
$var reg 8 w out [7:0] $end
$upscope $end
$upscope $end
$scope module FOUR $end
$var wire 1 I J $end
$var wire 1 G JC $end
$var wire 1 K Neq $end
$var wire 8 x PC [7:0] $end
$var wire 1 N Rm $end
$var wire 1 S Wm $end
$var wire 1 V Wr $end
$var wire 8 y acOutValue [7:0] $end
$var wire 1 [ clock $end
$var wire 2 z rdex [1:0] $end
$var wire 1 ! saidaA $end
$var wire 1 o zeroOut $end
$var wire 8 { data_out [7:0] $end
$var wire 1 | SaidaA $end
$var wire 8 } RegVal [7:0] $end
$var reg 1 ; Rm_MEM $end
$var reg 1 4 Wr_MEM $end
$var reg 8 ~ acOutWb [7:0] $end
$var reg 8 !" jumpOut [7:0] $end
$var reg 2 "" rdmem [1:0] $end
$scope module J_exec $end
$var wire 1 I jump $end
$var wire 1 G jumpC $end
$var wire 1 K neq $end
$var wire 1 o zero $end
$var reg 1 | saidaA $end
$upscope $end
$scope module M_D $end
$var wire 1 ; Rm $end
$var wire 1 S Wm $end
$var wire 8 #" address [7:0] $end
$var wire 1 [ clock $end
$var wire 8 $" RegVal [7:0] $end
$var reg 8 %" Data_out [7:0] $end
$upscope $end
$upscope $end
$scope module ONE $end
$var wire 1 ! choice_mux $end
$var wire 1 [ clock $end
$var wire 8 &" pcj_mux [7:0] $end
$var wire 1 m stall $end
$var wire 8 '" out_alu [7:0] $end
$var wire 8 (" inst [7:0] $end
$var wire 8 )" in_PC [7:0] $end
$var wire 8 *" addr_atual [7:0] $end
$var reg 8 +" pc_calc [7:0] $end
$scope module MEM $end
$var wire 1 [ clock $end
$var wire 8 ," pccounter [7:0] $end
$var reg 8 -" saidaInstrucao [7:0] $end
$upscope $end
$scope module MUX $end
$var wire 1 ! choice $end
$var wire 8 ." pcj [7:0] $end
$var wire 8 /" pcp [7:0] $end
$var reg 8 0" out [7:0] $end
$upscope $end
$scope module POINTER $end
$var wire 1 [ clock $end
$var wire 8 1" novoEnd [7:0] $end
$var wire 1 m stall $end
$var reg 8 2" endAtual [7:0] $end
$upscope $end
$scope module SUMPC $end
$var wire 1 [ clock $end
$var wire 8 3" inPC [7:0] $end
$var reg 8 4" out [7:0] $end
$upscope $end
$upscope $end
$scope module THREE $end
$var wire 1 F INA $end
$var wire 1 J J $end
$var wire 1 H JC $end
$var wire 1 L NEQ $end
$var wire 8 5" PC [7:0] $end
$var wire 1 O RM $end
$var wire 1 Q SIN $end
$var wire 1 R SOUT $end
$var wire 1 T WM $end
$var wire 1 U WR $end
$var wire 1 [ clock $end
$var wire 8 6" dataMem [7:0] $end
$var wire 3 7" funct [2:0] $end
$var wire 2 8" fwd [1:0] $end
$var wire 2 9" rdIn [1:0] $end
$var wire 8 :" regVal [7:0] $end
$var wire 8 ;" sinalExt [7:0] $end
$var wire 1 " zeroOut $end
$var wire 1 <" ulaZero $end
$var wire 8 =" ulaOut [7:0] $end
$var wire 8 >" ulaJumpOut [7:0] $end
$var wire 1 ?" twoandOne $end
$var wire 3 @" sinal_ula [2:0] $end
$var wire 8 A" saidaMux [7:0] $end
$var wire 1 B" saidaAc $end
$var wire 8 C" muxulain [7:0] $end
$var wire 8 D" muxacin [7:0] $end
$var wire 1 E" escolhaMux $end
$var wire 8 F" acOutValue [7:0] $end
$var wire 8 G" acInValue [7:0] $end
$var reg 1 D JCMem $end
$var reg 1 B JMem $end
$var reg 1 @ NEQMem $end
$var reg 1 = RMMem $end
$var reg 1 8 WMMem $end
$var reg 1 5 WRMem $end
$var reg 2 H" choiceACIN [1:0] $end
$var reg 2 I" choiceULA [1:0] $end
$var reg 2 J" rdOut [1:0] $end
$var reg 8 K" rs [7:0] $end
$scope module ACC $end
$var wire 1 F InA $end
$var wire 1 J jump $end
$var wire 1 H jumpC $end
$var wire 1 Q sin $end
$var wire 1 ?" twone $end
$var reg 1 B" saidaAc $end
$var reg 1 E" saidaMux $end
$upscope $end
$scope module ACIN $end
$var wire 1 B" accept $end
$var wire 1 [ clock $end
$var wire 8 L" newData [7:0] $end
$var reg 8 M" data [7:0] $end
$upscope $end
$scope module ACINSOURCE $end
$var wire 2 N" choice [1:0] $end
$var wire 8 O" mem [7:0] $end
$var wire 8 P" base [7:0] $end
$var wire 8 Q" acout [7:0] $end
$var reg 8 R" out [7:0] $end
$upscope $end
$scope module ACOUT $end
$var wire 1 R accept $end
$var wire 1 [ clock $end
$var wire 1 B" deny $end
$var wire 8 S" newData [7:0] $end
$var reg 8 T" data [7:0] $end
$upscope $end
$scope module ALUControl $end
$var wire 3 U" opAlu [2:0] $end
$var reg 3 V" sinal_ula [2:0] $end
$var reg 1 ?" twoandOne $end
$upscope $end
$scope module ALUJUMP $end
$var wire 1 [ clock $end
$var wire 8 W" inPC [7:0] $end
$var wire 8 X" ini [7:0] $end
$var reg 8 Y" out [7:0] $end
$upscope $end
$scope module ALUMAIN $end
$var wire 1 [ clock $end
$var wire 8 Z" entrada2 [7:0] $end
$var wire 3 [" sinal_ula [2:0] $end
$var wire 8 \" entrada1 [7:0] $end
$var reg 8 ]" saida_ula [7:0] $end
$var reg 1 <" zero $end
$scope function alu $end
$var reg 8 ^" entrada1 [7:0] $end
$var reg 8 _" entrada2 [7:0] $end
$var reg 3 `" sinal_ula [2:0] $end
$upscope $end
$upscope $end
$scope module MUX $end
$var wire 1 E" choice $end
$var wire 8 a" inReg [7:0] $end
$var wire 8 b" ini [7:0] $end
$var reg 8 c" out [7:0] $end
$upscope $end
$scope module ULASOURCE $end
$var wire 8 d" acout [7:0] $end
$var wire 8 e" base [7:0] $end
$var wire 2 f" choice [1:0] $end
$var wire 8 g" mem [7:0] $end
$var reg 8 h" out [7:0] $end
$upscope $end
$scope module ZeroAc $end
$var wire 1 R accept $end
$var wire 1 [ clock $end
$var wire 1 B" deny $end
$var wire 1 <" newVal $end
$var reg 1 " val $end
$upscope $end
$upscope $end
$scope module TWO $end
$var wire 8 i" PC [7:0] $end
$var wire 1 X WR $end
$var wire 1 [ clock $end
$var wire 8 j" data [7:0] $end
$var wire 8 k" inst [7:0] $end
$var wire 2 l" rdIn [1:0] $end
$var wire 1 m stall $end
$var wire 8 m" regVal [7:0] $end
$var wire 8 n" extsinal [7:0] $end
$var wire 1 o" WROutuc $end
$var wire 1 p" WMuc $end
$var wire 1 q" SOUTuc $end
$var wire 1 r" SINuc $end
$var wire 1 s" RMuc $end
$var wire 1 t" NEQuc $end
$var wire 1 u" Juc $end
$var wire 1 v" JCuc $end
$var wire 1 w" INAuc $end
$var reg 1 E INA $end
$var reg 1 A J $end
$var reg 1 C JC $end
$var reg 1 ? NEQ $end
$var reg 8 x" PCout [7:0] $end
$var reg 1 < RM $end
$var reg 1 : SIN $end
$var reg 1 9 SOUT $end
$var reg 1 7 WM $end
$var reg 1 6 WROut $end
$var reg 3 y" funct [2:0] $end
$var reg 2 z" rd [1:0] $end
$scope module RB $end
$var wire 1 X WR $end
$var wire 1 [ clock $end
$var wire 8 {" data [7:0] $end
$var wire 2 |" rd [1:0] $end
$var wire 2 }" rs [1:0] $end
$var reg 8 ~" regVal [7:0] $end
$var reg 8 !# s0 [7:0] $end
$var reg 8 "# s1 [7:0] $end
$var reg 8 ## t0 [7:0] $end
$var reg 8 $# t1 [7:0] $end
$upscope $end
$scope module control $end
$var wire 3 %# OPCode [2:0] $end
$var reg 1 w" INA $end
$var reg 1 u" J $end
$var reg 1 v" JC $end
$var reg 1 t" NEQ $end
$var reg 1 s" RM $end
$var reg 1 r" SIN $end
$var reg 1 q" SOUT $end
$var reg 1 p" WM $end
$var reg 1 o" WR $end
$upscope $end
$scope module ext $end
$var wire 5 &# entrada [4:0] $end
$var reg 8 '# saida [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '#
bx &#
bx %#
b0 $#
b0 ##
b0 "#
b0 !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
b0 f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
b0 N"
bx M"
bx L"
bx K"
bx J"
b0 I"
b0 H"
bx G"
bx F"
xE"
bx D"
bx C"
xB"
bx A"
bx @"
x?"
bx >"
bx ="
x<"
bx ;"
bx :"
bx 9"
b0 8"
bx 7"
bx 6"
bx 5"
b1 4"
b0 3"
b0 2"
b1 1"
b1 0"
b1 /"
bx ."
bx -"
b0 ,"
b1 +"
b0 *"
b1 )"
bx ("
b1 '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
0|
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
xo
bx n
1m
zl
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
b0 b
bx a
bx `
x_
x^
bx ]
bx \
1[
bx Z
bx Y
0X
xW
0V
xU
xT
0S
xR
xQ
xP
xO
0N
bx M
xL
0K
xJ
0I
xH
0G
xF
0E
xD
0C
xB
0A
x@
0?
bx >
x=
0<
0;
0:
09
x8
07
06
x5
04
03
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
b1 *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
x"
z!
$end
#5
x|
x4
x;
0D
0B
0@
0=
08
05
b1 >
b1 x"
b1 *"
b1 ,"
b1 2"
b1 3"
0P
0W
xG
xI
xK
xN
xS
xV
0L
0U
0R
0Q
0T
0O
0F
0H
0J
b1 e
b1 i"
0_
0^
0[
#10
1:
1E
b111 .
b111 n"
b111 '#
1r"
1w"
b10 *
b10 +"
b111 -
b111 y"
b0 )
b0 z"
b0 }"
b111 &#
b1 %#
b10 )"
b10 0"
b10 1"
x3
0|
04
0;
b100111 ,
b100111 ("
b100111 -"
b100111 k"
b10 '"
b10 /"
b10 4"
xP
xW
0G
0I
0K
0N
0S
0V
b1 M
b1 5"
b1 W"
1[
#15
b111 _"
b111 G"
b111 M"
b111 Z"
b111 D"
b111 L"
b111 R"
1B"
0E"
b111 A"
b111 P"
b111 c"
1<"
b0 ="
b0 S"
b0 ]"
b111 `"
03
b111 @"
b111 V"
b111 ["
1?"
b0 '
b0 J"
b10 >
b10 x"
b1000 #
b1000 >"
b1000 Y"
b0 %
b0 m"
b0 ~"
b10 *"
b10 ,"
b10 2"
b10 3"
xX
0P
0W
b111 a
b111 7"
b111 U"
1Q
1F
b0 h
b0 9"
b111 `
b111 ;"
b111 X"
b111 b"
b10 e
b10 i"
b100111 c
0[
#20
19
0:
0E
b11 *
b11 +"
b10 .
b10 n"
b10 '#
1q"
0r"
0w"
b0 ^"
b11 )"
b11 0"
b11 1"
b10 -
b10 y"
b10 &#
b0 %#
b1000 +
b1000 !"
b1000 &"
b1000 ."
b0 &
b0 ""
b0 C"
b0 \"
b0 h"
b0 $
b0 }
b0 $"
b0 K"
b11 '"
b11 /"
b11 4"
b10 ,
b10 ("
b10 -"
b10 k"
0X
b0 g
b0 z
b1000 n
b1000 x
b10 M
b10 5"
b10 W"
b0 j
b0 :"
b0 a"
b0 e"
1[
#25
b111 2
b111 F"
b111 Q"
b111 T"
b111 d"
b10 D"
b10 L"
b10 R"
0B"
0E"
b10 A"
b10 P"
b10 c"
0<"
b111 ="
b111 S"
b111 ]"
b10 `"
b0 (
b0 t
b10 @"
b10 V"
b10 ["
0?"
b11 >
b11 x"
b11 *"
b11 ,"
b11 2"
b11 3"
b100 #
b100 >"
b100 Y"
b1000 d
b0 i
b0 r
b0 l"
b0 |"
b0 k
b10 a
b10 7"
b10 U"
1R
0Q
0F
b10 `
b10 ;"
b10 X"
b10 b"
b11 e
b11 i"
b10 c
0[
#30
16
09
b1000 .
b1000 n"
b1000 '#
1o"
0q"
b100 *
b100 +"
b0 -
b0 y"
b1 )
b1 z"
b1 }"
b1000 &#
b110 %#
b100 )"
b100 0"
b100 1"
b100 +
b100 !"
b100 &"
b100 ."
b111 1
b111 ~
b11001000 ,
b11001000 ("
b11001000 -"
b11001000 k"
b100 '"
b100 /"
b100 4"
b0 f
b100 n
b100 x
b111 Y
b111 y
b111 #"
b11 M
b11 5"
b11 W"
1[
#35
b1000 D"
b1000 L"
b1000 R"
b1000 A"
b1000 P"
b1000 c"
1<"
b0 ="
b0 S"
b0 ]"
b0 `"
b111 0
b111 s
b111 w
b111 j"
b111 {"
b0 @"
b0 V"
b0 ["
15
b1 '
b1 J"
b100 >
b100 x"
b1011 #
b1011 >"
b1011 Y"
b100 *"
b100 ,"
b100 2"
b100 3"
b111 Z
b111 p
b111 u
b100 d
b0 a
b0 7"
b0 U"
1U
0R
b1 h
b1 9"
b1000 `
b1000 ;"
b1000 X"
b1000 b"
b100 e
b100 i"
b11001000 c
0[
#40
06
1:
1E
b101 *
b101 +"
b1110 .
b1110 n"
b1110 '#
0o"
1r"
1w"
b101 )"
b101 0"
b101 1"
b110 -
b110 y"
b1110 &#
b1 %#
14
b1011 +
b1011 !"
b1011 &"
b1011 ."
b1 &
b1 ""
b101 '"
b101 /"
b101 4"
b101110 ,
b101110 ("
b101110 -"
b101110 k"
b111 ]
b111 6"
b111 O"
b111 g"
1V
b1 g
b1 z
b1011 n
b1011 x
b100 M
b100 5"
b100 W"
1[
#45
1B"
b1110 A"
b1110 P"
b1110 c"
b110 `"
b111 D"
b111 L"
b111 R"
b1 (
b1 t
13
b110 @"
b110 V"
b110 ["
1?"
b101 >
b101 x"
05
b1 H"
b1 N"
b101 *"
b101 ,"
b101 2"
b101 3"
b10010 #
b10010 >"
b10010 Y"
1W
b1011 d
b1 i
b1 r
b1 l"
b1 |"
b110 a
b110 7"
b110 U"
0U
1Q
1F
b1110 `
b1110 ;"
b1110 X"
b1110 b"
b101 e
b101 i"
b101110 c
1^
b1 b
b1 8"
0[
#50
19
0:
0E
b10010 .
b10010 n"
b10010 '#
1q"
0r"
0w"
b110 *
b110 +"
b10 -
b10 y"
b10 )
b10 z"
b10 }"
b10010 &#
b0 %#
b110 )"
b110 0"
b110 1"
04
b10010 +
b10010 !"
b10010 &"
b10010 ."
b10 H"
b10 N"
b111 "#
b10010 ,
b10010 ("
b10010 -"
b10010 k"
b110 '"
b110 /"
b110 4"
b1 f
1X
0V
b10010 n
b10010 x
b101 M
b101 5"
b101 W"
1_
b10 b
b10 8"
1[
#55
b10101 2
b10101 F"
b10101 Q"
b10101 T"
b10101 d"
b1110 _"
b1110 G"
b1110 M"
b1110 Z"
0B"
0E"
b10010 A"
b10010 P"
b10010 c"
0<"
b10101 ="
b10101 S"
b10101 ]"
b111 ^"
b10 `"
b111 C"
b111 \"
b111 h"
b10010 D"
b10010 L"
b10010 R"
03
b10 @"
b10 V"
b10 ["
0?"
b10 '
b10 J"
b10 I"
b10 f"
b0 H"
b0 N"
b110 >
b110 x"
b10111 #
b10111 >"
b10111 Y"
b110 *"
b110 ,"
b110 2"
b110 3"
0W
b10010 d
b10 a
b10 7"
b10 U"
1R
0Q
0F
b10 h
b10 9"
b10010 `
b10010 ;"
b10010 X"
b10010 b"
b110 e
b110 i"
b10010 c
0^
0[
#60
b1110 2
b1110 F"
b1110 Q"
b1110 T"
b1110 d"
16
09
b1110 ="
b1110 S"
b1110 ]"
b0 ^"
b111 *
b111 +"
b10000 .
b10000 n"
b10000 '#
1o"
0q"
b0 C"
b0 \"
b0 h"
b111 )"
b111 0"
b111 1"
b0 -
b0 y"
b10000 &#
b110 %#
b10111 +
b10111 !"
b10111 &"
b10111 ."
b10 &
b10 ""
b10101 1
b10101 ~
b0 I"
b0 f"
b111 '"
b111 /"
b111 4"
b11010000 ,
b11010000 ("
b11010000 -"
b11010000 k"
0X
b10 g
b10 z
b10111 n
b10111 x
b10101 Y
b10101 y
b10101 #"
b110 M
b110 5"
b110 W"
b0 b
b0 8"
0_
1[
#65
b10000 D"
b10000 L"
b10000 R"
b10000 A"
b10000 P"
b10000 c"
1<"
b0 ="
b0 S"
b0 ]"
b0 `"
b10101 0
b10101 s
b10101 w
b10101 j"
b10101 {"
b10 (
b10 t
b1110 1
b1110 ~
b0 @"
b0 V"
b0 ["
15
b111 >
b111 x"
b111 *"
b111 ,"
b111 2"
b111 3"
b10110 #
b10110 >"
b10110 Y"
b10101 Z
b10101 p
b10101 u
b10111 d
b10 i
b10 r
b10 l"
b10 |"
b1110 Y
b1110 y
b1110 #"
b0 a
b0 7"
b0 U"
1U
0R
b10000 `
b10000 ;"
b10000 X"
b10000 b"
b111 e
b111 i"
b11010000 c
0[
#70
06
1:
1E
b1000 .
b1000 n"
b1000 '#
0o"
1r"
1w"
b1000 *
b1000 +"
b1 )
b1 z"
b1 }"
b1000 &#
b1 %#
b1000 )"
b1000 0"
b1000 1"
b1110 0
b1110 s
b1110 w
b1110 j"
b1110 {"
14
b10110 +
b10110 !"
b10110 &"
b10110 ."
b101000 ,
b101000 ("
b101000 -"
b101000 k"
b1000 '"
b1000 /"
b1000 4"
b10 f
b10101 ]
b10101 6"
b10101 O"
b10101 g"
b1110 Z
b1110 p
b1110 u
1V
b10110 n
b10110 x
b111 M
b111 5"
b111 W"
1[
#75
1B"
b1000 A"
b1000 P"
b1000 c"
b1110 D"
b1110 L"
b1110 R"
13
b1000 >
b1000 x"
05
b1 '
b1 J"
b1 H"
b1 N"
b1111 #
b1111 >"
b1111 Y"
b111 %
b111 m"
b111 ~"
b1000 *"
b1000 ,"
b1000 2"
b1000 3"
b1110 ]
b1110 6"
b1110 O"
b1110 g"
1W
b10110 d
0U
1Q
1F
b1 h
b1 9"
b1000 `
b1000 ;"
b1000 X"
b1000 b"
b1000 e
b1000 i"
b101000 c
1^
b1 b
b1 8"
0[
#80
b1000 _"
b1000 G"
b1000 M"
b1000 Z"
19
0:
0E
b1001 *
b1001 +"
b1001 .
b1001 n"
b1001 '#
1q"
0r"
0w"
1<"
b0 ="
b0 S"
b0 ]"
b111 ^"
b1000 D"
b1000 L"
b1000 R"
b1001 )"
b1001 0"
b1001 1"
b1 -
b1 y"
b1001 &#
b0 %#
04
b1111 +
b1111 !"
b1111 &"
b1111 ."
b1 &
b1 ""
b111 C"
b111 \"
b111 h"
b0 H"
b0 N"
b111 $
b111 }
b111 $"
b111 K"
b1001 '"
b1001 /"
b1001 4"
b1001 ,
b1001 ("
b1001 -"
b1001 k"
b1110 ##
1X
0V
b1 g
b1 z
b1111 n
b1111 x
b1000 M
b1000 5"
b1000 W"
b111 j
b111 :"
b111 a"
b111 e"
b0 b
b0 8"
0^
1[
#85
b1111 2
b1111 F"
b1111 Q"
b1111 T"
b1111 d"
b1001 D"
b1001 L"
b1001 R"
0B"
b1001 A"
b1001 P"
b1001 c"
0<"
b1111 ="
b1111 S"
b1111 ]"
b1 `"
b1 (
b1 t
03
b1 @"
b1 V"
b1 ["
b1001 >
b1001 x"
b1001 *"
b1001 ,"
b1001 2"
b1001 3"
b10001 #
b10001 >"
b10001 Y"
0W
b1111 d
b1 i
b1 r
b1 l"
b1 |"
b111 k
b1 a
b1 7"
b1 U"
1R
0Q
0F
b1001 `
b1001 ;"
b1001 X"
b1001 b"
b1001 e
b1001 i"
b1001 c
0[
#90
16
09
b11000 .
b11000 n"
b11000 '#
1o"
0q"
b1010 *
b1010 +"
b0 -
b0 y"
b11 )
b11 z"
b11 }"
b11000 &#
b110 %#
b1010 )"
b1010 0"
b1010 1"
b10001 +
b10001 !"
b10001 &"
b10001 ."
b1111 1
b1111 ~
b11011000 ,
b11011000 ("
b11011000 -"
b11011000 k"
b1010 '"
b1010 /"
b1010 4"
b1 f
0X
b10001 n
b10001 x
b1111 Y
b1111 y
b1111 #"
b1001 M
b1001 5"
b1001 W"
1[
#95
b11000 D"
b11000 L"
b11000 R"
b11000 A"
b11000 P"
b11000 c"
1<"
b0 ="
b0 S"
b0 ]"
b0 `"
b1111 0
b1111 s
b1111 w
b1111 j"
b1111 {"
b0 @"
b0 V"
b0 ["
15
b11 '
b11 J"
b1010 >
b1010 x"
b100001 #
b100001 >"
b100001 Y"
b0 %
b0 m"
b0 ~"
b1010 *"
b1010 ,"
b1010 2"
b1010 3"
b1111 Z
b1111 p
b1111 u
b10001 d
b0 a
b0 7"
b0 U"
1U
0R
b11 h
b11 9"
b11000 `
b11000 ;"
b11000 X"
b11000 b"
b1010 e
b1010 i"
b11011000 c
0[
#100
06
1:
1E
b1011 *
b1011 +"
b0 .
b0 n"
b0 '#
0o"
1r"
1w"
b0 ^"
b1011 )"
b1011 0"
b1011 1"
b0 )
b0 z"
b0 }"
b0 &#
b1 %#
14
b100001 +
b100001 !"
b100001 &"
b100001 ."
b11 &
b11 ""
b0 C"
b0 \"
b0 h"
b0 $
b0 }
b0 $"
b0 K"
b1011 '"
b1011 /"
b1011 4"
b100000 ,
b100000 ("
b100000 -"
b100000 k"
b1111 ]
b1111 6"
b1111 O"
b1111 g"
1V
b11 g
b11 z
b100001 n
b100001 x
b1010 M
b1010 5"
b1010 W"
b0 j
b0 :"
b0 a"
b0 e"
1[
#105
b1111 _"
b1111 G"
b1111 M"
b1111 Z"
1B"
b0 A"
b0 P"
b0 c"
b1111 D"
b1111 L"
b1111 R"
b11 (
b11 t
13
b1011 >
b1011 x"
05
b0 '
b0 J"
b1 H"
b1 N"
b1011 *"
b1011 ,"
b1011 2"
b1011 3"
b1010 #
b1010 >"
b1010 Y"
1W
b100001 d
b11 i
b11 r
b11 l"
b11 |"
b0 k
0U
1Q
1F
b0 h
b0 9"
b0 `
b0 ;"
b0 X"
b0 b"
b1011 e
b1011 i"
b100000 c
1^
b1 b
b1 8"
0[
#110
b0 _"
b0 G"
b0 M"
b0 Z"
19
0:
0E
b10 .
b10 n"
b10 '#
1q"
0r"
0w"
b1100 *
b1100 +"
b0 D"
b0 L"
b0 R"
b10 -
b10 y"
b10 &#
b0 %#
b1100 )"
b1100 0"
b1100 1"
04
b1010 +
b1010 !"
b1010 &"
b1010 ."
b0 &
b0 ""
b0 H"
b0 N"
b1111 $#
b10 ,
b10 ("
b10 -"
b10 k"
b1100 '"
b1100 /"
b1100 4"
b11 f
1X
0V
b0 g
b0 z
b1010 n
b1010 x
b1011 M
b1011 5"
b1011 W"
b0 b
b0 8"
0^
1[
#115
b0 2
b0 F"
b0 Q"
b0 T"
b0 d"
b10 D"
b10 L"
b10 R"
0B"
b10 A"
b10 P"
b10 c"
b10 `"
b0 (
b0 t
03
b10 @"
b10 V"
b10 ["
b1100 >
b1100 x"
b1101 #
b1101 >"
b1101 Y"
b1100 *"
b1100 ,"
b1100 2"
b1100 3"
0W
b1010 d
b0 i
b0 r
b0 l"
b0 |"
b10 a
b10 7"
b10 U"
1R
0Q
0F
b10 `
b10 ;"
b10 X"
b10 b"
b1100 e
b1100 i"
b10 c
0[
#120
09
17
b1101 *
b1101 +"
b10000 .
b10000 n"
b10000 '#
0q"
1p"
b1101 )"
b1101 0"
b1101 1"
b0 -
b0 y"
b10 )
b10 z"
b10 }"
b10000 &#
b10 %#
b1101 +
b1101 !"
b1101 &"
b1101 ."
b0 1
b0 ~
b1101 '"
b1101 /"
b1101 4"
b1010000 ,
b1010000 ("
b1010000 -"
b1010000 k"
b0 f
0X
b1101 n
b1101 x
b0 Y
b0 y
b0 #"
b1100 M
b1100 5"
b1100 W"
1[
#125
b10000 D"
b10000 L"
b10000 R"
b10000 A"
b10000 P"
b10000 c"
b0 `"
b0 0
b0 s
b0 w
b0 j"
b0 {"
b0 @"
b0 V"
b0 ["
18
b10 '
b10 J"
b1101 >
b1101 x"
b1101 *"
b1101 ,"
b1101 2"
b1101 3"
b1110 %
b1110 m"
b1110 ~"
b11100 #
b11100 >"
b11100 Y"
b0 Z
b0 p
b0 u
b1101 d
b0 a
b0 7"
b0 U"
0R
1T
b10 h
b10 9"
b10000 `
b10000 ;"
b10000 X"
b10000 b"
b1101 e
b1101 i"
b1010000 c
0[
#130
16
07
1<
b0 .
b0 n"
b0 '#
1o"
0p"
1s"
b1110 *
b1110 +"
b1110 ^"
b0 )
b0 z"
b0 }"
b0 &#
b11 %#
b1110 )"
b1110 0"
b1110 1"
b11100 +
b11100 !"
b11100 &"
b11100 ."
b10 &
b10 ""
b1110 C"
b1110 \"
b1110 h"
b1110 $
b1110 }
b1110 $"
b1110 K"
b1100000 ,
b1100000 ("
b1100000 -"
b1100000 k"
b1110 '"
b1110 /"
b1110 4"
b0 ]
b0 6"
b0 O"
b0 g"
1S
b10 g
b10 z
b11100 n
b11100 x
b1101 M
b1101 5"
b1101 W"
b1110 j
b1110 :"
b1110 a"
b1110 e"
1[
#135
b0 D"
b0 L"
b0 R"
b0 A"
b0 P"
b0 c"
b10 (
b10 t
1=
08
15
b0 '
b0 J"
b1110 >
b1110 x"
b1101 #
b1101 >"
b1101 Y"
b0 %
b0 m"
b0 ~"
b1110 *"
b1110 ,"
b1110 2"
b1110 3"
b11100 d
b10 i
b10 r
b10 l"
b10 |"
b1110 k
1U
0T
1O
b0 h
b0 9"
b0 `
b0 ;"
b0 X"
b0 b"
b1110 e
b1110 i"
b1100000 c
0[
#140
06
1:
0<
1E
b1111 *
b1111 +"
b10 .
b10 n"
b10 '#
0o"
1r"
0s"
1w"
b1110 /
b1110 {
b1110 %"
b0 ^"
b1111 )"
b1111 0"
b1111 1"
b10 -
b10 y"
b10 &#
b1 %#
14
1;
b1101 +
b1101 !"
b1101 &"
b1101 ."
b0 &
b0 ""
b0 C"
b0 \"
b0 h"
b0 $
b0 }
b0 $"
b0 K"
b1111 '"
b1111 /"
b1111 4"
b100010 ,
b100010 ("
b100010 -"
b100010 k"
b10 f
1N
0S
1V
b0 g
b0 z
b1101 n
b1101 x
b1110 M
b1110 5"
b1110 W"
b0 j
b0 :"
b0 a"
b0 e"
1[
#145
1B"
b10 A"
b10 P"
b10 c"
b10 `"
b1110 0
b1110 s
b1110 w
b1110 j"
b1110 {"
b0 (
b0 t
13
b10 @"
b10 V"
b10 ["
b1111 >
b1111 x"
0=
05
b1 H"
b1 N"
b1111 *"
b1111 ,"
b1111 2"
b1111 3"
b10000 #
b10000 >"
b10000 Y"
1P
1W
b1101 d
b1110 \
b1110 q
b1110 v
b0 i
b0 r
b0 l"
b0 |"
b0 k
b10 a
b10 7"
b10 U"
0U
1Q
0O
1F
b10 `
b10 ;"
b10 X"
b10 b"
b1111 e
b1111 i"
b100010 c
1^
b1 b
b1 8"
0[
#150
0<"
b1110 ="
b1110 S"
b1110 ]"
b1110 _"
b1110 G"
b1110 M"
b1110 Z"
19
0:
0E
b11001 .
b11001 n"
b11001 '#
1q"
0r"
0w"
b10000 *
b10000 +"
b1 -
b1 y"
b11 )
b11 z"
b11 }"
b11001 &#
b0 %#
b10000 )"
b10000 0"
b10000 1"
b1110 D"
b1110 L"
b1110 R"
04
0;
b10000 +
b10000 !"
b10000 &"
b10000 ."
b10 H"
b10 N"
b1110 !#
b11001 ,
b11001 ("
b11001 -"
b11001 k"
b10000 '"
b10000 /"
b10000 4"
b0 f
1X
b1110 ]
b1110 6"
b1110 O"
b1110 g"
0N
0V
b10000 n
b10000 x
b1111 M
b1111 5"
b1111 W"
1_
b10 b
b10 8"
1[
#155
b1110 2
b1110 F"
b1110 Q"
b1110 T"
b1110 d"
b10 _"
b10 G"
b10 M"
b10 Z"
0B"
b11001 A"
b11001 P"
b11001 c"
b1110 ^"
b1 `"
b1110 C"
b1110 \"
b1110 h"
b11001 D"
b11001 L"
b11001 R"
b0 0
b0 s
b0 w
b0 j"
b0 {"
03
b1 @"
b1 V"
b1 ["
b11 '
b11 J"
b10 I"
b10 f"
b0 H"
b0 N"
b10000 >
b10000 x"
b101000 #
b101000 >"
b101000 Y"
b1111 %
b1111 m"
b1111 ~"
b10000 *"
b10000 ,"
b10000 2"
b10000 3"
0P
0W
b10000 d
b1 a
b1 7"
b1 U"
1R
0Q
0F
b11 h
b11 9"
b11001 `
b11001 ;"
b11001 X"
b11001 b"
b10000 e
b10000 i"
b11001 c
0^
0[
#160
b1111 2
b1111 F"
b1111 Q"
b1111 T"
b1111 d"
b10001 *
b10001 +"
b11000 .
b11000 n"
b11000 '#
b1111 ="
b1111 S"
b1111 ]"
b1111 ^"
b10001 )"
b10001 0"
b10001 1"
b0 -
b0 y"
b11000 &#
b101000 +
b101000 !"
b101000 &"
b101000 ."
b11 &
b11 ""
b1110 1
b1110 ~
b1111 C"
b1111 \"
b1111 h"
b0 I"
b0 f"
b1111 $
b1111 }
b1111 $"
b1111 K"
b10001 '"
b10001 /"
b10001 4"
b11000 ,
b11000 ("
b11000 -"
b11000 k"
0X
b0 ]
b0 6"
b0 O"
b0 g"
b11 g
b11 z
b101000 n
b101000 x
b1110 Y
b1110 y
b1110 #"
b10000 M
b10000 5"
b10000 W"
b1111 j
b1111 :"
b1111 a"
b1111 e"
b0 b
b0 8"
0_
1[
#165
b11000 D"
b11000 L"
b11000 R"
b10 2
b10 F"
b10 Q"
b10 T"
b10 d"
b11000 A"
b11000 P"
b11000 c"
0"
b10 ="
b10 S"
b10 ]"
b0 `"
b1110 0
b1110 s
b1110 w
b1110 j"
b1110 {"
b11 (
b11 t
b1111 1
b1111 ~
b0 @"
b0 V"
b0 ["
b10001 >
b10001 x"
b10001 *"
b10001 ,"
b10001 2"
b10001 3"
b1110 Z
b1110 p
b1110 u
b101000 d
b11 i
b11 r
b11 l"
b11 |"
b1111 k
b1111 Y
b1111 y
b1111 #"
b0 a
b0 7"
b0 U"
b11000 `
b11000 ;"
b11000 X"
b11000 b"
b10001 e
b10001 i"
b11000 c
0[
#170
09
1:
1E
b110 .
b110 n"
b110 '#
0q"
1r"
1w"
b10010 *
b10010 +"
b110 -
b110 y"
b0 )
b0 z"
b0 }"
b110 &#
b1 %#
b10010 )"
b10010 0"
b10010 1"
b1111 0
b1111 s
b1111 w
b1111 j"
b1111 {"
b10 1
b10 ~
b100110 ,
b100110 ("
b100110 -"
b100110 k"
b10010 '"
b10010 /"
b10010 4"
b11 f
b1110 ]
b1110 6"
b1110 O"
b1110 g"
b1111 Z
b1111 p
b1111 u
b10 Y
b10 y
b10 #"
0o
b10001 M
b10001 5"
b10001 W"
1[
#175
b110 _"
b110 G"
b110 M"
b110 Z"
b110 D"
b110 L"
b110 R"
1B"
b110 A"
b110 P"
b110 c"
1<"
b0 ="
b0 S"
b0 ]"
b110 `"
b10 0
b10 s
b10 w
b10 j"
b10 {"
b110 @"
b110 V"
b110 ["
1?"
b0 '
b0 J"
b10010 >
b10010 x"
b10111 #
b10111 >"
b10111 Y"
b1110 %
b1110 m"
b1110 ~"
b10010 *"
b10010 ,"
b10010 2"
b10010 3"
b1111 ]
b1111 6"
b1111 O"
b1111 g"
b10 Z
b10 p
b10 u
b110 a
b110 7"
b110 U"
0R
1Q
1F
b0 h
b0 9"
b110 `
b110 ;"
b110 X"
b110 b"
b10010 e
b10010 i"
b100110 c
0[
#180
19
0:
0E
b10011 *
b10011 +"
b11000 .
b11000 n"
b11000 '#
1q"
0r"
0w"
b1110 ^"
b10011 )"
b10011 0"
b10011 1"
b0 -
b0 y"
b11 )
b11 z"
b11 }"
b11000 &#
b0 %#
b10111 +
b10111 !"
b10111 &"
b10111 ."
b0 &
b0 ""
b1110 C"
b1110 \"
b1110 h"
b1110 $
b1110 }
b1110 $"
b1110 K"
b10011 '"
b10011 /"
b10011 4"
b11000 ,
b11000 ("
b11000 -"
b11000 k"
b10 ]
b10 6"
b10 O"
b10 g"
b0 g
b0 z
b10111 n
b10111 x
b10010 M
b10010 5"
b10010 W"
b1110 j
b1110 :"
b1110 a"
b1110 e"
1[
#185
b110 2
b110 F"
b110 Q"
b110 T"
b110 d"
b11000 D"
b11000 L"
b11000 R"
0B"
0E"
b11000 A"
b11000 P"
b11000 c"
0<"
b110 ="
b110 S"
b110 ]"
b0 `"
b0 (
b0 t
b0 @"
b0 V"
b0 ["
0?"
b11 '
b11 J"
b10011 >
b10011 x"
b10011 *"
b10011 ,"
b10011 2"
b10011 3"
b1111 %
b1111 m"
b1111 ~"
b101010 #
b101010 >"
b101010 Y"
b10111 d
b0 i
b0 r
b0 l"
b0 |"
b1110 k
b0 a
b0 7"
b0 U"
1R
0Q
0F
b11 h
b11 9"
b11000 `
b11000 ;"
b11000 X"
b11000 b"
b10011 e
b10011 i"
b11000 c
0[
#190
16
09
b10000 .
b10000 n"
b10000 '#
1o"
0q"
b10100 *
b10100 +"
b1111 ^"
b10 )
b10 z"
b10 }"
b10000 &#
b110 %#
b10100 )"
b10100 0"
b10100 1"
b101010 +
b101010 !"
b101010 &"
b101010 ."
b11 &
b11 ""
b110 1
b110 ~
b1111 C"
b1111 \"
b1111 h"
b1111 $
b1111 }
b1111 $"
b1111 K"
b11010000 ,
b11010000 ("
b11010000 -"
b11010000 k"
b10100 '"
b10100 /"
b10100 4"
b0 f
b11 g
b11 z
b101010 n
b101010 x
b110 Y
b110 y
b110 #"
b10011 M
b10011 5"
b10011 W"
b1111 j
b1111 :"
b1111 a"
b1111 e"
1[
#195
b10000 D"
b10000 L"
b10000 R"
b10000 A"
b10000 P"
b10000 c"
b110 0
b110 s
b110 w
b110 j"
b110 {"
b11 (
b11 t
15
b10 '
b10 J"
b10100 >
b10100 x"
b100011 #
b100011 >"
b100011 Y"
b1110 %
b1110 m"
b1110 ~"
b10100 *"
b10100 ,"
b10100 2"
b10100 3"
b110 Z
b110 p
b110 u
b101010 d
b11 i
b11 r
b11 l"
b11 |"
b1111 k
1U
0R
b10 h
b10 9"
b10000 `
b10000 ;"
b10000 X"
b10000 b"
b10100 e
b10100 i"
b11010000 c
0[
#200
06
19
b10101 *
b10101 +"
b0 .
b0 n"
b0 '#
0o"
1q"
b1110 ^"
b10101 )"
b10101 0"
b10101 1"
b0 )
b0 z"
b0 }"
b0 &#
b0 %#
14
b100011 +
b100011 !"
b100011 &"
b100011 ."
b10 &
b10 ""
b1110 C"
b1110 \"
b1110 h"
b1110 $
b1110 }
b1110 $"
b1110 K"
b10101 '"
b10101 /"
b10101 4"
b0 ,
b0 ("
b0 -"
b0 k"
b11 f
b110 ]
b110 6"
b110 O"
b110 g"
1V
b10 g
b10 z
b100011 n
b100011 x
b10100 M
b10100 5"
b10100 W"
b1110 j
b1110 :"
b1110 a"
b1110 e"
1[
#205
b0 D"
b0 L"
b0 R"
b0 A"
b0 P"
b0 c"
b110 ^"
b110 C"
b110 \"
b110 h"
b10 (
b10 t
13
b10101 >
b10101 x"
05
b0 '
b0 J"
b1 I"
b1 f"
b10101 *"
b10101 ,"
b10101 2"
b10101 3"
b10100 #
b10100 >"
b10100 Y"
1W
b100011 d
b10 i
b10 r
b10 l"
b10 |"
b1110 k
0U
1R
b0 h
b0 9"
b0 `
b0 ;"
b0 X"
b0 b"
b10101 e
b10101 i"
b0 c
1^
b1 b
b1 8"
0[
#210
b1110 ^"
b10110 *
b10110 +"
b1110 C"
b1110 \"
b1110 h"
b10110 )"
b10110 0"
b10110 1"
04
b10100 +
b10100 !"
b10100 &"
b10100 ."
b0 &
b0 ""
b0 I"
b0 f"
b110 ##
b10110 '"
b10110 /"
b10110 4"
b10 f
1X
0V
b0 g
b0 z
b10100 n
b10100 x
b10101 M
b10101 5"
b10101 W"
b0 b
b0 8"
0^
1[
#215
b0 (
b0 t
03
b10110 >
b10110 x"
b10101 #
b10101 >"
b10101 Y"
b10110 *"
b10110 ,"
b10110 2"
b10110 3"
0W
b10100 d
b0 i
b0 r
b0 l"
b0 |"
b10110 e
b10110 i"
0[
#220
b10111 *
b10111 +"
b10111 )"
b10111 0"
b10111 1"
b10101 +
b10101 !"
b10101 &"
b10101 ."
b10111 '"
b10111 /"
b10111 4"
b0 f
0X
b10101 n
b10101 x
b10110 M
b10110 5"
b10110 W"
1[
#225
b10111 >
b10111 x"
b10111 *"
b10111 ,"
b10111 2"
b10111 3"
b10110 #
b10110 >"
b10110 Y"
b10101 d
b10111 e
b10111 i"
0[
#230
b11000 *
b11000 +"
b11000 )"
b11000 0"
b11000 1"
b10110 +
b10110 !"
b10110 &"
b10110 ."
b11000 '"
b11000 /"
b11000 4"
b10110 n
b10110 x
b10111 M
b10111 5"
b10111 W"
1[
#235
b11000 >
b11000 x"
b10111 #
b10111 >"
b10111 Y"
b11000 *"
b11000 ,"
b11000 2"
b11000 3"
b10110 d
b11000 e
b11000 i"
0[
#240
b11001 *
b11001 +"
b0xxxxx .
b0xxxxx n"
b0xxxxx '#
b11001 )"
b11001 0"
b11001 1"
bx -
bx y"
bx )
bx z"
bx }"
bx &#
bx %#
b10111 +
b10111 !"
b10111 &"
b10111 ."
b11001 '"
b11001 /"
b11001 4"
bx ,
bx ("
bx -"
bx k"
b10111 n
b10111 x
b11000 M
b11000 5"
b11000 W"
1[
#245
b0xxxxx D"
b0xxxxx L"
b0xxxxx R"
b0 2
b0 F"
b0 Q"
b0 T"
b0 d"
b0xxxxx A"
b0xxxxx P"
b0xxxxx c"
1<"
b0 ="
b0 S"
b0 ]"
bx `"
bx @"
bx V"
bx ["
bx '
bx J"
b11001 >
b11001 x"
b11001 *"
b11001 ,"
b11001 2"
b11001 3"
bx #
bx >"
bx Y"
b10111 d
bx a
bx 7"
bx U"
bx h
bx 9"
b0xxxxx `
b0xxxxx ;"
b0xxxxx X"
b0xxxxx b"
b11001 e
b11001 i"
bx c
0[
#250
b11010 *
b11010 +"
b11010 )"
b11010 0"
b11010 1"
bx +
bx !"
bx &"
bx ."
bx &
bx ""
b0 1
b0 ~
b11010 '"
b11010 /"
b11010 4"
bx g
bx z
bx n
bx x
b0 Y
b0 y
b0 #"
b11001 M
b11001 5"
b11001 W"
1[
#255
1"
b0 0
b0 s
b0 w
b0 j"
b0 {"
bx (
bx t
b11010 >
b11010 x"
b11010 *"
b11010 ,"
b11010 2"
b11010 3"
b0 Z
b0 p
b0 u
bx d
bx i
bx r
bx l"
bx |"
b11010 e
b11010 i"
0[
#260
b11011 *
b11011 +"
b11011 )"
b11011 0"
b11011 1"
b11011 '"
b11011 /"
b11011 4"
bx f
b0 ]
b0 6"
b0 O"
b0 g"
1o
b11010 M
b11010 5"
b11010 W"
1[
#265
b11011 >
b11011 x"
b11011 *"
b11011 ,"
b11011 2"
b11011 3"
b11011 e
b11011 i"
0[
#270
b11100 *
b11100 +"
b11100 )"
b11100 0"
b11100 1"
b11100 '"
b11100 /"
b11100 4"
b11011 M
b11011 5"
b11011 W"
1[
#275
b11100 >
b11100 x"
b11100 *"
b11100 ,"
b11100 2"
b11100 3"
b11100 e
b11100 i"
0[
#280
b11101 *
b11101 +"
b11101 )"
b11101 0"
b11101 1"
b11101 '"
b11101 /"
b11101 4"
b11100 M
b11100 5"
b11100 W"
1[
#285
b11101 >
b11101 x"
b11101 *"
b11101 ,"
b11101 2"
b11101 3"
b11101 e
b11101 i"
0[
#290
b11110 *
b11110 +"
b11110 )"
b11110 0"
b11110 1"
b11110 '"
b11110 /"
b11110 4"
b11101 M
b11101 5"
b11101 W"
1[
#295
b11110 >
b11110 x"
b11110 *"
b11110 ,"
b11110 2"
b11110 3"
b11110 e
b11110 i"
0[
#300
b11111 *
b11111 +"
b11111 )"
b11111 0"
b11111 1"
b11111 '"
b11111 /"
b11111 4"
b11110 M
b11110 5"
b11110 W"
1[
#305
b11111 >
b11111 x"
b11111 *"
b11111 ,"
b11111 2"
b11111 3"
b11111 e
b11111 i"
0[
#310
b100000 *
b100000 +"
b100000 )"
b100000 0"
b100000 1"
b100000 '"
b100000 /"
b100000 4"
b11111 M
b11111 5"
b11111 W"
1[
#315
b100000 >
b100000 x"
b100000 *"
b100000 ,"
b100000 2"
b100000 3"
b100000 e
b100000 i"
0[
#320
b100001 *
b100001 +"
b100001 )"
b100001 0"
b100001 1"
b100001 '"
b100001 /"
b100001 4"
b100000 M
b100000 5"
b100000 W"
1[
#325
b100001 >
b100001 x"
b100001 *"
b100001 ,"
b100001 2"
b100001 3"
b100001 e
b100001 i"
0[
#330
b100010 *
b100010 +"
b100010 )"
b100010 0"
b100010 1"
b100010 '"
b100010 /"
b100010 4"
b100001 M
b100001 5"
b100001 W"
1[
#335
b100010 >
b100010 x"
b100010 *"
b100010 ,"
b100010 2"
b100010 3"
b100010 e
b100010 i"
0[
#340
b100011 *
b100011 +"
b100011 )"
b100011 0"
b100011 1"
b100011 '"
b100011 /"
b100011 4"
b100010 M
b100010 5"
b100010 W"
1[
#345
b100011 >
b100011 x"
b100011 *"
b100011 ,"
b100011 2"
b100011 3"
b100011 e
b100011 i"
0[
#350
b100100 *
b100100 +"
b100100 )"
b100100 0"
b100100 1"
b100100 '"
b100100 /"
b100100 4"
b100011 M
b100011 5"
b100011 W"
1[
#355
b100100 >
b100100 x"
b100100 *"
b100100 ,"
b100100 2"
b100100 3"
b100100 e
b100100 i"
0[
#360
b100101 *
b100101 +"
b100101 )"
b100101 0"
b100101 1"
b100101 '"
b100101 /"
b100101 4"
b100100 M
b100100 5"
b100100 W"
1[
#365
b100101 >
b100101 x"
b100101 *"
b100101 ,"
b100101 2"
b100101 3"
b100101 e
b100101 i"
0[
#370
b100110 *
b100110 +"
b100110 )"
b100110 0"
b100110 1"
b100110 '"
b100110 /"
b100110 4"
b100101 M
b100101 5"
b100101 W"
1[
#375
b100110 >
b100110 x"
b100110 *"
b100110 ,"
b100110 2"
b100110 3"
b100110 e
b100110 i"
0[
#380
b100111 *
b100111 +"
b100111 )"
b100111 0"
b100111 1"
b100111 '"
b100111 /"
b100111 4"
b100110 M
b100110 5"
b100110 W"
1[
#385
b100111 >
b100111 x"
b100111 *"
b100111 ,"
b100111 2"
b100111 3"
b100111 e
b100111 i"
0[
#390
b101000 *
b101000 +"
b101000 )"
b101000 0"
b101000 1"
b101000 '"
b101000 /"
b101000 4"
b100111 M
b100111 5"
b100111 W"
1[
#395
b101000 >
b101000 x"
b101000 *"
b101000 ,"
b101000 2"
b101000 3"
b101000 e
b101000 i"
0[
#400
b101001 *
b101001 +"
b101001 )"
b101001 0"
b101001 1"
b101001 '"
b101001 /"
b101001 4"
b101000 M
b101000 5"
b101000 W"
1[
#405
b101001 >
b101001 x"
b101001 *"
b101001 ,"
b101001 2"
b101001 3"
b101001 e
b101001 i"
0[
#410
b101010 *
b101010 +"
b101010 )"
b101010 0"
b101010 1"
b101010 '"
b101010 /"
b101010 4"
b101001 M
b101001 5"
b101001 W"
1[
#415
b101010 >
b101010 x"
b101010 *"
b101010 ,"
b101010 2"
b101010 3"
b101010 e
b101010 i"
0[
#420
b101011 *
b101011 +"
b101011 )"
b101011 0"
b101011 1"
b101011 '"
b101011 /"
b101011 4"
b101010 M
b101010 5"
b101010 W"
1[
#425
b101011 >
b101011 x"
b101011 *"
b101011 ,"
b101011 2"
b101011 3"
b101011 e
b101011 i"
0[
#430
b101100 *
b101100 +"
b101100 )"
b101100 0"
b101100 1"
b101100 '"
b101100 /"
b101100 4"
b101011 M
b101011 5"
b101011 W"
1[
#435
b101100 >
b101100 x"
b101100 *"
b101100 ,"
b101100 2"
b101100 3"
b101100 e
b101100 i"
0[
#440
b101101 *
b101101 +"
b101101 )"
b101101 0"
b101101 1"
b101101 '"
b101101 /"
b101101 4"
b101100 M
b101100 5"
b101100 W"
1[
#445
b101101 >
b101101 x"
b101101 *"
b101101 ,"
b101101 2"
b101101 3"
b101101 e
b101101 i"
0[
#450
b101110 *
b101110 +"
b101110 )"
b101110 0"
b101110 1"
b101110 '"
b101110 /"
b101110 4"
b101101 M
b101101 5"
b101101 W"
1[
