Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sun Oct 26 04:01:33 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/25_9_timing_sa0.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 402 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 126 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.597        0.000                      0               302241        0.020        0.000                      0               302241        2.225        0.000                       0                 53276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.597        0.000                      0               302241        0.020        0.000                      0               302241        2.225        0.000                       0                 53276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 denselayer1/output_data_reg[53][7]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/INPUT_SIZE_rows[53].OUTPUT_SIZE_cols[11].sa/mow/internal_operation/buff0_reg/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.206ns (4.960%)  route 3.947ns (95.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 8.258 - 5.000 ) 
    Source Clock Delay      (SCD):    3.674ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.269ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.150ns, distribution 1.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.593     0.593 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.593    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.593 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.928    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.956 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=72110, routed)       2.718     3.674    denselayer1/CLK
    SLR Crossing[1->0]   
    SLICE_X143Y21        FDCE                                         r  denselayer1/output_data_reg[53][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y21        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.744 r  denselayer1/output_data_reg[53][7]/Q
                         net (fo=1, routed)           0.141     3.885    relulayer1/a_reg0_reg[0]_46[7]
    SLICE_X142Y22        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.136     4.021 r  relulayer1/buff0_reg_i_17__46/O
                         net (fo=32, routed)          3.806     7.827    denselayer2/INPUT_SIZE_rows[53].OUTPUT_SIZE_cols[11].sa/mow/internal_operation/buff0_reg/A[7]
    DSP48E2_X1Y9         DSP_A_B_DATA                                 r  denselayer2/INPUT_SIZE_rows[53].OUTPUT_SIZE_cols[11].sa/mow/internal_operation/buff0_reg/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BC10                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.389     5.389 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.389    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.389 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.687    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.711 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=72110, routed)       2.547     8.258    denselayer2/INPUT_SIZE_rows[53].OUTPUT_SIZE_cols[11].sa/mow/internal_operation/buff0_reg/CLK
    SLR Crossing[1->0]   
    DSP48E2_X1Y9         DSP_A_B_DATA                                 r  denselayer2/INPUT_SIZE_rows[53].OUTPUT_SIZE_cols[11].sa/mow/internal_operation/buff0_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.442     8.700    
                         clock uncertainty           -0.035     8.665    
    DSP48E2_X1Y9         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.241     8.424    denselayer2/INPUT_SIZE_rows[53].OUTPUT_SIZE_cols[11].sa/mow/internal_operation/buff0_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  0.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer3/sum_all/col_trees[30].column_tree/output_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      1.705ns (routing 0.771ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.909ns (routing 0.861ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.293     0.293 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.293    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.293 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.449    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.466 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=72110, routed)       1.705     2.171    denselayer3/sum_all/col_trees[30].column_tree/CLK
    SLICE_X143Y389       FDRE                                         r  denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y389       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.210 r  denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree_reg[1][21]/Q
                         net (fo=1, routed)           0.078     2.288    denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree_reg[1]_10[21]
    SLICE_X143Y390       FDRE                                         r  denselayer3/sum_all/col_trees[30].column_tree/output_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.670    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.689 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=72110, routed)       1.909     2.598    denselayer3/sum_all/col_trees[30].column_tree/CLK
    SLICE_X143Y390       FDRE                                         r  denselayer3/sum_all/col_trees[30].column_tree/output_data_reg[21]/C
                         clock pessimism             -0.377     2.221    
    SLICE_X143Y390       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.268    denselayer3/sum_all/col_trees[30].column_tree/output_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y146   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X133Y309  denselayer1/FSM_onehot_state_reg[2]_replica_2/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X87Y174   denselayer2/INPUT_SIZE_rows[0].OUTPUT_SIZE_cols[24].sa/mow/internal_operation/buff0_reg[16]/C



