{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745585937327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745585937327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 19:58:57 2025 " "Processing started: Fri Apr 25 19:58:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745585937327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585937327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IP_LCD_control -c IP_LCD_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off IP_LCD_control -c IP_LCD_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585937327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745585937451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745585937451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP_LCD_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file IP_LCD_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_LCD_control " "Found entity 1: IP_LCD_control" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745585944055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944055 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_control IP_LCD_control.sv(23) " "Verilog HDL Parameter Declaration warning at IP_LCD_control.sv(23): Parameter Declaration in module \"IP_LCD_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1745585944056 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_control IP_LCD_control.sv(37) " "Verilog HDL Parameter Declaration warning at IP_LCD_control.sv(37): Parameter Declaration in module \"IP_LCD_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1745585944056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IP_LCD_control " "Elaborating entity \"IP_LCD_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745585944084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(196) " "Verilog HDL assignment warning at IP_LCD_control.sv(196): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745585944086 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(203) " "Verilog HDL assignment warning at IP_LCD_control.sv(203): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745585944086 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(210) " "Verilog HDL assignment warning at IP_LCD_control.sv(210): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745585944087 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(217) " "Verilog HDL assignment warning at IP_LCD_control.sv(217): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745585944087 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(224) " "Verilog HDL assignment warning at IP_LCD_control.sv(224): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745585944087 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(231) " "Verilog HDL assignment warning at IP_LCD_control.sv(231): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745585944087 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(238) " "Verilog HDL assignment warning at IP_LCD_control.sv(238): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745585944087 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t_cmd_data IP_LCD_control.sv(150) " "Verilog HDL Always Construct warning at IP_LCD_control.sv(150): inferring latch(es) for variable \"t_cmd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745585944088 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_LCD_ON IP_LCD_control.sv(150) " "Verilog HDL Always Construct warning at IP_LCD_control.sv(150): inferring latch(es) for variable \"o_LCD_ON\", which holds its previous value in one or more paths through the always construct" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745585944088 "|IP_LCD_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_LCD_ON IP_LCD_control.sv(150) " "Inferred latch for \"o_LCD_ON\" at IP_LCD_control.sv(150)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944090 "|IP_LCD_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_cmd_data\[0\] IP_LCD_control.sv(150) " "Inferred latch for \"t_cmd_data\[0\]\" at IP_LCD_control.sv(150)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944090 "|IP_LCD_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_cmd_data\[1\] IP_LCD_control.sv(150) " "Inferred latch for \"t_cmd_data\[1\]\" at IP_LCD_control.sv(150)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944090 "|IP_LCD_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_cmd_data\[2\] IP_LCD_control.sv(150) " "Inferred latch for \"t_cmd_data\[2\]\" at IP_LCD_control.sv(150)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944090 "|IP_LCD_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_cmd_data\[3\] IP_LCD_control.sv(150) " "Inferred latch for \"t_cmd_data\[3\]\" at IP_LCD_control.sv(150)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944090 "|IP_LCD_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_cmd_data\[4\] IP_LCD_control.sv(150) " "Inferred latch for \"t_cmd_data\[4\]\" at IP_LCD_control.sv(150)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944090 "|IP_LCD_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_cmd_data\[5\] IP_LCD_control.sv(150) " "Inferred latch for \"t_cmd_data\[5\]\" at IP_LCD_control.sv(150)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944090 "|IP_LCD_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_cmd_data\[6\] IP_LCD_control.sv(150) " "Inferred latch for \"t_cmd_data\[6\]\" at IP_LCD_control.sv(150)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944090 "|IP_LCD_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_cmd_data\[7\] IP_LCD_control.sv(150) " "Inferred latch for \"t_cmd_data\[7\]\" at IP_LCD_control.sv(150)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944090 "|IP_LCD_control"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "t_cmd_data\[7\] IP_LCD_control.sv(60) " "Can't resolve multiple constant drivers for net \"t_cmd_data\[7\]\" at IP_LCD_control.sv(60)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 60 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944093 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "IP_LCD_control.sv(150) " "Constant driver at IP_LCD_control.sv(150)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944093 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "t_cmd_data\[6\] IP_LCD_control.sv(60) " "Can't resolve multiple constant drivers for net \"t_cmd_data\[6\]\" at IP_LCD_control.sv(60)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 60 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944093 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "t_cmd_data\[5\] IP_LCD_control.sv(60) " "Can't resolve multiple constant drivers for net \"t_cmd_data\[5\]\" at IP_LCD_control.sv(60)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 60 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944093 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "t_cmd_data\[4\] IP_LCD_control.sv(60) " "Can't resolve multiple constant drivers for net \"t_cmd_data\[4\]\" at IP_LCD_control.sv(60)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 60 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944093 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "t_cmd_data\[3\] IP_LCD_control.sv(60) " "Can't resolve multiple constant drivers for net \"t_cmd_data\[3\]\" at IP_LCD_control.sv(60)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 60 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944093 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "t_cmd_data\[2\] IP_LCD_control.sv(60) " "Can't resolve multiple constant drivers for net \"t_cmd_data\[2\]\" at IP_LCD_control.sv(60)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 60 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944093 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "t_cmd_data\[1\] IP_LCD_control.sv(60) " "Can't resolve multiple constant drivers for net \"t_cmd_data\[1\]\" at IP_LCD_control.sv(60)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 60 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944093 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "t_cmd_data\[0\] IP_LCD_control.sv(60) " "Can't resolve multiple constant drivers for net \"t_cmd_data\[0\]\" at IP_LCD_control.sv(60)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 60 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944093 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745585944094 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745585944125 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 25 19:59:04 2025 " "Processing ended: Fri Apr 25 19:59:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745585944125 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745585944125 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745585944125 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745585944125 ""}
