<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>4. GPIO &mdash; BL616/BL618 Reference Manual  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="5. ADC" href="ADC.html" />
    <link rel="prev" title="3. GLB" href="GLB.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL616/BL618 Reference Manual
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. System and Memory</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. Reset and Clock</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">4. GPIO</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#overview">4.1. Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="#features">4.2. Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gpio-function-list">4.3. GPIO function list</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gpio-input-settings">4.4. GPIO Input Settings</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gpio-output-settings">4.5. GPIO Output Settings</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#normal-output-mode">4.5.1. Normal Output Mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#set-clear-output-mode">4.5.2. Set/Clear Output Mode</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#i-o-fifo">4.6. I/O FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="#i-o-interrupt">4.7. I/O Interrupt</a></li>
<li class="toctree-l2"><a class="reference internal" href="#register-description">4.8. Register description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#soc-info0">4.8.1. soc_info0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#sys-cfg0">4.8.2. sys_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#sys-cfg1">4.8.3. sys_cfg1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bus-cfg0">4.8.4. bus_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#adc-cfg0">4.8.5. adc_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dac-cfg0">4.8.6. dac_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dac-cfg1">4.8.7. dac_cfg1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dac-cfg2">4.8.8. dac_cfg2</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dac-cfg3">4.8.9. dac_cfg3</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dma-cfg0">4.8.10. dma_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dma-cfg1">4.8.11. dma_cfg1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dma-cfg2">4.8.12. dma_cfg2</a></li>
<li class="toctree-l3"><a class="reference internal" href="#ir-cfg0">4.8.13. ir_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#ir-cfg1">4.8.14. ir_cfg1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-cfg1">4.8.15. uart_cfg1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-cfg2">4.8.16. uart_cfg2</a></li>
<li class="toctree-l3"><a class="reference internal" href="#i2c-cfg0">4.8.17. i2c_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#i2s-cfg0">4.8.18. i2s_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-cfg0">4.8.19. spi_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#pio-cfg0">4.8.20. pio_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dbi-cfg0">4.8.21. dbi_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dig-clk-cfg0">4.8.22. dig_clk_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dig-clk-cfg1">4.8.23. dig_clk_cfg1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audio-cfg1">4.8.24. audio_cfg1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#eth-cfg0">4.8.25. eth_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#cam-cfg0">4.8.26. cam_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#sdh-cfg0">4.8.27. sdh_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#sdio-cfg0">4.8.28. sdio_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg0">4.8.29. gpio_cfg0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg1">4.8.30. gpio_cfg1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg2">4.8.31. gpio_cfg2</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg3">4.8.32. gpio_cfg3</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg4">4.8.33. gpio_cfg4</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg5">4.8.34. gpio_cfg5</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg6">4.8.35. gpio_cfg6</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg7">4.8.36. gpio_cfg7</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg8">4.8.37. gpio_cfg8</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg9">4.8.38. gpio_cfg9</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg10">4.8.39. gpio_cfg10</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg11">4.8.40. gpio_cfg11</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg12">4.8.41. gpio_cfg12</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg13">4.8.42. gpio_cfg13</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg14">4.8.43. gpio_cfg14</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg15">4.8.44. gpio_cfg15</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg16">4.8.45. gpio_cfg16</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg17">4.8.46. gpio_cfg17</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg18">4.8.47. gpio_cfg18</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg19">4.8.48. gpio_cfg19</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg20">4.8.49. gpio_cfg20</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg21">4.8.50. gpio_cfg21</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg22">4.8.51. gpio_cfg22</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg23">4.8.52. gpio_cfg23</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg24">4.8.53. gpio_cfg24</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg25">4.8.54. gpio_cfg25</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg26">4.8.55. gpio_cfg26</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg27">4.8.56. gpio_cfg27</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg28">4.8.57. gpio_cfg28</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg29">4.8.58. gpio_cfg29</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg30">4.8.59. gpio_cfg30</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg31">4.8.60. gpio_cfg31</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg32">4.8.61. gpio_cfg32</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg33">4.8.62. gpio_cfg33</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg34">4.8.63. gpio_cfg34</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg128">4.8.64. gpio_cfg128</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg129">4.8.65. gpio_cfg129</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg136">4.8.66. gpio_cfg136</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg137">4.8.67. gpio_cfg137</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg138">4.8.68. gpio_cfg138</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg139">4.8.69. gpio_cfg139</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg140">4.8.70. gpio_cfg140</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg141">4.8.71. gpio_cfg141</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg142">4.8.72. gpio_cfg142</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg143">4.8.73. gpio_cfg143</a></li>
<li class="toctree-l3"><a class="reference internal" href="#gpio-cfg144">4.8.74. gpio_cfg144</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">5. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">6. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">7. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">8. IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">9. SPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">10. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">11. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">12. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">13. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2S.html">14. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="AudioDAC.html">15. AudioDAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="AudioADC.html">16. AudioADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="EMAC.html">17. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">18. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="ISO11898.html">19. ISO11898</a></li>
<li class="toctree-l1"><a class="reference internal" href="Cam.html">20. CAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="MJPEG.html">21. MJPEG</a></li>
<li class="toctree-l1"><a class="reference internal" href="DBI.html">22. DBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDH.html">23. SDH</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDIO.html">24. SDIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="LowPower.html">25. LowPower</a></li>
<li class="toctree-l1"><a class="reference internal" href="SEC_ENG.html">26. SEC ENG</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">27. Revision history</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL616/BL618 Reference Manual</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><span class="section-number">4. </span>GPIO</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="gpio">
<h1><span class="section-number">4. </span>GPIO<a class="headerlink" href="#gpio" title="Permalink to this headline"></a></h1>
<section id="overview">
<h2><span class="section-number">4.1. </span>Overview<a class="headerlink" href="#overview" title="Permalink to this headline"></a></h2>
<p>Users can connect General Purpose I/O Ports (GPIO) with external hardware devices to control these devices.</p>
</section>
<section id="features">
<h2><span class="section-number">4.2. </span>Features<a class="headerlink" href="#features" title="Permalink to this headline"></a></h2>
<ul class="simple">
<li><p>Up to 35 I/O pins</p></li>
<li><p>Each I/O pin supports up to 25 functions</p></li>
<li><p>Each I/O pin can be configured in pull-up, pull-down, or floating mode</p></li>
<li><p>Each I/O pin can be configured as input, output or Hi-Z state mode</p></li>
<li><p>The output mode of each I/O pin has 4 optional drive capabilities</p></li>
<li><p>The input mode of each I/O pin can be set to enable/disable the Schmitt trigger</p></li>
<li><p>Each I/O pin supports 9 external interrupt modes</p></li>
<li><p>FIFO depth: 128 halfwords</p></li>
<li><p>Data can be transferred through DMA from RAM to I/O pins for output</p></li>
</ul>
</section>
<section id="gpio-function-list">
<h2><span class="section-number">4.3. </span>GPIO function list<a class="headerlink" href="#gpio-function-list" title="Permalink to this headline"></a></h2>
<p>The &lt;reg_gpio_xx_func_sel&gt; bit of the GPIO_CFGxx (where xx represents the GPIO pin number) register is used to set the multiplexing function of GPIO. The multiplexing function number is shown in the following table:</p>
<table class="colwidths-given docutils align-center" id="id1" style="width: 200">
<caption><span class="caption-number">Table 4.1 </span><span class="caption-text">GPIO function list</span><a class="headerlink" href="#id1" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 25%" />
<col style="width: 75%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>Number</p></td>
<td><p>Function</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>SDH</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>SPI0</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>FLASH</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>I2S0</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>PDM</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>I2C0</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>I2C1</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>UART0</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>EMAC</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>CAM</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>ANALOG</p></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>GPIO</p></td>
</tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>SDIO</p></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>PWM0</p></td>
</tr>
<tr class="row-even"><td><p>17</p></td>
<td><p>JTAG</p></td>
</tr>
<tr class="row-odd"><td><p>18</p></td>
<td><p>UART1</p></td>
</tr>
<tr class="row-even"><td><p>19</p></td>
<td><p>PWM1</p></td>
</tr>
<tr class="row-odd"><td><p>20</p></td>
<td><p>SPI1</p></td>
</tr>
<tr class="row-even"><td><p>21</p></td>
<td><p>I2S1</p></td>
</tr>
<tr class="row-odd"><td><p>22</p></td>
<td><p>DBI_B</p></td>
</tr>
<tr class="row-even"><td><p>23</p></td>
<td><p>DBI_C</p></td>
</tr>
<tr class="row-odd"><td><p>24</p></td>
<td><p>QSPI</p></td>
</tr>
<tr class="row-even"><td><p>25</p></td>
<td><p>AUPWM</p></td>
</tr>
<tr class="row-odd"><td><p>31</p></td>
<td><p>CLOCK_OUT</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If the GPIO is set as a peripheral function, just set the &lt;reg_gpio_xx_func_sel&gt; bit of the GPIO_CFGxx register to the corresponding number of the peripheral.</p>
</div>
</section>
<section id="gpio-input-settings">
<h2><span class="section-number">4.4. </span>GPIO Input Settings<a class="headerlink" href="#gpio-input-settings" title="Permalink to this headline"></a></h2>
<p>Set the register GPIO_CFGxx to configure the general interface to the input mode as described below (xx denotes the GPIO pin number):</p>
<ul class="simple">
<li><p>Set &lt;reg_gpio_xx_ie&gt; to 1 to enable the GPIO input mode</p></li>
<li><p>Set &lt;reg_gpio_xx_func_sel&gt; to 11 to enter the SWGPIO mode</p></li>
<li><p>In the SWGPIO mode, set to enable/disable the Schmitt trigger through &lt;reg_gpio_xx_smt&gt; for waveform shaping</p></li>
<li><p>Set to enable/disable the internal pull-up and pull-down functions through &lt;reg_gpio_xx_pu&gt; and &lt;reg_gpio_xx_pd&gt;</p></li>
<li><p>Set the type of external interrupt through &lt;reg_gpio_xx_int_mode_set&gt;, and then read the level value of I/O pin through &lt;reg_gpio_xx_i&gt;</p></li>
</ul>
</section>
<section id="gpio-output-settings">
<h2><span class="section-number">4.5. </span>GPIO Output Settings<a class="headerlink" href="#gpio-output-settings" title="Permalink to this headline"></a></h2>
<p>The following four output modes of GPIO can be set through the register GPIO_CFGxx.</p>
<section id="normal-output-mode">
<h3><span class="section-number">4.5.1. </span>Normal Output Mode<a class="headerlink" href="#normal-output-mode" title="Permalink to this headline"></a></h3>
<ul class="simple">
<li><p>Set &lt;reg_gpio_xx_oe&gt; to 1 to enable the GPIO output mode</p></li>
<li><p>Set &lt;reg_gpio_xx_func_sel&gt; to 11 to enter the SWGPIO mode</p></li>
<li><p>Set &lt;reg_gpio_xx_mode&gt; to 0 to enable the normal output function of I/O</p></li>
<li><p>Set to enable/disable the internal pull-up and pull-down functions through &lt;reg_gpio_xx_pu&gt; and &lt;reg_gpio_xx_pd&gt;, and then set the level of I/O pin through &lt;reg_gpio_xx_o&gt;</p></li>
</ul>
</section>
<section id="set-clear-output-mode">
<h3><span class="section-number">4.5.2. </span>Set/Clear Output Mode<a class="headerlink" href="#set-clear-output-mode" title="Permalink to this headline"></a></h3>
<ul class="simple">
<li><p>Set &lt;reg_gpio_xx_oe&gt; to 1 to enable the GPIO output mode</p></li>
<li><p>Set &lt;reg_gpio_xx_func_sel&gt; to 11 to enter the SWGPIO mode</p></li>
<li><p>Set &lt;reg_gpio_xx_mode&gt; to 1 to enable the Set/Clear output function of I/O</p></li>
<li><p>Set to enable/disable the internal pull-up and pull-down functions through &lt;reg_gpio_xx_pu&gt; and &lt;reg_gpio_xx_pd&gt;</p></li>
</ul>
<p>In the Set/Clear output mode, you can set &lt;reg_gpio_xx_set&gt; to 1 to keep the I/O pin at the high level, or set &lt;reg_gpio_xx_clr&gt; to 1 to keep the I/O pin at the low level. If both &lt;reg_gpio_xx_set&gt; and &lt;reg_gpio_xx_clr&gt; are set to 1, the I/O pin is kept at the high level. If both of them are set to 0, the setting does not work.</p>
</section>
</section>
<section id="i-o-fifo">
<h2><span class="section-number">4.6. </span>I/O FIFO<a class="headerlink" href="#i-o-fifo" title="Permalink to this headline"></a></h2>
<p>The depth of I/O FIFO is 128 halfwords. The &lt;gpio_tx_fifo_cnt&gt; bit in the register GPIO_CFG143 indicates the current available space of FIFO (128 by default). Every time a value is written into the GPIO_CFG144 register, the value of &lt;gpio_tx_fifo_cnt&gt; will decrease by 1. After it decreases to 0, if a value is continuously written to the register GPIO_CFG144 and &lt;cr_gpio_tx_fer_en&gt; is 1, the error interrupt will be enabled and this interrupt will occur.</p>
<p>When the &lt;cr_gpio_tx_en&gt; bit in the GPIO_CFG142 register is 1, the data of I/O FIFO will be sent to I/O pins one by one, and the value of &lt;gpio_tx_fifo_cnt&gt; will increment. When it is incremented to greater than &lt;cr_gpio_tx_fifo_th&gt; and &lt;cr_gpio_tx_fifo_en&gt; is 1, the FIFO interrupt is enabled and this interrupt will occur.</p>
<p>If the &lt;cr_gpio_dma_tx_en&gt; bit in the register CR_GPIO_CFG143 is 1, DMA is enabled to send data. If &lt;cr_gpio_tx_fifo_th&gt; is less than &lt;gpio_tx_fifo_cnt&gt;, DMA will transfer the data from the preset RAM to the buffer, whereas the interrupt flag &lt;r_gpio_tx_fifo_int&gt; will be cleared automatically.</p>
</section>
<section id="i-o-interrupt">
<h2><span class="section-number">4.7. </span>I/O Interrupt<a class="headerlink" href="#i-o-interrupt" title="Permalink to this headline"></a></h2>
<p>I/O supports various external interrupts. Setting the &lt;reg_gpio_xx_int_mask&gt; in the register GPIO_CFGxx to 0 can enable the external interrupt of the corresponding pin. &lt;reg_gpio_xx_int_mode_set&gt; is used to set the external interrupt type of that pin.</p>
<p>The supported interrupt types are as follows:</p>
<ul class="simple">
<li><p>Synchronous Falling Edge Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, the input pin level is sampled once on each rising edge of the clock. If a high level is followed by two low levels, a synchronous falling edge interrupt will be generated at this time</p></li>
</ul>
</li>
<li><p>Synchronous Rising Edge Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, the input pin level is sampled once on each rising edge of the clock. If a low level is followed by two high levels, a synchronous rising edge interrupt will be generated at this time</p></li>
</ul>
</li>
<li><p>Synchronous Low Level Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, after detecting a low level, a synchronous low-level interrupt is generated at the rising edge of the third clock</p></li>
</ul>
</li>
<li><p>Synchronous High Level Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, after detecting a high level, a synchronous high-level interrupt is generated at the rising edge of the third clock</p></li>
</ul>
</li>
<li><p>Synchronous Double Edge Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, if a high level transition to low level (low level transition to high level) is detected, a falling edge (rising edge) event will be generated. After the event is generated, at the third rising edge of the clock, synchronous double edge interrupt will be generated</p></li>
</ul>
</li>
<li><p>Asynchronous Falling Edge Interrupt</p>
<ul>
<li><p>When a high-to-low transition is detected, an asynchronous falling edge interrupt is triggered immediately</p></li>
</ul>
</li>
<li><p>Asynchronous Rising Edge Interrupt</p>
<ul>
<li><p>When a low-to-high transition is detected, an asynchronous rising edge interrupt is triggered immediately</p></li>
</ul>
</li>
<li><p>Asynchronous Low Level Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, the input pin level is sampled once on each rising edge of the clock. If it is low for 3 consecutive times, an asynchronous low-level interrupt is triggered</p></li>
</ul>
</li>
<li><p>Asynchronous High Level Interrupt</p>
<ul>
<li><p>Based on the f32k_clk clock, the input pin level is sampled once on each rising edge of the clock. If it is high for 3 consecutive times, an asynchronous high-level interrupt will be triggered</p></li>
</ul>
</li>
</ul>
<p>In the interrupt function, you can obtain the interrupt-generating GPIO state through the &lt;gpio_xx_int_stat&gt; of the register GPIO_CFGxx, and clear the interrupt flag through &lt;reg_gpio_xx_int_clr&gt;.</p>
</section>
<section id="register-description">
<h2><span class="section-number">4.8. </span>Register description<a class="headerlink" href="#register-description" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 57%" />
<col style="width: 43%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>Name</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg0">gpio_cfg0</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg1">gpio_cfg1</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg2">gpio_cfg2</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg3">gpio_cfg3</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg4">gpio_cfg4</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg5">gpio_cfg5</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg6">gpio_cfg6</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg7">gpio_cfg7</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg8">gpio_cfg8</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg9">gpio_cfg9</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg10">gpio_cfg10</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg11">gpio_cfg11</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg12">gpio_cfg12</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg13">gpio_cfg13</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg14">gpio_cfg14</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg15">gpio_cfg15</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg16">gpio_cfg16</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg17">gpio_cfg17</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg18">gpio_cfg18</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg19">gpio_cfg19</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg20">gpio_cfg20</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg21">gpio_cfg21</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg22">gpio_cfg22</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg23">gpio_cfg23</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg24">gpio_cfg24</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg25">gpio_cfg25</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg26">gpio_cfg26</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg27">gpio_cfg27</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg28">gpio_cfg28</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg29">gpio_cfg29</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg30">gpio_cfg30</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg31">gpio_cfg31</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg32">gpio_cfg32</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg33">gpio_cfg33</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg34">gpio_cfg34</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg128">gpio_cfg128</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg129">gpio_cfg129</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg136">gpio_cfg136</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg137">gpio_cfg137</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg138">gpio_cfg138</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg139">gpio_cfg139</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg140">gpio_cfg140</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg141">gpio_cfg141</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg142">gpio_cfg142</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#gpio-cfg143">gpio_cfg143</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#gpio-cfg144">gpio_cfg144</a></p></td>
<td></td>
</tr>
</tbody>
</table>
<section id="soc-info0">
<h3><span class="section-number">4.8.1. </span>soc_info0<a class="headerlink" href="#soc-info0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000000</p>
<figure class="align-center">
<img alt="../_images/glb_soc_info0.svg" src="../_images/glb_soc_info0.svg" /></figure>
</section>
<section id="sys-cfg0">
<h3><span class="section-number">4.8.2. </span>sys_cfg0<a class="headerlink" href="#sys-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000090</p>
<figure class="align-center">
<img alt="../_images/glb_sys_cfg0.svg" src="../_images/glb_sys_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_bclk_div</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>bclk divide from hclk</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_hclk_div</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>hclk divide from root clock (clock source selected by hbn_root_clk_sel)</p></td>
</tr>
<tr class="row-odd"><td><p>7:6</p></td>
<td><p>hbn_root_clk_sel</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>root clock selection from HBN (0: RC32M 1: XTAL  2/3: PLL others)</p></td>
</tr>
<tr class="row-even"><td><p>5:4</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>reg_bclk_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>bclk force on</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>reg_hclk_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>hclk force on</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_fclk_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>fclk force on</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_pll_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>pll clock enable for fclk</p></td>
</tr>
</tbody>
</table>
</section>
<section id="sys-cfg1">
<h3><span class="section-number">4.8.3. </span>sys_cfg1<a class="headerlink" href="#sys-cfg1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000094</p>
<figure class="align-center">
<img alt="../_images/glb_sys_cfg1.svg" src="../_images/glb_sys_cfg1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>26:24</p></td>
<td><p>fclk_sw_state</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>23:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:4</p></td>
<td><p>reg_bclk_sw_done_cnt</p></td>
<td><p>r/w</p></td>
<td><p>4’d5</p></td>
<td><p>BCLK division protection done counter</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>sts_bclk_prot_done</p></td>
<td><p>r</p></td>
<td><p>1</p></td>
<td><p>clk protection done</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>reg_bclk_div_bypass</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>BCLK division protection bypass</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>reg_bclk_div_act_pulse</p></td>
<td><p>w1p</p></td>
<td><p>1’b0</p></td>
<td><p>BCLK division protection activation</p></td>
</tr>
</tbody>
</table>
</section>
<section id="bus-cfg0">
<h3><span class="section-number">4.8.4. </span>bus_cfg0<a class="headerlink" href="#bus-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200000a0</p>
<figure class="align-center">
<img alt="../_images/glb_bus_cfg0.svg" src="../_images/glb_bus_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>rg_apb_pck_force</p></td>
<td><p>r/w</p></td>
<td><p>16’hffff</p></td>
<td><p>APB clock force on</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>rg_apb2_pck_force</p></td>
<td><p>r/w</p></td>
<td><p>16’hffff</p></td>
<td><p>APB2 clock force on</p></td>
</tr>
</tbody>
</table>
</section>
<section id="adc-cfg0">
<h3><span class="section-number">4.8.5. </span>adc_cfg0<a class="headerlink" href="#adc-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000110</p>
<figure class="align-center">
<img alt="../_images/glb_adc_cfg0.svg" src="../_images/glb_adc_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>gpadc_32m_div_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPADC 32M Clock Dvider Enable</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>gpadc_32m_clk_sel</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPADC Clock Source Select.  0: audio_pll_clk,  1: xclk</p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>5:0</p></td>
<td><p>gpadc_32m_clk_div</p></td>
<td><p>r/w</p></td>
<td><p>6’d2</p></td>
<td><p>GPADC 32M Clock Divider (audio_pll_clk)/(N+1) , default : audio_pll_clk/3</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dac-cfg0">
<h3><span class="section-number">4.8.6. </span>dac_cfg0<a class="headerlink" href="#dac-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000120</p>
<figure class="align-center">
<img alt="../_images/glb_dac_cfg0.svg" src="../_images/glb_dac_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>gpdac_reserved</p></td>
<td><p>r/w</p></td>
<td><p>8’hf</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>23:15</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>gpdac_dat_chb_sel</p></td>
<td><p>r/w</p></td>
<td><p>1’h0</p></td>
<td><p>0:data from gpip, 1:data from audio pwm</p></td>
</tr>
<tr class="row-odd"><td><p>13</p></td>
<td><p>gpdac_dat_cha_sel</p></td>
<td><p>r/w</p></td>
<td><p>1’h0</p></td>
<td><p>0:data from gpip, 1:data from audio pwm</p></td>
</tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>gpdac_ana_clk_sel</p></td>
<td><p>r/w</p></td>
<td><p>1’h0</p></td>
<td><p>0:clock from gpip, 1:clock from audio pwm</p></td>
</tr>
<tr class="row-odd"><td><p>11:9</p></td>
<td><p>gpdac_test_sel</p></td>
<td><p>r/w</p></td>
<td><p>3’h0</p></td>
<td><p>select test point 0~7</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>8</p></td>
<td rowspan="3"><p>gpdac_ref_sel</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’h0</p></td>
<td rowspan="3"><p>Reference select</p>
<p>1’h0 Internal reference</p>
<p>1’h1 External reference</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>gpdac_test_en</p></td>
<td><p>r/w</p></td>
<td><p>1’h0</p></td>
<td><p>Test enable 1’h0 analog test disabled (ATEST is set in Hi-Z state) 1’h1 analog test point enabled to ATEST</p></td>
</tr>
<tr class="row-even"><td><p>6:2</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>gpdacb_rstn_ana</p></td>
<td><p>r/w</p></td>
<td><p>1’h1</p></td>
<td><p>Soft reset for DAC channel B, active low</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>gpdaca_rstn_ana</p></td>
<td><p>r/w</p></td>
<td><p>1’h1</p></td>
<td><p>Soft reset for DAC channel A, active low</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dac-cfg1">
<h3><span class="section-number">4.8.7. </span>dac_cfg1<a class="headerlink" href="#dac-cfg1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000124</p>
<figure class="align-center">
<img alt="../_images/glb_dac_cfg1.svg" src="../_images/glb_dac_cfg1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>22:20</p></td>
<td><p>gpdac_a_outmux</p></td>
<td><p>r/w</p></td>
<td><p>3’h0</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>19:18</p></td>
<td><p>gpdac_a_rng</p></td>
<td><p>r/w</p></td>
<td><p>2’h3</p></td>
<td><p>Output voltage range control with internal/external reference</p></td>
</tr>
<tr class="row-odd"><td><p>17:2</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>1</p></td>
<td rowspan="3"><p>gpdac_ioa_en</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’h0</p></td>
<td rowspan="3"><p>Channel A conversion output to pad enable</p>
<p>1’h0 Disable channel A conversion result to GPIO</p>
<p>1’h1 Enable channel A conversion result to GPIO</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>gpdac_a_en</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’h0</p></td>
<td rowspan="3"><p>Channel A enable/disable signal</p>
<p>1’h0 Disable channel A conversion.</p>
<p>1’h1 Enable channel A conversion</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="dac-cfg2">
<h3><span class="section-number">4.8.8. </span>dac_cfg2<a class="headerlink" href="#dac-cfg2" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000128</p>
<figure class="align-center">
<img alt="../_images/glb_dac_cfg2.svg" src="../_images/glb_dac_cfg2.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>22:20</p></td>
<td><p>gpdac_b_outmux</p></td>
<td><p>r/w</p></td>
<td><p>3’h0</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>19:18</p></td>
<td><p>gpdac_b_rng</p></td>
<td><p>r/w</p></td>
<td><p>2’h3</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>17:2</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>1</p></td>
<td rowspan="3"><p>gpdac_iob_en</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’h0</p></td>
<td rowspan="3"><p>channel B conversion output to pad enable</p>
<p>1’h0 Disable channel B conversion result to GPIO</p>
<p>1’h1 Enable channel B conversion result to GPIO</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>gpdac_b_en</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’h0</p></td>
<td rowspan="3"><p>channel B enable/disable signal</p>
<p>1’h0 Disable channel B conversion.</p>
<p>1’h1 Enable channel B conversion</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="dac-cfg3">
<h3><span class="section-number">4.8.9. </span>dac_cfg3<a class="headerlink" href="#dac-cfg3" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000012c</p>
<figure class="align-center">
<img alt="../_images/glb_dac_cfg3.svg" src="../_images/glb_dac_cfg3.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:28</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27:16</p></td>
<td><p>gpdac_a_data</p></td>
<td><p>r/w</p></td>
<td><p>12’h0</p></td>
<td><p>Channel A Data input</p></td>
</tr>
<tr class="row-even"><td><p>15:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>gpdac_b_data</p></td>
<td><p>r/w</p></td>
<td><p>12’h0</p></td>
<td><p>Channel B Data input</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-cfg0">
<h3><span class="section-number">4.8.10. </span>dma_cfg0<a class="headerlink" href="#dma-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000130</p>
<figure class="align-center">
<img alt="../_images/glb_dma_cfg0.svg" src="../_images/glb_dma_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>dma_clk_en</p></td>
<td><p>r/w</p></td>
<td><p>8’hff</p></td>
<td><p>DMA Channel Clock Enable</p></td>
</tr>
<tr class="row-odd"><td><p>23:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-cfg1">
<h3><span class="section-number">4.8.11. </span>dma_cfg1<a class="headerlink" href="#dma-cfg1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000134</p>
<figure class="align-center">
<img alt="../_images/glb_dma_cfg1.svg" src="../_images/glb_dma_cfg1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>dma2_clk_en</p></td>
<td><p>r/w</p></td>
<td><p>8’hff</p></td>
<td><p>DMA2 Channel Clock Enable</p></td>
</tr>
<tr class="row-odd"><td><p>23:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="dma-cfg2">
<h3><span class="section-number">4.8.12. </span>dma_cfg2<a class="headerlink" href="#dma-cfg2" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000138</p>
<figure class="align-center">
<img alt="../_images/glb_dma_cfg2.svg" src="../_images/glb_dma_cfg2.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="17"><p>31:0</p></td>
<td rowspan="17"><p>reg_dma_cn_sel</p></td>
<td rowspan="17"><p>r/w</p></td>
<td rowspan="17"><p>0</p></td>
<td rowspan="17"><p>Peripheral select DMA (0 - DMA1 / 1 - DMA2)</p>
<p>[0] - uart_rx / [1] - uart_tx</p>
<p>[2] - uart1_rx / [3] - uart1_tx</p>
<p>[4] - uart2_rx / [5] - uart2_tx</p>
<p>[6] - i2c_0_rx / [7] - i2c_0_tx</p>
<p>[8] - irtx_tx</p>
<p>[9] - gpio_tx</p>
<p>[10] - spi_rx / [11] - spi_tx</p>
<p>[12] - audio_rx / [13] - audio_tx</p>
<p>[14] - i2c_1_rx / [15] - i2c_1_tx</p>
<p>[16] - i2s_0_rx / [17] - i2s_0_tx</p>
<p>[18] - pdm_rx</p>
<p>[19] - padc</p>
<p>[20] - gauge</p>
<p>[22] - gpadc / [23] - gpdac_tx</p>
<p>[24] - pio_rx0 / [25] - pio_rx1 / [26] - pio_rx2 / [27] - pio_rx3</p>
<p>[28] - pio_tx0 / [29] - pio_tx1 / [30] - pio_tx2 / [31] - pio_tx3</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
<section id="ir-cfg0">
<h3><span class="section-number">4.8.13. </span>ir_cfg0<a class="headerlink" href="#ir-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000140</p>
<figure class="align-center">
<img alt="../_images/glb_ir_cfg0.svg" src="../_images/glb_ir_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>ir_clk_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>IR remote Clock Enable</p></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>21:16</p></td>
<td><p>ir_clk_div</p></td>
<td><p>r/w</p></td>
<td><p>6’d15</p></td>
<td><p>IR remote Clock Divider XCLK/(N+1)</p></td>
</tr>
<tr class="row-even"><td><p>15:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="ir-cfg1">
<h3><span class="section-number">4.8.14. </span>ir_cfg1<a class="headerlink" href="#ir-cfg1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000144</p>
<figure class="align-center">
<img alt="../_images/glb_ir_cfg1.svg" src="../_images/glb_ir_cfg1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>11:8</p></td>
<td rowspan="2"><p>ir_rx_gpio_sel</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>4’h0</p></td>
<td rowspan="2"><p>0 : disable ir_rx select gpio</p>
<p>1~15 :select gpio 9 ~ 23 as ir_rx (GPIO need to set as SWGPIO mode)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>7:23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>22</p></td>
<td rowspan="3"><p>hbn_uart_clk_sel2</p></td>
<td rowspan="3"><p>r</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>UART clock selection2 from HBN</p>
<p>(0 : result of hbn_uart_clk_sel (bclk or MUX 160MHz),</p>
<blockquote>
<div><p>1: XCLK (XTAL or RC32M))</p>
</div></blockquote>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>21:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>hbn_uart_clk_sel</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>UART clock selection from HBN (0:bclk  1:muxpll_160m_clk)</p></td>
</tr>
<tr class="row-odd"><td><p>6:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>uart_clk_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>UART Clock Enable</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>2:0</p></td>
<td><p>uart_clk_div</p></td>
<td><p>r/w</p></td>
<td><p>3’d7</p></td>
<td><p>UART Clock Divider (root clock or 160M)/(N+1) (clock source selected by hbn_uart_clk_sel)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-cfg1">
<h3><span class="section-number">4.8.15. </span>uart_cfg1<a class="headerlink" href="#uart-cfg1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000154</p>
<figure class="align-center">
<img alt="../_images/glb_uart_cfg1.svg" src="../_images/glb_uart_cfg1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="13"><p>31:28</p></td>
<td rowspan="13"><p>uart_sig_7_sel</p></td>
<td rowspan="13"><p>r/w</p></td>
<td rowspan="13"><p>4’d9</p></td>
<td rowspan="13"><p>UART Signal7  Select :</p>
<p>0 : UART0_RTS</p>
<p>1 : UART0_CTS</p>
<p>2 : UART0_TXD</p>
<p>3 : UART0_RXD</p>
<p>4 : UART1_RTS</p>
<p>5 : UART1_CTS</p>
<p>6 : UART1_TXD</p>
<p>7 : UART1_RXD</p>
<p>8 : ~CAN_TXD</p>
<p>9 : x</p>
<p>10 : CAN_TXD</p>
<p>11 : CAN_RXD</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="13"><p>27:24</p></td>
<td rowspan="13"><p>uart_sig_6_sel</p></td>
<td rowspan="13"><p>r/w</p></td>
<td rowspan="13"><p>4’d8</p></td>
<td rowspan="13"><p>UART Signal6  Select :</p>
<p>0 : UART0_RTS</p>
<p>1 : UART0_CTS</p>
<p>2 : UART0_TXD</p>
<p>3 : UART0_RXD</p>
<p>4 : UART1_RTS</p>
<p>5 : UART1_CTS</p>
<p>6 : UART1_TXD</p>
<p>7 : UART1_RXD</p>
<p>8 : ~CAN_TXD</p>
<p>9 : x</p>
<p>10 : CAN_TXD</p>
<p>11 : CAN_RXD</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="13"><p>23:20</p></td>
<td rowspan="13"><p>uart_sig_5_sel</p></td>
<td rowspan="13"><p>r/w</p></td>
<td rowspan="13"><p>4’d5</p></td>
<td rowspan="13"><p>UART Signal5  Select :</p>
<p>0 : UART0_RTS</p>
<p>1 : UART0_CTS</p>
<p>2 : UART0_TXD</p>
<p>3 : UART0_RXD</p>
<p>4 : UART1_RTS</p>
<p>5 : UART1_CTS</p>
<p>6 : UART1_TXD</p>
<p>7 : UART1_RXD</p>
<p>8 : ~CAN_TXD</p>
<p>9 : x</p>
<p>10 : CAN_TXD</p>
<p>11 : CAN_RXD</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="13"><p>19:16</p></td>
<td rowspan="13"><p>uart_sig_4_sel</p></td>
<td rowspan="13"><p>r/w</p></td>
<td rowspan="13"><p>4’d4</p></td>
<td rowspan="13"><p>UART Signal4  Select :</p>
<p>0 : UART0_RTS</p>
<p>1 : UART0_CTS</p>
<p>2 : UART0_TXD</p>
<p>3 : UART0_RXD</p>
<p>4 : UART1_RTS</p>
<p>5 : UART1_CTS</p>
<p>6 : UART1_TXD</p>
<p>7 : UART1_RXD</p>
<p>8 : ~CAN_TXD</p>
<p>9 : x</p>
<p>10 : CAN_TXD</p>
<p>11 : CAN_RXD</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="13"><p>15:12</p></td>
<td rowspan="13"><p>uart_sig_3_sel</p></td>
<td rowspan="13"><p>r/w</p></td>
<td rowspan="13"><p>4’d3</p></td>
<td rowspan="13"><p>UART Signal3  Select :</p>
<p>0 : UART0_RTS</p>
<p>1 : UART0_CTS</p>
<p>2 : UART0_TXD</p>
<p>3 : UART0_RXD</p>
<p>4 : UART1_RTS</p>
<p>5 : UART1_CTS</p>
<p>6 : UART1_TXD</p>
<p>7 : UART1_RXD</p>
<p>8 : ~CAN_TXD</p>
<p>9 : x</p>
<p>10 : CAN_TXD</p>
<p>11 : CAN_RXD</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="13"><p>11:8</p></td>
<td rowspan="13"><p>uart_sig_2_sel</p></td>
<td rowspan="13"><p>r/w</p></td>
<td rowspan="13"><p>4’d2</p></td>
<td rowspan="13"><p>UART Signal2  Select :</p>
<p>0 : UART0_RTS</p>
<p>1 : UART0_CTS</p>
<p>2 : UART0_TXD</p>
<p>3 : UART0_RXD</p>
<p>4 : UART1_RTS</p>
<p>5 : UART1_CTS</p>
<p>6 : UART1_TXD</p>
<p>7 : UART1_RXD</p>
<p>8 : ~CAN_TXD</p>
<p>9 : x</p>
<p>10 : CAN_TXD</p>
<p>11 : CAN_RXD</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="13"><p>7:4</p></td>
<td rowspan="13"><p>uart_sig_1_sel</p></td>
<td rowspan="13"><p>r/w</p></td>
<td rowspan="13"><p>4’d1</p></td>
<td rowspan="13"><p>UART Signal1  Select :</p>
<p>0 : UART0_RTS</p>
<p>1 : UART0_CTS</p>
<p>2 : UART0_TXD</p>
<p>3 : UART0_RXD</p>
<p>4 : UART1_RTS</p>
<p>5 : UART1_CTS</p>
<p>6 : UART1_TXD</p>
<p>7 : UART1_RXD</p>
<p>8 : ~CAN_TXD</p>
<p>9 : x</p>
<p>10 : CAN_TXD</p>
<p>11 : CAN_RXD</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="13"><p>3:0</p></td>
<td rowspan="13"><p>uart_sig_0_sel</p></td>
<td rowspan="13"><p>r/w</p></td>
<td rowspan="13"><p>0</p></td>
<td rowspan="13"><p>UART Signal0  Select :</p>
<p>0 : UART0_RTS</p>
<p>1 : UART0_CTS</p>
<p>2 : UART0_TXD</p>
<p>3 : UART0_RXD</p>
<p>4 : UART1_RTS</p>
<p>5 : UART1_CTS</p>
<p>6 : UART1_TXD</p>
<p>7 : UART1_RXD</p>
<p>8 : ~CAN_TXD</p>
<p>9 : x</p>
<p>10 : CAN_TXD</p>
<p>11 : CAN_RXD</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="uart-cfg2">
<h3><span class="section-number">4.8.16. </span>uart_cfg2<a class="headerlink" href="#uart-cfg2" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000158</p>
<figure class="align-center">
<img alt="../_images/glb_uart_cfg2.svg" src="../_images/glb_uart_cfg2.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>15:12</p></td>
<td><p>uart_sig_11_sel</p></td>
<td><p>r/w</p></td>
<td><p>4’d11</p></td>
<td><p>UART Signal11  Select</p></td>
</tr>
<tr class="row-even"><td><p>11:8</p></td>
<td><p>uart_sig_10_sel</p></td>
<td><p>r/w</p></td>
<td><p>4’d10</p></td>
<td><p>UART Signal10  Select</p></td>
</tr>
<tr class="row-odd"><td><p>7:4</p></td>
<td><p>uart_sig_9_sel</p></td>
<td><p>r/w</p></td>
<td><p>4’d7</p></td>
<td><p>UART Signal9  Select</p></td>
</tr>
<tr class="row-even"><td><p>3:0</p></td>
<td><p>uart_sig_8_sel</p></td>
<td><p>r/w</p></td>
<td><p>4’d6</p></td>
<td><p>UART Signal8  Select</p></td>
</tr>
</tbody>
</table>
</section>
<section id="i2c-cfg0">
<h3><span class="section-number">4.8.17. </span>i2c_cfg0<a class="headerlink" href="#i2c-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000180</p>
<figure class="align-center">
<img alt="../_images/glb_i2c_cfg0.svg" src="../_images/glb_i2c_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:26</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>i2c_clk_sel</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>0 : Bus Clcok to I2C Clock Divider</p>
<p>1 : XCLK clock to I2C Clock Divider</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>24</p></td>
<td><p>i2c_clk_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>I2C Master Clock Out Enable</p></td>
</tr>
<tr class="row-even"><td><p>23:16</p></td>
<td><p>i2c_clk_div</p></td>
<td><p>r/w</p></td>
<td><p>8’d255</p></td>
<td><p>I2C Master Clock Out Divider (Freq_of_BCLK/(N+1))</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="i2s-cfg0">
<h3><span class="section-number">4.8.18. </span>i2s_cfg0<a class="headerlink" href="#i2s-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000190</p>
<figure class="align-center">
<img alt="../_images/glb_i2s_cfg0.svg" src="../_images/glb_i2s_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>reg_i2s_do_ref_clk_sel</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Audio I2S Clock Output Enable 1 (1: Select i2s_ref_clk output, 0 : Select i2s_do output)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>reg_i2s_ref_clk_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Audio I2S Clock Enable</p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_i2s_di_ref_clk_sel</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Audio I2S Clock Output Enable 0 (1: Select i2s_ref_clk output, 0: Select i2s_di input)</p></td>
</tr>
<tr class="row-even"><td><p>5:0</p></td>
<td><p>reg_i2s_ref_clk_div</p></td>
<td><p>r/w</p></td>
<td><p>6’d1</p></td>
<td><p>Audio I2S Clock Divider (AUD_CLK/(N+1)), default AUD_CLK/2</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-cfg0">
<h3><span class="section-number">4.8.19. </span>spi_cfg0<a class="headerlink" href="#spi-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200001b0</p>
<figure class="align-center">
<img alt="../_images/glb_spi_cfg0.svg" src="../_images/glb_spi_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:20</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="8"><p>19:16</p></td>
<td rowspan="8"><p>spi_swap_set</p></td>
<td rowspan="8"><p>r/w</p></td>
<td rowspan="8"><p>4’b0000</p></td>
<td rowspan="8"><p>[0] SWAP UART GPIO SET0 (GPIO0~GPIO11)</p>
<p>(1: spi_sig[0:11] -&gt; spi_sig[6:11], spi_sig[0:5])</p>
<p>[1] SWAP UART GPIO SET0 (GPIO12~GPIO23)</p>
<p>(1: spi_sig[0:11] -&gt; spi_sig[6:11], spi_sig[0:5])</p>
<p>[2] SWAP UART GPIO SET0 (GPIO24~GPIO35)</p>
<p>(1: spi_sig[0:11] -&gt; spi_sig[6:11], spi_sig[0:5])</p>
<p>[3] SWAP UART GPIO SET0 (GPIO36~GPIO45)</p>
<p>(1: spi_sig[0:11] -&gt; spi_sig[6:11], spi_sig[0:5])</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>15:10</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>9</p></td>
<td rowspan="2"><p>spi_clk_sel</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’b0</p></td>
<td rowspan="2"><p>0 : MUXPLL_160M Hz to SPI Clock Divider (see 0x254h reg_top_muxpll_160m_sel)</p>
<p>1: XCLK (XTAL or RC32M) to SPI Clock Divider</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>spi_clk_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>SPI Clock Enable (Default : Enable)</p></td>
</tr>
<tr class="row-odd"><td><p>7:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>4:0</p></td>
<td><p>spi_clk_div</p></td>
<td><p>r/w</p></td>
<td><p>5’d3</p></td>
<td><p>SPI Clock Divider (BUS_CLK/(N+1)),  default BUS_CLK/4</p></td>
</tr>
</tbody>
</table>
</section>
<section id="pio-cfg0">
<h3><span class="section-number">4.8.20. </span>pio_cfg0<a class="headerlink" href="#pio-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200001c0</p>
<figure class="align-center">
<img alt="../_images/glb_pio_cfg0.svg" src="../_images/glb_pio_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:10</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>9</p></td>
<td rowspan="2"><p>pio_clk_sel</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’b0</p></td>
<td rowspan="2"><p>0 : MUXPLL_160M Hz to PIO Clock Divider (see 0x254h reg_top_muxpll_160m_sel)</p>
<p>1: XCLK (XTAL or RC32M) to PIO Clock Divider</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>pio_clk_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>PIO Clock Enable (Default : Enable)</p></td>
</tr>
<tr class="row-even"><td><p>7:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4:0</p></td>
<td><p>pio_clk_div</p></td>
<td><p>r/w</p></td>
<td><p>5’d3</p></td>
<td><p>PIO Clock Divider (BUS_CLK/(N+1)),  default BUS_CLK/4</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dbi-cfg0">
<h3><span class="section-number">4.8.21. </span>dbi_cfg0<a class="headerlink" href="#dbi-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200001f0</p>
<figure class="align-center">
<img alt="../_images/glb_dbi_cfg0.svg" src="../_images/glb_dbi_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:10</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>9</p></td>
<td rowspan="2"><p>dbi_clk_sel</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’b0</p></td>
<td rowspan="2"><p>0 : MUXPLL_160M Hz to DBI Clock Divider (see 0x254h reg_top_muxpll_160m_sel)</p>
<p>1: XCLK (XTAL or RC32M) to DBI Clock Divider</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>dbi_clk_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>DBI Clock Enable (Default : Enable)</p></td>
</tr>
<tr class="row-even"><td><p>7:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4:0</p></td>
<td><p>dbi_clk_div</p></td>
<td><p>r/w</p></td>
<td><p>5’d3</p></td>
<td><p>DBI Clock Divider (BUS_CLK/(N+1)),  default BUS_CLK/4</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dig-clk-cfg0">
<h3><span class="section-number">4.8.22. </span>dig_clk_cfg0<a class="headerlink" href="#dig-clk-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000250</p>
<figure class="align-center">
<img alt="../_images/glb_dig_clk_cfg0.svg" src="../_images/glb_dig_clk_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>reg_en_platform_wakeup</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>If setting to 1, the platform wakeup will becomes one of  pds_wakeup source</p></td>
</tr>
<tr class="row-odd"><td><p>30</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>29:28</p></td>
<td><p>dig_clk_src_sel</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>0:WIFIPLL 32MHz  1:xclk  2:Audio PLL</p></td>
</tr>
<tr class="row-odd"><td><p>27:26</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>25</p></td>
<td><p>dig_512k_comp</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Compensation =&gt; Duty of dig_512k_out = N : N+1</p></td>
</tr>
<tr class="row-odd"><td><p>24</p></td>
<td><p>dig_512k_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Enable dig_512k_out</p></td>
</tr>
<tr class="row-even"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>22:16</p></td>
<td rowspan="2"><p>dig_512k_div</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>7’d62</p></td>
<td rowspan="2"><p>(PLL 32MHz or xclk) / dig_512k_div</p>
<p>Ex: Set 46 for 24MHz ; Set 62 for 32MHz ; Set 75 for 38.4MHz ; Set 78 for 40MHz</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>15:14</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>13</p></td>
<td><p>dig_32k_comp</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Compensation =&gt; Duty of dig_32k_out = dig_32k_div : (dig_32k_div+1)</p></td>
</tr>
<tr class="row-odd"><td><p>12</p></td>
<td><p>dig_32k_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>Enable dig_32k_out</p></td>
</tr>
<tr class="row-even"><td><p>11</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>10:0</p></td>
<td rowspan="2"><p>dig_32k_div</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>11’d1000</p></td>
<td rowspan="2"><p>(PLL 32MHz or xclk) / dig_32k_div</p>
<p>Ex: Set 750 for 24MHz ; Set 1000 for 32MHz ; Set 1200 for 38.4MHz ; Set 1250 for 40MHz</p>
</td>
</tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
<section id="dig-clk-cfg1">
<h3><span class="section-number">4.8.23. </span>dig_clk_cfg1<a class="headerlink" href="#dig-clk-cfg1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000254</p>
<hr class="docutils" />
<p><strong>Address：</strong>  0x20000254</p>
<figure class="align-center">
<img alt="../_images/glb_dig_clk_cfg2.svg" src="../_images/glb_dig_clk_cfg2.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:14</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="5"><p>13:12</p></td>
<td rowspan="5"><p>gpio_tmr_clk_sel</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>select GPIO Clock Input From GPIO Function 31:</p>
<p>0: chip_clk_inout[0]</p>
<p>1: chip_clk_inout[1]</p>
<p>2: chip_clk_inout[2]</p>
<p>3: chip_clk_inout[3]</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>11</p></td>
<td><p>chip_clk_out_3_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>1: chip_clk_out_3 output enable, 0 : chip_clk_out_3 output disable (clock input mode)</p></td>
</tr>
<tr class="row-odd"><td><p>10</p></td>
<td><p>chip_clk_out_2_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>1: chip_clk_out_2 output enable, 0 : chip_clk_out_2 output disable (clock input mode)</p></td>
</tr>
<tr class="row-even"><td><p>9</p></td>
<td><p>chip_clk_out_1_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>1: chip_clk_out_1 output enable, 0 : chip_clk_out_1 output disable (clock input mode)</p></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>chip_clk_out_0_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>1: chip_clk_out_0 output enable, 0 : chip_clk_out_0 output disable (clock input mode)</p></td>
</tr>
<tr class="row-even"><td><p>7:6</p></td>
<td><p>chip_clk_out_3_sel</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>chip_clk_out_3 selection (0: cam_reg_clk, 1: i2s_ref_clk out, 2: clk_adc, 3: clk_dac)</p></td>
</tr>
<tr class="row-odd"><td><p>5:4</p></td>
<td><p>chip_clk_out_2_sel</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>chip_clk_out_2 selection (0: cam_reg_clk, 1: i2s_ref_clk out, 2: clk_adc, 3: clk_dac)</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>chip_clk_out_1_sel</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>chip_clk_out_1 selection (0: cam_reg_clk, 1: i2s_ref_clk out, 2: ana_xtal_clk, 3: pll_32m_clk)</p></td>
</tr>
<tr class="row-odd"><td><p>1:0</p></td>
<td><p>chip_clk_out_0_sel</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>chip_clk_out_0 selection (0: cam_reg_clk, 1: i2s_ref_clk out, 2: no clock out, 3: pll_48m_clk)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="audio-cfg1">
<h3><span class="section-number">4.8.24. </span>audio_cfg1<a class="headerlink" href="#audio-cfg1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000344</p>
<figure class="align-center">
<img alt="../_images/glb_audio_cfg1.svg" src="../_images/glb_audio_cfg1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:25</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>24</p></td>
<td><p>reg_audio_solo_clk_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>SOLO Clock Enable</p></td>
</tr>
<tr class="row-even"><td><p>23:16</p></td>
<td><p>reg_audio_solo_clk_div</p></td>
<td><p>r/w</p></td>
<td><p>8’d3</p></td>
<td><p>SOLO Clock Divider (AUD_CLK/(N+1)),</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="eth-cfg0">
<h3><span class="section-number">4.8.25. </span>eth_cfg0<a class="headerlink" href="#eth-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000390</p>
<figure class="align-center">
<img alt="../_images/glb_eth_cfg0.svg" src="../_images/glb_eth_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:11</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>10</p></td>
<td><p>cfg_inv_eth_rx_clk</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>(For RMII MAC1)Invert clock to our RMII MAC1 RX</p></td>
</tr>
<tr class="row-even"><td><p>9:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>cfg_inv_eth_tx_clk</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>(For RMII MAC1)Invert clock to our RMII MAC1 TX</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>cfg_inv_eth_ref_clk_o</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>(For RMII MAC1) if [5] = 1, set this bit to 1 will invert the clock to RMII PHY1</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>cfg_sel_eth_ref_clk_o</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>(For RMII MAC1) 0 : select outside 50MHz RMII ref clock, 1: select inside 50MHz RMII ref clock (MIPIPLL)</p></td>
</tr>
<tr class="row-even"><td><p>4:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="cam-cfg0">
<h3><span class="section-number">4.8.26. </span>cam_cfg0<a class="headerlink" href="#cam-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000420</p>
<figure class="align-center">
<img alt="../_images/glb_cam_cfg0.svg" src="../_images/glb_cam_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:30</p></td>
<td><p>reg_cam_ref_clk_div</p></td>
<td><p>r/w</p></td>
<td><p>2’d0</p></td>
<td><p>CAM Reference Clock Divider ref_clk_src/(N+1)</p></td>
</tr>
<tr class="row-odd"><td><p>29:28</p></td>
<td><p>reg_cam_ref_clk_src_sel</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>CAM Reference Clock Source Selection  (0:xclk; 1: 96MHz WIFI PLL Clock, 2/3: 100MHz cpupll Clock)</p></td>
</tr>
<tr class="row-even"><td><p>27</p></td>
<td><p>reg_cam_ref_clk_en</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>CAM Reference Clock Out Enable</p></td>
</tr>
<tr class="row-odd"><td><p>26:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="sdh-cfg0">
<h3><span class="section-number">4.8.27. </span>sdh_cfg0<a class="headerlink" href="#sdh-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000430</p>
<figure class="align-center">
<img alt="../_images/glb_sdh_cfg0.svg" src="../_images/glb_sdh_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:14</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>13</p></td>
<td><p>reg_sdh_clk_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>SDH_CLK Enable</p></td>
</tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11:9</p></td>
<td><p>reg_sdh_clk_div</p></td>
<td><p>r/w</p></td>
<td><p>3’d0</p></td>
<td><p>SDH Clock Divider</p></td>
</tr>
<tr class="row-even"><td><p>8:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="sdio-cfg0">
<h3><span class="section-number">4.8.28. </span>sdio_cfg0<a class="headerlink" href="#sdio-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000440</p>
<figure class="align-center">
<img alt="../_images/glb_sdio_cfg0.svg" src="../_images/glb_sdio_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>sdu_dbg</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>SDU Debug Signals</p></td>
</tr>
<tr class="row-odd"><td><p>15</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>sd_pwup</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>13</p></td>
<td><p>sdu_clk_switch_ok</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>sdu_cmdRcvd</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11:4</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>reg_sys_rst_sd_en</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Enable Host config 0x6[3] abort to reset System</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>reg_sdu_rst_sd_dis</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Disable Host config 0x6[3] abort to reset SDU <a href="#id2"><span class="problematic" id="id3">sdu_rst_</span></a></p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>reg_sd_rst_sd_dis</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Disable Host config 0x6[3] abort to reset SDU <a href="#id4"><span class="problematic" id="id5">sd_rst_</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>reg_sdio_int_sys_dis</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Disable Host config 0x7[4] to interrupt CPU</p></td>
</tr>
<tr class="row-even"><td><p>-1:21</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>20</p></td>
<td><p>wifipll_en_rf_div3_hw</p></td>
<td><p>r</p></td>
<td><p>1’h1</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>19:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg0">
<h3><span class="section-number">4.8.29. </span>gpio_cfg0<a class="headerlink" href="#gpio-cfg0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008c4</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg0.svg" src="../_images/glb_gpio_cfg0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_0_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_0_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_0_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_0_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_0_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_0_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_0_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_0_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_0_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_0_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SWGPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_0_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_0_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_0_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_0_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_0_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_0_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg1">
<h3><span class="section-number">4.8.30. </span>gpio_cfg1<a class="headerlink" href="#gpio-cfg1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008c8</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg1.svg" src="../_images/glb_gpio_cfg1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_1_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_1_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_1_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_1_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_1_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_1_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_1_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_1_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_1_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_1_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SWGPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_1_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_1_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_1_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_1_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_1_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_1_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg2">
<h3><span class="section-number">4.8.31. </span>gpio_cfg2<a class="headerlink" href="#gpio-cfg2" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008cc</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg2.svg" src="../_images/glb_gpio_cfg2.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_2_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_2_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_2_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_2_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_2_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_2_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_2_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_2_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_2_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_2_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SWGPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_2_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_2_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_2_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_2_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_2_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_2_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg3">
<h3><span class="section-number">4.8.32. </span>gpio_cfg3<a class="headerlink" href="#gpio-cfg3" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008d0</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg3.svg" src="../_images/glb_gpio_cfg3.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_3_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_3_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_3_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_3_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_3_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_3_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_3_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_3_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_3_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_3_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SWGPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_3_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_3_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_3_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_3_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_3_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_3_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg4">
<h3><span class="section-number">4.8.33. </span>gpio_cfg4<a class="headerlink" href="#gpio-cfg4" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008d4</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg4.svg" src="../_images/glb_gpio_cfg4.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_4_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_4_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_4_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_4_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_4_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_4_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_4_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_4_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_4_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_4_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SWGPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_4_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_4_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_4_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_4_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_4_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_4_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg5">
<h3><span class="section-number">4.8.34. </span>gpio_cfg5<a class="headerlink" href="#gpio-cfg5" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008d8</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg5.svg" src="../_images/glb_gpio_cfg5.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_5_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_5_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_5_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_5_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_5_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_5_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_5_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_5_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_5_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_5_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SWGPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_5_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_5_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_5_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_5_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_5_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_5_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg6">
<h3><span class="section-number">4.8.35. </span>gpio_cfg6<a class="headerlink" href="#gpio-cfg6" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008dc</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg6.svg" src="../_images/glb_gpio_cfg6.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_6_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_6_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_6_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_6_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_6_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_6_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_6_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_6_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_6_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_6_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_6_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_6_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_6_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_6_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_6_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_6_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg7">
<h3><span class="section-number">4.8.36. </span>gpio_cfg7<a class="headerlink" href="#gpio-cfg7" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008e0</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg7.svg" src="../_images/glb_gpio_cfg7.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_7_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_7_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_7_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_7_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_7_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_7_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_7_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_7_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_7_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_7_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_7_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_7_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_7_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_7_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_7_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_7_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg8">
<h3><span class="section-number">4.8.37. </span>gpio_cfg8<a class="headerlink" href="#gpio-cfg8" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008e4</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg8.svg" src="../_images/glb_gpio_cfg8.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_8_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_8_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_8_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_8_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_8_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_8_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_8_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_8_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_8_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_8_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_8_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_8_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_8_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_8_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_8_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_8_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg9">
<h3><span class="section-number">4.8.38. </span>gpio_cfg9<a class="headerlink" href="#gpio-cfg9" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008e8</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg9.svg" src="../_images/glb_gpio_cfg9.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_9_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_9_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_9_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_9_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_9_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_9_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_9_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_9_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_9_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_9_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_9_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_9_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_9_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_9_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_9_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_9_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg10">
<h3><span class="section-number">4.8.39. </span>gpio_cfg10<a class="headerlink" href="#gpio-cfg10" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008ec</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg10.svg" src="../_images/glb_gpio_cfg10.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_10_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_10_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_10_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_10_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_10_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_10_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_10_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_10_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_10_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_10_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hF</p></td>
<td><p>GPIO Function Select (Default : CCI)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_10_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_10_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_10_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_10_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_10_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_10_ie</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg11">
<h3><span class="section-number">4.8.40. </span>gpio_cfg11<a class="headerlink" href="#gpio-cfg11" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008f0</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg11.svg" src="../_images/glb_gpio_cfg11.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_11_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_11_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_11_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_11_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_11_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_11_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_11_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_11_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_11_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_11_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hF</p></td>
<td><p>GPIO Function Select (Default : CCI)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_11_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_11_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_11_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_11_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_11_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_11_ie</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg12">
<h3><span class="section-number">4.8.41. </span>gpio_cfg12<a class="headerlink" href="#gpio-cfg12" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008f4</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg12.svg" src="../_images/glb_gpio_cfg12.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_12_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_12_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_12_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_12_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_12_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_12_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_12_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_12_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_12_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_12_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hF</p></td>
<td><p>GPIO Function Select (Default : CCI)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_12_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_12_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_12_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_12_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_12_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_12_ie</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg13">
<h3><span class="section-number">4.8.42. </span>gpio_cfg13<a class="headerlink" href="#gpio-cfg13" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008f8</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg13.svg" src="../_images/glb_gpio_cfg13.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_13_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_13_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_13_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_13_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_13_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_13_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_13_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_13_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_13_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_13_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_13_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_13_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_13_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_13_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_13_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_13_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg14">
<h3><span class="section-number">4.8.43. </span>gpio_cfg14<a class="headerlink" href="#gpio-cfg14" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x200008fc</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg14.svg" src="../_images/glb_gpio_cfg14.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_14_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_14_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_14_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_14_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_14_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_14_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_14_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_14_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_14_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_14_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_14_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_14_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_14_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_14_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_14_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_14_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg15">
<h3><span class="section-number">4.8.44. </span>gpio_cfg15<a class="headerlink" href="#gpio-cfg15" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000900</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg15.svg" src="../_images/glb_gpio_cfg15.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_15_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_15_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_15_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_15_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_15_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_15_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_15_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_15_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_15_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_15_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_15_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_15_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_15_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_15_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_15_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_15_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg16">
<h3><span class="section-number">4.8.45. </span>gpio_cfg16<a class="headerlink" href="#gpio-cfg16" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000904</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg16.svg" src="../_images/glb_gpio_cfg16.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_16_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_16_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_16_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_16_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_16_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_16_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_16_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_16_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_16_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_16_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_16_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_16_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_16_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_16_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_16_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_16_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg17">
<h3><span class="section-number">4.8.46. </span>gpio_cfg17<a class="headerlink" href="#gpio-cfg17" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000908</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg17.svg" src="../_images/glb_gpio_cfg17.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_17_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_17_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_17_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_17_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_17_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_17_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_17_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_17_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_17_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_17_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_17_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_17_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_17_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_17_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_17_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_17_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg18">
<h3><span class="section-number">4.8.47. </span>gpio_cfg18<a class="headerlink" href="#gpio-cfg18" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000090c</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg18.svg" src="../_images/glb_gpio_cfg18.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_18_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_18_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_18_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_18_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_18_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_18_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_18_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_18_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_18_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_18_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_18_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_18_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_18_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_18_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_18_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_18_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg19">
<h3><span class="section-number">4.8.48. </span>gpio_cfg19<a class="headerlink" href="#gpio-cfg19" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000910</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg19.svg" src="../_images/glb_gpio_cfg19.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_19_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_19_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_19_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_19_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_19_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_19_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_19_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_19_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_19_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_19_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_19_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_19_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_19_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_19_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_19_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_19_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg20">
<h3><span class="section-number">4.8.49. </span>gpio_cfg20<a class="headerlink" href="#gpio-cfg20" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000914</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg20.svg" src="../_images/glb_gpio_cfg20.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_20_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_20_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_20_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_20_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_20_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_20_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_20_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_20_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_20_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_20_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_20_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_20_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_20_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_20_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_20_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_20_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg21">
<h3><span class="section-number">4.8.50. </span>gpio_cfg21<a class="headerlink" href="#gpio-cfg21" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000918</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg21.svg" src="../_images/glb_gpio_cfg21.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_21_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_21_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_21_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_21_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_21_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_21_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_21_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_21_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_21_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_21_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_21_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_21_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_21_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_21_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_21_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_21_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg22">
<h3><span class="section-number">4.8.51. </span>gpio_cfg22<a class="headerlink" href="#gpio-cfg22" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000091c</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg22.svg" src="../_images/glb_gpio_cfg22.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_22_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_22_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_22_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_22_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_22_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_22_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_22_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_22_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_22_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_22_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_22_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_22_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_22_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_22_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_22_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_22_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg23">
<h3><span class="section-number">4.8.52. </span>gpio_cfg23<a class="headerlink" href="#gpio-cfg23" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000920</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg23.svg" src="../_images/glb_gpio_cfg23.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_23_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_23_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_23_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_23_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_23_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_23_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_23_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_23_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_23_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_23_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_23_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_23_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_23_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_23_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_23_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_23_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg24">
<h3><span class="section-number">4.8.53. </span>gpio_cfg24<a class="headerlink" href="#gpio-cfg24" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000924</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg24.svg" src="../_images/glb_gpio_cfg24.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_24_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_24_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_24_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_24_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_24_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_24_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_24_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_24_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_24_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_24_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_24_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_24_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_24_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_24_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_24_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_24_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg25">
<h3><span class="section-number">4.8.54. </span>gpio_cfg25<a class="headerlink" href="#gpio-cfg25" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000928</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg25.svg" src="../_images/glb_gpio_cfg25.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_25_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_25_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_25_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_25_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_25_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_25_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_25_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_25_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_25_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_25_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_25_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_25_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_25_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_25_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_25_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_25_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg26">
<h3><span class="section-number">4.8.55. </span>gpio_cfg26<a class="headerlink" href="#gpio-cfg26" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000092c</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg26.svg" src="../_images/glb_gpio_cfg26.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_26_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_26_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_26_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_26_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_26_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_26_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_26_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_26_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_26_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_26_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_26_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_26_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_26_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_26_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_26_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_26_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg27">
<h3><span class="section-number">4.8.56. </span>gpio_cfg27<a class="headerlink" href="#gpio-cfg27" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000930</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg27.svg" src="../_images/glb_gpio_cfg27.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_27_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_27_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_27_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_27_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_27_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_27_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_27_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_27_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_27_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_27_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_27_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_27_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_27_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_27_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_27_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_27_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg28">
<h3><span class="section-number">4.8.57. </span>gpio_cfg28<a class="headerlink" href="#gpio-cfg28" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000934</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg28.svg" src="../_images/glb_gpio_cfg28.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_28_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_28_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_28_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_28_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_28_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_28_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_28_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_28_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_28_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_28_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_28_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_28_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_28_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_28_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_28_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_28_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg29">
<h3><span class="section-number">4.8.58. </span>gpio_cfg29<a class="headerlink" href="#gpio-cfg29" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000938</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg29.svg" src="../_images/glb_gpio_cfg29.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_29_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_29_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_29_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_29_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_29_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_29_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_29_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_29_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_29_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_29_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_29_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_29_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_29_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_29_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_29_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_29_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg30">
<h3><span class="section-number">4.8.59. </span>gpio_cfg30<a class="headerlink" href="#gpio-cfg30" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000093c</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg30.svg" src="../_images/glb_gpio_cfg30.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_30_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_30_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_30_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_30_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_30_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_30_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_30_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_30_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_30_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_30_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_30_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_30_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_30_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_30_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_30_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_30_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg31">
<h3><span class="section-number">4.8.60. </span>gpio_cfg31<a class="headerlink" href="#gpio-cfg31" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000940</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg31.svg" src="../_images/glb_gpio_cfg31.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_31_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_31_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_31_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_31_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_31_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_31_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_31_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_31_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_31_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_31_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_31_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_31_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_31_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_31_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_31_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_31_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg32">
<h3><span class="section-number">4.8.61. </span>gpio_cfg32<a class="headerlink" href="#gpio-cfg32" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000944</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg32.svg" src="../_images/glb_gpio_cfg32.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_32_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_32_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_32_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_32_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_32_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_32_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_32_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_32_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_32_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_32_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_32_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_32_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_32_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_32_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_32_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_32_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg33">
<h3><span class="section-number">4.8.62. </span>gpio_cfg33<a class="headerlink" href="#gpio-cfg33" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000948</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg33.svg" src="../_images/glb_gpio_cfg33.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_33_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_33_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_33_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_33_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_33_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_33_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_33_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_33_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_33_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_33_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_33_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_33_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_33_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_33_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_33_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_33_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg34">
<h3><span class="section-number">4.8.63. </span>gpio_cfg34<a class="headerlink" href="#gpio-cfg34" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000094c</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg34.svg" src="../_images/glb_gpio_cfg34.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="5"><p>31:30</p></td>
<td rowspan="5"><p>reg_gpio_34_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>0</p></td>
<td rowspan="5"><p>When GPIO Function Selected to SWGPIO</p>
<p>00 (Output Value Mode): GPIO Output by reg_gpio_x_o Value</p>
<p>01 (Set/Celar Mode     ) :GPIO Output set by reg_gpio_x_set and clear by reg_gpio_x_clr</p>
<p>10 : SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Output value by gpio_dma_o</p>
<p>11: SWGPIO Source comes from  GPIO DMA (GPIO DMA Mode), GPIO Outout value by gpio_dma_set/gpio_dma_clr</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>reg_gpio_34_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg_gpio_34_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg_gpio_34_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_gpio_34_o</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>When SWGPIO &#64; Output Value Mode</p>
<p>00 : GPIO Value changes according to this value</p>
<p>01 : GPIO Value Set by this register and clr by clr_reg</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_gpio_34_int_mask</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>mask interrupt (1)</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>gpio_34_int_stat</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_gpio_34_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="9"><p>19:16</p></td>
<td rowspan="9"><p>reg_gpio_34_int_mode_set</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>0</p></td>
<td rowspan="9"><p>0000 : sync falling edge trigger</p>
<p>0001 : sync rising edge trigger</p>
<p>0010 : sync low level trigger</p>
<p>0011 : sync high level trigger</p>
<p>01xx : sync rising &amp; falling edge trigger</p>
<p>1000 : async falling edge trigger</p>
<p>1001 : async rising edge trigger</p>
<p>1010 : async low level trigger</p>
<p>1011 : async high level trigger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>reg_gpio_34_func_sel</p></td>
<td><p>r/w</p></td>
<td><p>5’hB</p></td>
<td><p>GPIO Function Select (Default : SW-GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg_gpio_34_oe</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Enable (Used when GPIO Function select to Register Control GPIO)</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg_gpio_34_pd</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Down Control</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg_gpio_34_pu</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Pull Up Control</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>reg_gpio_34_drv</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Driving Control</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_gpio_34_smt</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>GPIO SMT Control</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_gpio_34_ie</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>GPIO Input Enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg128">
<h3><span class="section-number">4.8.64. </span>gpio_cfg128<a class="headerlink" href="#gpio-cfg128" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000ac4</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg128.svg" src="../_images/glb_gpio_cfg128.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>reg2_gpio_31_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>30</p></td>
<td><p>reg2_gpio_30_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>29</p></td>
<td><p>reg2_gpio_29_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>28</p></td>
<td><p>reg2_gpio_28_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>27</p></td>
<td><p>reg2_gpio_27_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>26</p></td>
<td><p>reg2_gpio_26_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>25</p></td>
<td><p>reg2_gpio_25_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>24</p></td>
<td><p>reg2_gpio_24_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>23</p></td>
<td><p>reg2_gpio_23_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>22</p></td>
<td><p>reg2_gpio_22_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>21</p></td>
<td><p>reg2_gpio_21_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>20</p></td>
<td><p>reg2_gpio_20_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>19</p></td>
<td><p>reg2_gpio_19_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>18</p></td>
<td><p>reg2_gpio_18_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>17</p></td>
<td><p>reg2_gpio_17_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>reg2_gpio_16_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>15</p></td>
<td><p>reg2_gpio_15_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>14</p></td>
<td><p>reg2_gpio_14_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>13</p></td>
<td><p>reg2_gpio_13_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>12</p></td>
<td><p>reg2_gpio_12_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>11</p></td>
<td><p>reg2_gpio_11_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>10</p></td>
<td><p>reg2_gpio_10_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>9</p></td>
<td><p>reg2_gpio_9_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>reg2_gpio_8_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>reg2_gpio_7_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg2_gpio_6_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg2_gpio_5_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg2_gpio_4_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>reg2_gpio_3_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>reg2_gpio_2_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>reg2_gpio_1_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>reg2_gpio_0_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg129">
<h3><span class="section-number">4.8.65. </span>gpio_cfg129<a class="headerlink" href="#gpio-cfg129" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000ac8</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg129.svg" src="../_images/glb_gpio_cfg129.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>reg2_gpio_34_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>reg2_gpio_33_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>reg2_gpio_32_i</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Input value</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg136">
<h3><span class="section-number">4.8.66. </span>gpio_cfg136<a class="headerlink" href="#gpio-cfg136" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000ae4</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg136.svg" src="../_images/glb_gpio_cfg136.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>reg2_gpio_31_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>30</p></td>
<td><p>reg2_gpio_30_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>29</p></td>
<td><p>reg2_gpio_29_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>28</p></td>
<td><p>reg2_gpio_28_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>27</p></td>
<td><p>reg2_gpio_27_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>26</p></td>
<td><p>reg2_gpio_26_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>25</p></td>
<td><p>reg2_gpio_25_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>24</p></td>
<td><p>reg2_gpio_24_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>23</p></td>
<td><p>reg2_gpio_23_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>22</p></td>
<td><p>reg2_gpio_22_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>21</p></td>
<td><p>reg2_gpio_21_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>20</p></td>
<td><p>reg2_gpio_20_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>19</p></td>
<td><p>reg2_gpio_19_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>18</p></td>
<td><p>reg2_gpio_18_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>17</p></td>
<td><p>reg2_gpio_17_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>reg2_gpio_16_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>15</p></td>
<td><p>reg2_gpio_15_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>14</p></td>
<td><p>reg2_gpio_14_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>13</p></td>
<td><p>reg2_gpio_13_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>12</p></td>
<td><p>reg2_gpio_12_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>11</p></td>
<td><p>reg2_gpio_11_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>10</p></td>
<td><p>reg2_gpio_10_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>9</p></td>
<td><p>reg2_gpio_9_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>reg2_gpio_8_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>reg2_gpio_7_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>reg2_gpio_6_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>reg2_gpio_5_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>reg2_gpio_4_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>reg2_gpio_3_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>reg2_gpio_2_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>reg2_gpio_1_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>reg2_gpio_0_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg137">
<h3><span class="section-number">4.8.67. </span>gpio_cfg137<a class="headerlink" href="#gpio-cfg137" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000ae8</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg137.svg" src="../_images/glb_gpio_cfg137.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>reg2_gpio_34_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>reg2_gpio_33_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>reg2_gpio_32_o</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>Register Controlled GPIO Output Value</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg138">
<h3><span class="section-number">4.8.68. </span>gpio_cfg138<a class="headerlink" href="#gpio-cfg138" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000aec</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg138.svg" src="../_images/glb_gpio_cfg138.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31</p></td>
<td rowspan="2"><p>reg2_gpio_31_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>30</p></td>
<td rowspan="2"><p>reg2_gpio_30_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>29</p></td>
<td rowspan="2"><p>reg2_gpio_29_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>28</p></td>
<td rowspan="2"><p>reg2_gpio_28_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>27</p></td>
<td rowspan="2"><p>reg2_gpio_27_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg2_gpio_26_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg2_gpio_25_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>24</p></td>
<td rowspan="2"><p>reg2_gpio_24_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>23</p></td>
<td rowspan="2"><p>reg2_gpio_23_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>22</p></td>
<td rowspan="2"><p>reg2_gpio_22_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>21</p></td>
<td rowspan="2"><p>reg2_gpio_21_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>20</p></td>
<td rowspan="2"><p>reg2_gpio_20_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>19</p></td>
<td rowspan="2"><p>reg2_gpio_19_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>18</p></td>
<td rowspan="2"><p>reg2_gpio_18_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>17</p></td>
<td rowspan="2"><p>reg2_gpio_17_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>16</p></td>
<td rowspan="2"><p>reg2_gpio_16_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>15</p></td>
<td rowspan="2"><p>reg2_gpio_15_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>14</p></td>
<td rowspan="2"><p>reg2_gpio_14_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>13</p></td>
<td rowspan="2"><p>reg2_gpio_13_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>12</p></td>
<td rowspan="2"><p>reg2_gpio_12_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>11</p></td>
<td rowspan="2"><p>reg2_gpio_11_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>10</p></td>
<td rowspan="2"><p>reg2_gpio_10_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>9</p></td>
<td rowspan="2"><p>reg2_gpio_9_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>8</p></td>
<td rowspan="2"><p>reg2_gpio_8_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>7</p></td>
<td rowspan="2"><p>reg2_gpio_7_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>6</p></td>
<td rowspan="2"><p>reg2_gpio_6_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>5</p></td>
<td rowspan="2"><p>reg2_gpio_5_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>4</p></td>
<td rowspan="2"><p>reg2_gpio_4_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>3</p></td>
<td rowspan="2"><p>reg2_gpio_3_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>2</p></td>
<td rowspan="2"><p>reg2_gpio_2_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>1</p></td>
<td rowspan="2"><p>reg2_gpio_1_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>reg2_gpio_0_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="gpio-cfg139">
<h3><span class="section-number">4.8.69. </span>gpio_cfg139<a class="headerlink" href="#gpio-cfg139" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000af0</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg139.svg" src="../_images/glb_gpio_cfg139.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>2</p></td>
<td rowspan="2"><p>reg2_gpio_34_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>1</p></td>
<td rowspan="2"><p>reg2_gpio_33_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>reg2_gpio_32_set</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will set GPIO output value to 1,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
<section id="gpio-cfg140">
<h3><span class="section-number">4.8.70. </span>gpio_cfg140<a class="headerlink" href="#gpio-cfg140" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000af4</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg140.svg" src="../_images/glb_gpio_cfg140.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31</p></td>
<td rowspan="2"><p>reg2_gpio_31_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>30</p></td>
<td rowspan="2"><p>reg2_gpio_30_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>29</p></td>
<td rowspan="2"><p>reg2_gpio_29_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>28</p></td>
<td rowspan="2"><p>reg2_gpio_28_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>27</p></td>
<td rowspan="2"><p>reg2_gpio_27_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>26</p></td>
<td rowspan="2"><p>reg2_gpio_26_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>25</p></td>
<td rowspan="2"><p>reg2_gpio_25_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>24</p></td>
<td rowspan="2"><p>reg2_gpio_24_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>23</p></td>
<td rowspan="2"><p>reg2_gpio_23_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>22</p></td>
<td rowspan="2"><p>reg2_gpio_22_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>21</p></td>
<td rowspan="2"><p>reg2_gpio_21_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>20</p></td>
<td rowspan="2"><p>reg2_gpio_20_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>19</p></td>
<td rowspan="2"><p>reg2_gpio_19_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>18</p></td>
<td rowspan="2"><p>reg2_gpio_18_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>17</p></td>
<td rowspan="2"><p>reg2_gpio_17_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>16</p></td>
<td rowspan="2"><p>reg2_gpio_16_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>15</p></td>
<td rowspan="2"><p>reg2_gpio_15_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>14</p></td>
<td rowspan="2"><p>reg2_gpio_14_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>13</p></td>
<td rowspan="2"><p>reg2_gpio_13_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>12</p></td>
<td rowspan="2"><p>reg2_gpio_12_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>11</p></td>
<td rowspan="2"><p>reg2_gpio_11_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>10</p></td>
<td rowspan="2"><p>reg2_gpio_10_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>9</p></td>
<td rowspan="2"><p>reg2_gpio_9_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>8</p></td>
<td rowspan="2"><p>reg2_gpio_8_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>7</p></td>
<td rowspan="2"><p>reg2_gpio_7_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>6</p></td>
<td rowspan="2"><p>reg2_gpio_6_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>5</p></td>
<td rowspan="2"><p>reg2_gpio_5_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>4</p></td>
<td rowspan="2"><p>reg2_gpio_4_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>3</p></td>
<td rowspan="2"><p>reg2_gpio_3_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>2</p></td>
<td rowspan="2"><p>reg2_gpio_2_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>1</p></td>
<td rowspan="2"><p>reg2_gpio_1_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>reg2_gpio_0_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="gpio-cfg141">
<h3><span class="section-number">4.8.71. </span>gpio_cfg141<a class="headerlink" href="#gpio-cfg141" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000af8</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg141.svg" src="../_images/glb_gpio_cfg141.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>2</p></td>
<td rowspan="2"><p>reg2_gpio_34_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>1</p></td>
<td rowspan="2"><p>reg2_gpio_33_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>reg2_gpio_32_clr</p></td>
<td rowspan="2"><p>w1p</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>When SWGPIO &#64; Set/Clear Mode</p>
<p>Set this bit will clear GPIO output value to 0,when set/clr at the same time, only set take effect</p>
</td>
</tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
<section id="gpio-cfg142">
<h3><span class="section-number">4.8.72. </span>gpio_cfg142<a class="headerlink" href="#gpio-cfg142" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000afc</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg142.svg" src="../_images/glb_gpio_cfg142.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="3"><p>31:24</p></td>
<td rowspan="3"><p>cr_code1_high_time</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>8’d200</p></td>
<td rowspan="3"><p>Used to generate Code 1  Duty Cycle Waveform (in units of xclk (XTAL or RC32M) clock cycle)</p>
<p>waveform keep high during cr_code1_high_time</p>
<p>waveform keep low  during cr_code1_low_time (cr_code_total_time - cr_code1_high_time )</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>23:16</p></td>
<td rowspan="3"><p>cr_code0_high_time</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>8’d200</p></td>
<td rowspan="3"><p>Used to generate Code 0  Duty Cycle Waveform (in units of xclk (XTAL or RC32M) clock cycle)</p>
<p>waveform keep high during cr_code0_high_time</p>
<p>waveform keep low  during cr_code0_low_time (cr_code_total_time - cr_code0_high_time)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:7</p></td>
<td><p>cr_code_total_time</p></td>
<td><p>r/w</p></td>
<td><p>9’d400</p></td>
<td><p>Used to define Code0/Code1 total waveform time</p></td>
</tr>
<tr class="row-odd"><td><p>6:3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>cr_invert_code1_high</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>1: cr_code1_high_time -&gt; cr_code1_low_time</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>cr_invert_code0_high</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>1: cr_code0_high_time -&gt; cr_code0_low_time</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>cr_gpio_tx_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable GPIO DMA OUT/GPIO DMA Latch</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg143">
<h3><span class="section-number">4.8.73. </span>gpio_cfg143<a class="headerlink" href="#gpio-cfg143" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000b00</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg143.svg" src="../_images/glb_gpio_cfg143.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>cr_gpio_tx_fer_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of gpio_tx_fer_int (GPIO DMA FIFO Underflow or Overflow)</p></td>
</tr>
<tr class="row-odd"><td><p>30</p></td>
<td><p>cr_gpio_tx_fifo_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of gpio_tx_fifo_int</p></td>
</tr>
<tr class="row-even"><td><p>29</p></td>
<td><p>cr_gpio_tx_end_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt enable of gpio_tx_end_int</p></td>
</tr>
<tr class="row-odd"><td><p>28</p></td>
<td><p>r_gpio_tx_fer_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>GPIO TX FIFO error interrupt, auto-cleared when FIFO overflow/underflow error flag is cleared</p></td>
</tr>
<tr class="row-even"><td><p>27</p></td>
<td><p>r_gpio_tx_fifo_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>GPIO TX FIFO ready (tx_fifo_cnt &gt; tx_fifo_th) interrupt, auto-cleared when data is pushed</p></td>
</tr>
<tr class="row-odd"><td><p>26</p></td>
<td><p>r_gpio_tx_end_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>GPIO TX END Interrupt (GPIO DMA FIFO Empty)</p></td>
</tr>
<tr class="row-even"><td><p>25</p></td>
<td><p>cr_gpio_tx_fer_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of gpio_tx_fer_int</p></td>
</tr>
<tr class="row-odd"><td><p>24</p></td>
<td><p>cr_gpio_tx_fifo_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of gpio_tx_fifo_int</p></td>
</tr>
<tr class="row-even"><td><p>23</p></td>
<td><p>cr_gpio_tx_end_mask</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Interrupt mask of gpio_tx_end_int</p></td>
</tr>
<tr class="row-odd"><td><p>22:16</p></td>
<td><p>cr_gpio_tx_fifo_th</p></td>
<td><p>r/w</p></td>
<td><p>7’d0</p></td>
<td><p>TX FIFO threshold, dma_tx_req will not be asserted if tx_fifo_cnt is less than this value</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>gpio_tx_fifo_cnt</p></td>
<td><p>r</p></td>
<td><p>8’d128</p></td>
<td><p>TX FIFO available count</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>7</p></td>
<td rowspan="2"><p>cr_gpio_dma_park_value</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’b0</p></td>
<td rowspan="2"><p>1: park at high level when TX FIFO empty</p>
<p>0: park at low level when TX FIFO empty</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>gpio_tx_fifo_underflow</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Underflow flag of TX FIFO, can be cleared by tx_fifo_clr</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>gpio_tx_fifo_overflow</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Overflow flag of TX FIFO, can be cleared by tx_fifo_clr</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>gpio_tx_end_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Interrupt clear of gpio_tx_end_int</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>gpio_tx_fifo_clr</p></td>
<td><p>w1c</p></td>
<td><p>1’b0</p></td>
<td><p>Clear signal of TX FIFO</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>cr_gpio_dma_out_sel_latch</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>1 : select latch format (8bit set/8bit clr) , 0 : select 16bit output value</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>cr_gpio_dma_tx_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Enable signal of dma_tx_req/ack interface</p></td>
</tr>
</tbody>
</table>
</section>
<section id="gpio-cfg144">
<h3><span class="section-number">4.8.74. </span>gpio_cfg144<a class="headerlink" href="#gpio-cfg144" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20000b04</p>
<figure class="align-center">
<img alt="../_images/glb_gpio_cfg144.svg" src="../_images/glb_gpio_cfg144.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>gpio_tx_data_to_fifo</p></td>
<td><p>w</p></td>
<td><p>x</p></td>
<td></td>
</tr>
</tbody>
</table>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="GLB.html" class="btn btn-neutral float-left" title="3. GLB" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="ADC.html" class="btn btn-neutral float-right" title="5. ADC" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>