<h1 align="center">
    üëã Hi, I'm <b>Mangaratnam Kondapalli</b>
</h1>

<h3 align="center">
    üî¨ Aspiring **VLSI Design & Verification Engineer** | B.Tech ECE (3rd Year) @ Aditya University
</h3>

<p align="center">
  <a href="https://www.linkedin.com/in/mangaratnam-kondapalli-a2aa55353/" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-Connect-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn Badge" />
  </a>
  &nbsp;
  <a href="https://github.com/Mounika2327" target="_blank">
    <img src="https://img.shields.io/badge/GitHub-Profile-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub Badge" />
  </a>
  &nbsp;
  <a href="mailto:mangaratnamkondapalli@gmail.com">
    <img src="https://img.shields.io/badge/Email-Contact%20Me-EA4335?style=for-the-badge&logo=gmail&logoColor=white" alt="Email Badge" />
  </a>
</p>

---

## üöÄ Professional Snapshot

| Metric | Details |
| :--- | :--- |
| **Current Focus** | SystemVerilog Verification, PCIe Protocol, UVM (Learning) |
| **Education** | B.Tech ECE (3rd Year) ‚Äî **CGPA: 9.16/10.0** |
| **Expertise** | RTL Design, SystemVerilog OOP, Protocol Verification (APB, AXI) |
| **Goal** | Bridging high-level design concepts to robust, verified silicon. |

---

## üõ†Ô∏è Technical Skills Stack

This section highlights the tools and languages directly relevant to a Verification/Design role.

| Category | Languages / Frameworks | Tools / Environments |
| :--- | :--- | :--- |
| **Verification** | **SystemVerilog**, UVM (*Learning*) | **Cadence Xcelium**, Git & GitHub |
| **RTL Design** | **Verilog** | **Xilinx Vivado** |
| **Programming** | C, **Python** (for scripting/automation) | MATLAB, PSpice, MS Office |
| **Protocols** | **AMBA** (APB, AXI, AHB), PCIe (*Exploring*), UART, SPI, I2C | |

---

## üß† Core Projects: AMBA Protocol Interfacing

These projects demonstrate hands-on experience in building and verifying complex digital systems.

### **1. AXI to APB Bridge**
* **Role:** Design and Verification.
* Designed a functional bridge interface for **AXI (high-performance) to APB (low-power) communication**.
* Key Focus: Implemented logic for **data synchronization, handshaking**, and minimizing **latency** during cross-protocol transfers.
* **Verification:** Employed dedicated **SystemVerilog testbenches** for full functional coverage.

### **2. APB Protocol Verification Subsystem**
* **Role:** Verification Engineer.
* Developed the **APB Protocol** test environment consisting of **1 Master and 3 Slaves**.
* **Verification:** Created **SystemVerilog testbenches** to rigorously verify all APB states and timing requirements, focusing on **Setup, Hold, and Active cycle verification**.

### **3. AHB to APB Bridge Implementation**
* **Role:** Design Implementation.
* Implemented and verified the communication logic between the **AHB** and **APB** bus protocols, enhancing understanding of the **AMBA protocol hierarchy**.
* Verified functionality using tailored SystemVerilog environments.

---

## üèÖ Certifications & Deep-Dive Training

Showcasing training in industry-standard tools and methodologies.

* **Cadence Certified:** SystemVerilog for Design & Verification v21.10
* **Cadence Certified:** Digital IC Design Fundamentals v2.0
* **Cadence Certified:** Behavioral Modeling with Verilog-AMS v24.03
* **Cisco:** C Programming Certification
* **IT Specialist:** HTML & CSS
* **IIT Bombay Spoken Tutorial:** Python, C++

---

## üìà My GitHub Activity: Black & Pink Theme üíú

<p align="center">
    <img height="180em" src="https://github-readme-stats.vercel.app/api?username=Mounika2327&show_icons=true&theme=radical&hide_border=true&count_private=true&line_height=25" />
    <img height="180em" src="https://github-readme-streak-stats.herokuapp.com/?user=Mounika2327&theme=radical&hide_border=true" />
</p>

<p align="center">
    <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Mounika2327&layout=compact&theme=radical&hide_border=true" />
</p>

---

## üåê Get in Touch

<p align="center">
    <a href="mailto:mangaratnamkondapalli@gmail.com">
        <img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" />
    </a>
    &nbsp;
    <a href="https://www.linkedin.com/in/mangaratnam-kondapalli-a2aa55353/">
        <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" />
    </a>
    &nbsp;
    <a href="https://github.com/Mounika2327">
        <img src="https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white" />
    </a>
</p>

<h3 align="center">‚≠ê *Design it. Verify it. Innovate it.* ‚≠ê</h3>
