// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// ==============================================================

extern void AESL_WRAP_memcachedPipeline (
hls::stream<struct extendedAxiWord > (&inData),
hls::stream<struct extendedAxiWord > (&outData),
hls::stream<struct memCtrlWord > (&dramValueStoreMemRdCmd),
hls::stream<ap_uint<512> > (&dramValueStoreMemRdData),
hls::stream<struct memCtrlWord > (&dramValueStoreMemWrCmd),
hls::stream<ap_uint<512> > (&dramValueStoreMemWrData),
hls::stream<struct flashMemCtrlWord > (&flashValueStoreMemRdCmd),
hls::stream<ap_uint<64> > (&flashValueStoreMemRdData),
hls::stream<struct flashMemCtrlWord > (&flashValueStoreMemWrCmd),
hls::stream<ap_uint<64> > (&flashValueStoreMemWrData),
hls::stream<ap_uint<512> > (&hashTableMemRdData),
hls::stream<struct memCtrlWord > (&hashTableMemRdCmd),
hls::stream<ap_uint<512> > (&hashTableMemWrData),
hls::stream<struct memCtrlWord > (&hashTableMemWrCmd),
hls::stream<ap_uint<32> > (&addressReturnOut),
hls::stream<ap_uint<32> > (&addressAssignDramIn),
hls::stream<ap_uint<32> > (&addressAssignFlashIn),
ap_uint<1> (&flushReq),
ap_uint<1> flushAck,
ap_uint<1> (&flushDone));
