#-----------------------------------------------------------
# Vivado v2019.2_AR72614 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 20 08:32:40 2020
# Process ID: 13404
# Current directory: /home/nicola/Documents/vivado/logs
# Command line: vivado -jvm -patch-module=java.desktop=/opt/Xilinx/Vivado/2019.2/lib/classes/AR72614/AR72614.jar
# Log file: /home/nicola/Documents/vivado/logs/vivado.log
# Journal file: /home/nicola/Documents/vivado/logs/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/nicola/Documents/vivado/LAB2_serial_manager/LAB2_serial_manager.xpr
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/tmp/desd/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/nicola/Documents/vivado/DESD/color_to_grayscale/color_to_grayscale.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {/home/nicola/Documents/vivado/LAB2_serial_manager/LAB2_serial_manager.srcs/sources_1/bd/top_bd/top_bd.bd}
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/tmp/desd/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_project
create_project color_to_grayscale /home/nicola/Documents/vivado/color_to_grayscale -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "top_bd"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/nicola/Documents/vivado/IPs [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv TimeEngineers:ip:AXI4Stream_UART:1.0 AXI4Stream_UART_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "top_bd" 
endgroup
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "top_bd" 
apply_board_connection -board_interface "usb_uart" -ip_intf "AXI4Stream_UART_0/UART" -diagram "top_bd" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aresetn]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aresetn]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/rst] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_ports reset] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aclk] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aclk]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aclk] [get_bd_pins AXI4Stream_UART_0/clk_uart]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/clk_uart] [get_bd_pins clk_wiz_0/clk_out1]
file mkdir /home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/new
close [ open /home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/new/axi4stream_divisor.vhd w ]
add_files /home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/new/axi4stream_divisor.vhd
update_compile_order -fileset sources_1
close [ open /home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/new/division_lut.vhd w ]
add_files /home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/new/division_lut.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd] -top
add_files -norecurse /home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_bd_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference axi4stream_divisor axi4stream_divisor_0
connect_bd_intf_net [get_bd_intf_pins axi4stream_divisor_0/m_axis] [get_bd_intf_pins AXI4Stream_UART_0/S00_AXIS_TX]
connect_bd_intf_net [get_bd_intf_pins AXI4Stream_UART_0/M00_AXIS_RX] [get_bd_intf_pins axi4stream_divisor_0/s_axis]
connect_bd_net [get_bd_pins axi4stream_divisor_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
update_module_reference top_bd_axi4stream_divisor_0_0
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins axi4stream_divisor_0/resetn] [get_bd_pins util_vector_logic_0/Res]
regenerate_bd_layout
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.runs/impl_1/top_bd_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.runs/impl_1/top_bd_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd}
startgroup
set_property -dict [list CONFIG.DIVISOR {5}] [get_bd_cells axi4stream_divisor_0]
endgroup
save_bd_design
reset_run synth_1
reset_run top_bd_axi4stream_divisor_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference top_bd_axi4stream_divisor_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.runs/impl_1/top_bd_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd}
startgroup
set_property -dict [list CONFIG.DIVISOR {3}] [get_bd_cells axi4stream_divisor_0]
endgroup
save_bd_design
reset_run synth_1
reset_run top_bd_axi4stream_divisor_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd}
report_utilization -name utilization_1
current_design synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd]
refresh_design
open_bd_design {/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd}
regenerate_bd_layout
archive_project /tmp/color_to_grayscale.xpr.zip -force -include_local_ip_cache -include_config_settings
