<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="3815pt" height="638pt"
 viewBox="0.00 0.00 3814.92 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-634 3810.92,-634 3810.92,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 3784,-8 3784,-8 3790,-8 3796,-14 3796,-20 3796,-20 3796,-610 3796,-610 3796,-616 3790,-622 3784,-622 3784,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1902" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1902" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:4294967296&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 3776,-16 3776,-16 3782,-16 3788,-22 3788,-28 3788,-28 3788,-564 3788,-564 3788,-570 3782,-576 3776,-576 3776,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1902" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1902" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decoder=system.cpu0.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2952,-24C2952,-24 3766,-24 3766,-24 3772,-24 3778,-30 3778,-36 3778,-36 3778,-334 3778,-334 3778,-340 3772,-346 3766,-346 3766,-346 2952,-346 2952,-346 2946,-346 2940,-340 2940,-334 2940,-334 2940,-36 2940,-36 2940,-30 2946,-24 2952,-24"/>
<text text-anchor="middle" x="3359" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="3359" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;dtb_walker=system.cpu0.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb&#10;itb_walker=system.cpu0.mmu.itb_walker&#10;&#13;elease_se=system.cpu0.isa.release_se&#10;stage2_dtb=system.cpu0.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu0.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu0.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu0.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M3164,-155C3164,-155 3758,-155 3758,-155 3764,-155 3770,-161 3770,-167 3770,-167 3770,-288 3770,-288 3770,-294 3764,-300 3758,-300 3758,-300 3164,-300 3164,-300 3158,-300 3152,-294 3152,-288 3152,-288 3152,-167 3152,-167 3152,-161 3158,-155 3164,-155"/>
<text text-anchor="middle" x="3461" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3461" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3651,-163C3651,-163 3750,-163 3750,-163 3756,-163 3762,-169 3762,-175 3762,-175 3762,-242 3762,-242 3762,-248 3756,-254 3750,-254 3750,-254 3651,-254 3651,-254 3645,-254 3639,-248 3639,-242 3639,-242 3639,-175 3639,-175 3639,-169 3645,-163 3651,-163"/>
<text text-anchor="middle" x="3700.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="3700.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust13"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3520,-163C3520,-163 3619,-163 3619,-163 3625,-163 3631,-169 3631,-175 3631,-175 3631,-242 3631,-242 3631,-248 3625,-254 3619,-254 3619,-254 3520,-254 3520,-254 3514,-254 3508,-248 3508,-242 3508,-242 3508,-175 3508,-175 3508,-169 3514,-163 3520,-163"/>
<text text-anchor="middle" x="3569.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="3569.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust15" class="cluster">
<title>cluster_system_cpu0_mmu_stage2_itb_walker</title>
<g id="a_clust15"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3346,-163C3346,-163 3488,-163 3488,-163 3494,-163 3500,-169 3500,-175 3500,-175 3500,-242 3500,-242 3500,-248 3494,-254 3488,-254 3488,-254 3346,-254 3346,-254 3340,-254 3334,-248 3334,-242 3334,-242 3334,-175 3334,-175 3334,-169 3340,-163 3346,-163"/>
<text text-anchor="middle" x="3417" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="3417" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_system_cpu0_mmu_stage2_dtb_walker</title>
<g id="a_clust17"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3172,-163C3172,-163 3314,-163 3314,-163 3320,-163 3326,-169 3326,-175 3326,-175 3326,-242 3326,-242 3326,-248 3320,-254 3314,-254 3314,-254 3172,-254 3172,-254 3166,-254 3160,-248 3160,-242 3160,-242 3160,-175 3160,-175 3160,-169 3166,-163 3172,-163"/>
<text text-anchor="middle" x="3243" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="3243" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust25" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust25"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3375,-32C3375,-32 3537,-32 3537,-32 3543,-32 3549,-38 3549,-44 3549,-44 3549,-111 3549,-111 3549,-117 3543,-123 3537,-123 3537,-123 3375,-123 3375,-123 3369,-123 3363,-117 3363,-111 3363,-111 3363,-44 3363,-44 3363,-38 3369,-32 3375,-32"/>
<text text-anchor="middle" x="3456" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3456" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust31" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust31"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=4096&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2960,-32C2960,-32 3122,-32 3122,-32 3128,-32 3134,-38 3134,-44 3134,-44 3134,-111 3134,-111 3134,-117 3128,-123 3122,-123 3122,-123 2960,-123 2960,-123 2954,-123 2948,-117 2948,-111 2948,-111 2948,-44 2948,-44 2948,-38 2954,-32 2960,-32"/>
<text text-anchor="middle" x="3041" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3041" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust38" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust38"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=1&#10;decoder=system.cpu1.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M322,-24C322,-24 1136,-24 1136,-24 1142,-24 1148,-30 1148,-36 1148,-36 1148,-334 1148,-334 1148,-340 1142,-346 1136,-346 1136,-346 322,-346 322,-346 316,-346 310,-340 310,-334 310,-334 310,-36 310,-36 310,-30 316,-24 322,-24"/>
<text text-anchor="middle" x="729" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="729" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust39" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust39"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;dtb_walker=system.cpu1.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb&#10;itb_walker=system.cpu1.mmu.itb_walker&#10;&#13;elease_se=system.cpu1.isa.release_se&#10;stage2_dtb=system.cpu1.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu1.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu1.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu1.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M534,-155C534,-155 1128,-155 1128,-155 1134,-155 1140,-161 1140,-167 1140,-167 1140,-288 1140,-288 1140,-294 1134,-300 1128,-300 1128,-300 534,-300 534,-300 528,-300 522,-294 522,-288 522,-288 522,-167 522,-167 522,-161 528,-155 534,-155"/>
<text text-anchor="middle" x="831" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="831" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust45" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust45"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1021,-163C1021,-163 1120,-163 1120,-163 1126,-163 1132,-169 1132,-175 1132,-175 1132,-242 1132,-242 1132,-248 1126,-254 1120,-254 1120,-254 1021,-254 1021,-254 1015,-254 1009,-248 1009,-242 1009,-242 1009,-175 1009,-175 1009,-169 1015,-163 1021,-163"/>
<text text-anchor="middle" x="1070.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1070.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust47" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust47"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M890,-163C890,-163 989,-163 989,-163 995,-163 1001,-169 1001,-175 1001,-175 1001,-242 1001,-242 1001,-248 995,-254 989,-254 989,-254 890,-254 890,-254 884,-254 878,-248 878,-242 878,-242 878,-175 878,-175 878,-169 884,-163 890,-163"/>
<text text-anchor="middle" x="939.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="939.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust49" class="cluster">
<title>cluster_system_cpu1_mmu_stage2_itb_walker</title>
<g id="a_clust49"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M716,-163C716,-163 858,-163 858,-163 864,-163 870,-169 870,-175 870,-175 870,-242 870,-242 870,-248 864,-254 858,-254 858,-254 716,-254 716,-254 710,-254 704,-248 704,-242 704,-242 704,-175 704,-175 704,-169 710,-163 716,-163"/>
<text text-anchor="middle" x="787" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="787" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust51" class="cluster">
<title>cluster_system_cpu1_mmu_stage2_dtb_walker</title>
<g id="a_clust51"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M542,-163C542,-163 684,-163 684,-163 690,-163 696,-169 696,-175 696,-175 696,-242 696,-242 696,-248 690,-254 684,-254 684,-254 542,-254 542,-254 536,-254 530,-248 530,-242 530,-242 530,-175 530,-175 530,-169 536,-163 542,-163"/>
<text text-anchor="middle" x="613" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="613" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust58" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust58"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M551,-32C551,-32 713,-32 713,-32 719,-32 725,-38 725,-44 725,-44 725,-111 725,-111 725,-117 719,-123 713,-123 713,-123 551,-123 551,-123 545,-123 539,-117 539,-111 539,-111 539,-44 539,-44 539,-38 545,-32 551,-32"/>
<text text-anchor="middle" x="632" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="632" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust64" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust64"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=4096&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M855,-32C855,-32 1017,-32 1017,-32 1023,-32 1029,-38 1029,-44 1029,-44 1029,-111 1029,-111 1029,-117 1023,-123 1017,-123 1017,-123 855,-123 855,-123 849,-123 843,-117 843,-111 843,-111 843,-44 843,-44 843,-38 849,-32 855,-32"/>
<text text-anchor="middle" x="936" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="936" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust71" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust71"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=2&#10;decoder=system.cpu2.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1192,-24C1192,-24 2006,-24 2006,-24 2012,-24 2018,-30 2018,-36 2018,-36 2018,-334 2018,-334 2018,-340 2012,-346 2006,-346 2006,-346 1192,-346 1192,-346 1186,-346 1180,-340 1180,-334 1180,-334 1180,-36 1180,-36 1180,-30 1186,-24 1192,-24"/>
<text text-anchor="middle" x="1599" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="1599" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust72" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust72"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;dtb_walker=system.cpu2.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb&#10;itb_walker=system.cpu2.mmu.itb_walker&#10;&#13;elease_se=system.cpu2.isa.release_se&#10;stage2_dtb=system.cpu2.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu2.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu2.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu2.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M1404,-155C1404,-155 1998,-155 1998,-155 2004,-155 2010,-161 2010,-167 2010,-167 2010,-288 2010,-288 2010,-294 2004,-300 1998,-300 1998,-300 1404,-300 1404,-300 1398,-300 1392,-294 1392,-288 1392,-288 1392,-167 1392,-167 1392,-161 1398,-155 1404,-155"/>
<text text-anchor="middle" x="1701" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1701" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust78" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust78"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1891,-163C1891,-163 1990,-163 1990,-163 1996,-163 2002,-169 2002,-175 2002,-175 2002,-242 2002,-242 2002,-248 1996,-254 1990,-254 1990,-254 1891,-254 1891,-254 1885,-254 1879,-248 1879,-242 1879,-242 1879,-175 1879,-175 1879,-169 1885,-163 1891,-163"/>
<text text-anchor="middle" x="1940.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1940.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust80" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust80"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1760,-163C1760,-163 1859,-163 1859,-163 1865,-163 1871,-169 1871,-175 1871,-175 1871,-242 1871,-242 1871,-248 1865,-254 1859,-254 1859,-254 1760,-254 1760,-254 1754,-254 1748,-248 1748,-242 1748,-242 1748,-175 1748,-175 1748,-169 1754,-163 1760,-163"/>
<text text-anchor="middle" x="1809.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="1809.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust82" class="cluster">
<title>cluster_system_cpu2_mmu_stage2_itb_walker</title>
<g id="a_clust82"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1586,-163C1586,-163 1728,-163 1728,-163 1734,-163 1740,-169 1740,-175 1740,-175 1740,-242 1740,-242 1740,-248 1734,-254 1728,-254 1728,-254 1586,-254 1586,-254 1580,-254 1574,-248 1574,-242 1574,-242 1574,-175 1574,-175 1574,-169 1580,-163 1586,-163"/>
<text text-anchor="middle" x="1657" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="1657" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust84" class="cluster">
<title>cluster_system_cpu2_mmu_stage2_dtb_walker</title>
<g id="a_clust84"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1412,-163C1412,-163 1554,-163 1554,-163 1560,-163 1566,-169 1566,-175 1566,-175 1566,-242 1566,-242 1566,-248 1560,-254 1554,-254 1554,-254 1412,-254 1412,-254 1406,-254 1400,-248 1400,-242 1400,-242 1400,-175 1400,-175 1400,-169 1406,-163 1412,-163"/>
<text text-anchor="middle" x="1483" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="1483" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust91" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust91"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1421,-32C1421,-32 1583,-32 1583,-32 1589,-32 1595,-38 1595,-44 1595,-44 1595,-111 1595,-111 1595,-117 1589,-123 1583,-123 1583,-123 1421,-123 1421,-123 1415,-123 1409,-117 1409,-111 1409,-111 1409,-44 1409,-44 1409,-38 1415,-32 1421,-32"/>
<text text-anchor="middle" x="1502" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1502" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust97"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=4096&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1725,-32C1725,-32 1887,-32 1887,-32 1893,-32 1899,-38 1899,-44 1899,-44 1899,-111 1899,-111 1899,-117 1893,-123 1887,-123 1887,-123 1725,-123 1725,-123 1719,-123 1713,-117 1713,-111 1713,-111 1713,-44 1713,-44 1713,-38 1719,-32 1725,-32"/>
<text text-anchor="middle" x="1806" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1806" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust104"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=3&#10;decoder=system.cpu3.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2062,-24C2062,-24 2876,-24 2876,-24 2882,-24 2888,-30 2888,-36 2888,-36 2888,-334 2888,-334 2888,-340 2882,-346 2876,-346 2876,-346 2062,-346 2062,-346 2056,-346 2050,-340 2050,-334 2050,-334 2050,-36 2050,-36 2050,-30 2056,-24 2062,-24"/>
<text text-anchor="middle" x="2469" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="2469" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust105"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;dtb_walker=system.cpu3.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb&#10;itb_walker=system.cpu3.mmu.itb_walker&#10;&#13;elease_se=system.cpu3.isa.release_se&#10;stage2_dtb=system.cpu3.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu3.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu3.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu3.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M2274,-155C2274,-155 2868,-155 2868,-155 2874,-155 2880,-161 2880,-167 2880,-167 2880,-288 2880,-288 2880,-294 2874,-300 2868,-300 2868,-300 2274,-300 2274,-300 2268,-300 2262,-294 2262,-288 2262,-288 2262,-167 2262,-167 2262,-161 2268,-155 2274,-155"/>
<text text-anchor="middle" x="2571" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2571" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust111" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust111"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2761,-163C2761,-163 2860,-163 2860,-163 2866,-163 2872,-169 2872,-175 2872,-175 2872,-242 2872,-242 2872,-248 2866,-254 2860,-254 2860,-254 2761,-254 2761,-254 2755,-254 2749,-248 2749,-242 2749,-242 2749,-175 2749,-175 2749,-169 2755,-163 2761,-163"/>
<text text-anchor="middle" x="2810.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="2810.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust113" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust113"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2630,-163C2630,-163 2729,-163 2729,-163 2735,-163 2741,-169 2741,-175 2741,-175 2741,-242 2741,-242 2741,-248 2735,-254 2729,-254 2729,-254 2630,-254 2630,-254 2624,-254 2618,-248 2618,-242 2618,-242 2618,-175 2618,-175 2618,-169 2624,-163 2630,-163"/>
<text text-anchor="middle" x="2679.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="2679.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_system_cpu3_mmu_stage2_itb_walker</title>
<g id="a_clust115"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2456,-163C2456,-163 2598,-163 2598,-163 2604,-163 2610,-169 2610,-175 2610,-175 2610,-242 2610,-242 2610,-248 2604,-254 2598,-254 2598,-254 2456,-254 2456,-254 2450,-254 2444,-248 2444,-242 2444,-242 2444,-175 2444,-175 2444,-169 2450,-163 2456,-163"/>
<text text-anchor="middle" x="2527" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="2527" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust117" class="cluster">
<title>cluster_system_cpu3_mmu_stage2_dtb_walker</title>
<g id="a_clust117"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2282,-163C2282,-163 2424,-163 2424,-163 2430,-163 2436,-169 2436,-175 2436,-175 2436,-242 2436,-242 2436,-248 2430,-254 2424,-254 2424,-254 2282,-254 2282,-254 2276,-254 2270,-248 2270,-242 2270,-242 2270,-175 2270,-175 2270,-169 2276,-163 2282,-163"/>
<text text-anchor="middle" x="2353" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="2353" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust124"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2291,-32C2291,-32 2453,-32 2453,-32 2459,-32 2465,-38 2465,-44 2465,-44 2465,-111 2465,-111 2465,-117 2459,-123 2453,-123 2453,-123 2291,-123 2291,-123 2285,-123 2279,-117 2279,-111 2279,-111 2279,-44 2279,-44 2279,-38 2285,-32 2291,-32"/>
<text text-anchor="middle" x="2372" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2372" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust130"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=4096&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2595,-32C2595,-32 2757,-32 2757,-32 2763,-32 2769,-38 2769,-44 2769,-44 2769,-111 2769,-111 2769,-117 2763,-123 2757,-123 2757,-123 2595,-123 2595,-123 2589,-123 2583,-117 2583,-111 2583,-111 2583,-44 2583,-44 2583,-38 2589,-32 2595,-32"/>
<text text-anchor="middle" x="2676" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2676" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust141" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust141"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-354C36,-354 272,-354 272,-354 278,-354 284,-360 284,-366 284,-366 284,-433 284,-433 284,-439 278,-445 272,-445 272,-445 36,-445 36,-445 30,-445 24,-439 24,-433 24,-433 24,-366 24,-366 24,-360 30,-354 36,-354"/>
<text text-anchor="middle" x="154" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust144" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust144"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M128,-163C128,-163 290,-163 290,-163 296,-163 302,-169 302,-175 302,-175 302,-242 302,-242 302,-248 296,-254 290,-254 290,-254 128,-254 128,-254 122,-254 116,-248 116,-242 116,-242 116,-175 116,-175 116,-169 122,-163 128,-163"/>
<text text-anchor="middle" x="209" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="209" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust150" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust150"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1853,-354C1853,-354 2089,-354 2089,-354 2095,-354 2101,-360 2101,-366 2101,-366 2101,-433 2101,-433 2101,-439 2095,-445 2089,-445 2089,-445 1853,-445 1853,-445 1847,-445 1841,-439 1841,-433 1841,-433 1841,-366 1841,-366 1841,-360 1847,-354 1853,-354"/>
<text text-anchor="middle" x="1971" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1971" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust153" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust153"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 96,-163 96,-163 102,-163 108,-169 108,-175 108,-175 108,-242 108,-242 108,-248 102,-254 96,-254 96,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="66" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="66" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M188.5,-493.5C188.5,-493.5 255.5,-493.5 255.5,-493.5 261.5,-493.5 267.5,-499.5 267.5,-505.5 267.5,-505.5 267.5,-517.5 267.5,-517.5 267.5,-523.5 261.5,-529.5 255.5,-529.5 255.5,-529.5 188.5,-529.5 188.5,-529.5 182.5,-529.5 176.5,-523.5 176.5,-517.5 176.5,-517.5 176.5,-505.5 176.5,-505.5 176.5,-499.5 182.5,-493.5 188.5,-493.5"/>
<text text-anchor="middle" x="222" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node42" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M180,-362.5C180,-362.5 264,-362.5 264,-362.5 270,-362.5 276,-368.5 276,-374.5 276,-374.5 276,-386.5 276,-386.5 276,-392.5 270,-398.5 264,-398.5 264,-398.5 180,-398.5 180,-398.5 174,-398.5 168,-392.5 168,-386.5 168,-386.5 168,-374.5 168,-374.5 168,-368.5 174,-362.5 180,-362.5"/>
<text text-anchor="middle" x="222" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-493.37C222,-471.78 222,-434.41 222,-408.85"/>
<polygon fill="black" stroke="black" points="225.5,-408.7 222,-398.7 218.5,-408.7 225.5,-408.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3070,-171.5C3070,-171.5 3132,-171.5 3132,-171.5 3138,-171.5 3144,-177.5 3144,-183.5 3144,-183.5 3144,-195.5 3144,-195.5 3144,-201.5 3138,-207.5 3132,-207.5 3132,-207.5 3070,-207.5 3070,-207.5 3064,-207.5 3058,-201.5 3058,-195.5 3058,-195.5 3058,-183.5 3058,-183.5 3058,-177.5 3064,-171.5 3070,-171.5"/>
<text text-anchor="middle" x="3101" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3383.5,-40.5C3383.5,-40.5 3430.5,-40.5 3430.5,-40.5 3436.5,-40.5 3442.5,-46.5 3442.5,-52.5 3442.5,-52.5 3442.5,-64.5 3442.5,-64.5 3442.5,-70.5 3436.5,-76.5 3430.5,-76.5 3430.5,-76.5 3383.5,-76.5 3383.5,-76.5 3377.5,-76.5 3371.5,-70.5 3371.5,-64.5 3371.5,-64.5 3371.5,-52.5 3371.5,-52.5 3371.5,-46.5 3377.5,-40.5 3383.5,-40.5"/>
<text text-anchor="middle" x="3407" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3126.75,-171.48C3135.79,-165.86 3146.16,-159.82 3156,-155 3225.48,-120.98 3310.35,-90.94 3361.46,-74.01"/>
<polygon fill="black" stroke="black" points="3362.81,-77.25 3371.22,-70.8 3360.63,-70.6 3362.81,-77.25"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2960.5,-171.5C2960.5,-171.5 3027.5,-171.5 3027.5,-171.5 3033.5,-171.5 3039.5,-177.5 3039.5,-183.5 3039.5,-183.5 3039.5,-195.5 3039.5,-195.5 3039.5,-201.5 3033.5,-207.5 3027.5,-207.5 3027.5,-207.5 2960.5,-207.5 2960.5,-207.5 2954.5,-207.5 2948.5,-201.5 2948.5,-195.5 2948.5,-195.5 2948.5,-183.5 2948.5,-183.5 2948.5,-177.5 2954.5,-171.5 2960.5,-171.5"/>
<text text-anchor="middle" x="2994" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3066.5,-40.5C3066.5,-40.5 3113.5,-40.5 3113.5,-40.5 3119.5,-40.5 3125.5,-46.5 3125.5,-52.5 3125.5,-52.5 3125.5,-64.5 3125.5,-64.5 3125.5,-70.5 3119.5,-76.5 3113.5,-76.5 3113.5,-76.5 3066.5,-76.5 3066.5,-76.5 3060.5,-76.5 3054.5,-70.5 3054.5,-64.5 3054.5,-64.5 3054.5,-52.5 3054.5,-52.5 3054.5,-46.5 3060.5,-40.5 3066.5,-40.5"/>
<text text-anchor="middle" x="3090" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3007.64,-171.42C3018.03,-158.3 3032.62,-139.66 3045,-123 3054.18,-110.64 3064.11,-96.7 3072.29,-85.04"/>
<polygon fill="black" stroke="black" points="3075.31,-86.83 3078.17,-76.63 3069.58,-82.82 3075.31,-86.83"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3659,-171.5C3659,-171.5 3689,-171.5 3689,-171.5 3695,-171.5 3701,-177.5 3701,-183.5 3701,-183.5 3701,-195.5 3701,-195.5 3701,-201.5 3695,-207.5 3689,-207.5 3689,-207.5 3659,-207.5 3659,-207.5 3653,-207.5 3647,-201.5 3647,-195.5 3647,-195.5 3647,-183.5 3647,-183.5 3647,-177.5 3653,-171.5 3659,-171.5"/>
<text text-anchor="middle" x="3674" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3528,-171.5C3528,-171.5 3558,-171.5 3558,-171.5 3564,-171.5 3570,-177.5 3570,-183.5 3570,-183.5 3570,-195.5 3570,-195.5 3570,-201.5 3564,-207.5 3558,-207.5 3558,-207.5 3528,-207.5 3528,-207.5 3522,-207.5 3516,-201.5 3516,-195.5 3516,-195.5 3516,-183.5 3516,-183.5 3516,-177.5 3522,-171.5 3528,-171.5"/>
<text text-anchor="middle" x="3543" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_mmu_stage2_itb_walker_port -->
<g id="node6" class="node">
<title>system_cpu0_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3354,-171.5C3354,-171.5 3384,-171.5 3384,-171.5 3390,-171.5 3396,-177.5 3396,-183.5 3396,-183.5 3396,-195.5 3396,-195.5 3396,-201.5 3390,-207.5 3384,-207.5 3384,-207.5 3354,-207.5 3354,-207.5 3348,-207.5 3342,-201.5 3342,-195.5 3342,-195.5 3342,-183.5 3342,-183.5 3342,-177.5 3348,-171.5 3354,-171.5"/>
<text text-anchor="middle" x="3369" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_mmu_stage2_dtb_walker_port -->
<g id="node7" class="node">
<title>system_cpu0_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3180,-171.5C3180,-171.5 3210,-171.5 3210,-171.5 3216,-171.5 3222,-177.5 3222,-183.5 3222,-183.5 3222,-195.5 3222,-195.5 3222,-201.5 3216,-207.5 3210,-207.5 3210,-207.5 3180,-207.5 3180,-207.5 3174,-207.5 3168,-201.5 3168,-195.5 3168,-195.5 3168,-183.5 3168,-183.5 3168,-177.5 3174,-171.5 3180,-171.5"/>
<text text-anchor="middle" x="3195" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3473,-40.5C3473,-40.5 3529,-40.5 3529,-40.5 3535,-40.5 3541,-46.5 3541,-52.5 3541,-52.5 3541,-64.5 3541,-64.5 3541,-70.5 3535,-76.5 3529,-76.5 3529,-76.5 3473,-76.5 3473,-76.5 3467,-76.5 3461,-70.5 3461,-64.5 3461,-64.5 3461,-52.5 3461,-52.5 3461,-46.5 3467,-40.5 3473,-40.5"/>
<text text-anchor="middle" x="3501" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2968,-40.5C2968,-40.5 3024,-40.5 3024,-40.5 3030,-40.5 3036,-46.5 3036,-52.5 3036,-52.5 3036,-64.5 3036,-64.5 3036,-70.5 3030,-76.5 3024,-76.5 3024,-76.5 2968,-76.5 2968,-76.5 2962,-76.5 2956,-70.5 2956,-64.5 2956,-64.5 2956,-52.5 2956,-52.5 2956,-46.5 2962,-40.5 2968,-40.5"/>
<text text-anchor="middle" x="2996" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node12" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M330,-171.5C330,-171.5 392,-171.5 392,-171.5 398,-171.5 404,-177.5 404,-183.5 404,-183.5 404,-195.5 404,-195.5 404,-201.5 398,-207.5 392,-207.5 392,-207.5 330,-207.5 330,-207.5 324,-207.5 318,-201.5 318,-195.5 318,-195.5 318,-183.5 318,-183.5 318,-177.5 324,-171.5 330,-171.5"/>
<text text-anchor="middle" x="361" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node18" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M559.5,-40.5C559.5,-40.5 606.5,-40.5 606.5,-40.5 612.5,-40.5 618.5,-46.5 618.5,-52.5 618.5,-52.5 618.5,-64.5 618.5,-64.5 618.5,-70.5 612.5,-76.5 606.5,-76.5 606.5,-76.5 559.5,-76.5 559.5,-76.5 553.5,-76.5 547.5,-70.5 547.5,-64.5 547.5,-64.5 547.5,-52.5 547.5,-52.5 547.5,-46.5 553.5,-40.5 559.5,-40.5"/>
<text text-anchor="middle" x="583" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M387.53,-171.37C395.94,-166.04 405.31,-160.2 414,-155 457.54,-128.96 508.32,-100.52 542.76,-81.51"/>
<polygon fill="black" stroke="black" points="544.52,-84.54 551.59,-76.64 541.14,-78.4 544.52,-84.54"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node13" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M434.5,-171.5C434.5,-171.5 501.5,-171.5 501.5,-171.5 507.5,-171.5 513.5,-177.5 513.5,-183.5 513.5,-183.5 513.5,-195.5 513.5,-195.5 513.5,-201.5 507.5,-207.5 501.5,-207.5 501.5,-207.5 434.5,-207.5 434.5,-207.5 428.5,-207.5 422.5,-201.5 422.5,-195.5 422.5,-195.5 422.5,-183.5 422.5,-183.5 422.5,-177.5 428.5,-171.5 434.5,-171.5"/>
<text text-anchor="middle" x="468" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node20" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M863.5,-40.5C863.5,-40.5 910.5,-40.5 910.5,-40.5 916.5,-40.5 922.5,-46.5 922.5,-52.5 922.5,-52.5 922.5,-64.5 922.5,-64.5 922.5,-70.5 916.5,-76.5 910.5,-76.5 910.5,-76.5 863.5,-76.5 863.5,-76.5 857.5,-76.5 851.5,-70.5 851.5,-64.5 851.5,-64.5 851.5,-52.5 851.5,-52.5 851.5,-46.5 857.5,-40.5 863.5,-40.5"/>
<text text-anchor="middle" x="887" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M493,-171.36C502.89,-165.32 514.6,-159.03 526,-155 612.11,-124.54 640.95,-147.3 729,-123 768.26,-112.17 811.01,-94.61 842.14,-80.7"/>
<polygon fill="black" stroke="black" points="843.73,-83.81 851.41,-76.51 840.85,-77.44 843.73,-83.81"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node14" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1082,-171.5C1082,-171.5 1112,-171.5 1112,-171.5 1118,-171.5 1124,-177.5 1124,-183.5 1124,-183.5 1124,-195.5 1124,-195.5 1124,-201.5 1118,-207.5 1112,-207.5 1112,-207.5 1082,-207.5 1082,-207.5 1076,-207.5 1070,-201.5 1070,-195.5 1070,-195.5 1070,-183.5 1070,-183.5 1070,-177.5 1076,-171.5 1082,-171.5"/>
<text text-anchor="middle" x="1097" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node15" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M951,-171.5C951,-171.5 981,-171.5 981,-171.5 987,-171.5 993,-177.5 993,-183.5 993,-183.5 993,-195.5 993,-195.5 993,-201.5 987,-207.5 981,-207.5 981,-207.5 951,-207.5 951,-207.5 945,-207.5 939,-201.5 939,-195.5 939,-195.5 939,-183.5 939,-183.5 939,-177.5 945,-171.5 951,-171.5"/>
<text text-anchor="middle" x="966" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_mmu_stage2_itb_walker_port -->
<g id="node16" class="node">
<title>system_cpu1_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M820,-171.5C820,-171.5 850,-171.5 850,-171.5 856,-171.5 862,-177.5 862,-183.5 862,-183.5 862,-195.5 862,-195.5 862,-201.5 856,-207.5 850,-207.5 850,-207.5 820,-207.5 820,-207.5 814,-207.5 808,-201.5 808,-195.5 808,-195.5 808,-183.5 808,-183.5 808,-177.5 814,-171.5 820,-171.5"/>
<text text-anchor="middle" x="835" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_mmu_stage2_dtb_walker_port -->
<g id="node17" class="node">
<title>system_cpu1_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M646,-171.5C646,-171.5 676,-171.5 676,-171.5 682,-171.5 688,-177.5 688,-183.5 688,-183.5 688,-195.5 688,-195.5 688,-201.5 682,-207.5 676,-207.5 676,-207.5 646,-207.5 646,-207.5 640,-207.5 634,-201.5 634,-195.5 634,-195.5 634,-183.5 634,-183.5 634,-177.5 640,-171.5 646,-171.5"/>
<text text-anchor="middle" x="661" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node19" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M649,-40.5C649,-40.5 705,-40.5 705,-40.5 711,-40.5 717,-46.5 717,-52.5 717,-52.5 717,-64.5 717,-64.5 717,-70.5 711,-76.5 705,-76.5 705,-76.5 649,-76.5 649,-76.5 643,-76.5 637,-70.5 637,-64.5 637,-64.5 637,-52.5 637,-52.5 637,-46.5 643,-40.5 649,-40.5"/>
<text text-anchor="middle" x="677" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node21" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M953,-40.5C953,-40.5 1009,-40.5 1009,-40.5 1015,-40.5 1021,-46.5 1021,-52.5 1021,-52.5 1021,-64.5 1021,-64.5 1021,-70.5 1015,-76.5 1009,-76.5 1009,-76.5 953,-76.5 953,-76.5 947,-76.5 941,-70.5 941,-64.5 941,-64.5 941,-52.5 941,-52.5 941,-46.5 947,-40.5 953,-40.5"/>
<text text-anchor="middle" x="981" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node22" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1200,-171.5C1200,-171.5 1262,-171.5 1262,-171.5 1268,-171.5 1274,-177.5 1274,-183.5 1274,-183.5 1274,-195.5 1274,-195.5 1274,-201.5 1268,-207.5 1262,-207.5 1262,-207.5 1200,-207.5 1200,-207.5 1194,-207.5 1188,-201.5 1188,-195.5 1188,-195.5 1188,-183.5 1188,-183.5 1188,-177.5 1194,-171.5 1200,-171.5"/>
<text text-anchor="middle" x="1231" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node28" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1429.5,-40.5C1429.5,-40.5 1476.5,-40.5 1476.5,-40.5 1482.5,-40.5 1488.5,-46.5 1488.5,-52.5 1488.5,-52.5 1488.5,-64.5 1488.5,-64.5 1488.5,-70.5 1482.5,-76.5 1476.5,-76.5 1476.5,-76.5 1429.5,-76.5 1429.5,-76.5 1423.5,-76.5 1417.5,-70.5 1417.5,-64.5 1417.5,-64.5 1417.5,-52.5 1417.5,-52.5 1417.5,-46.5 1423.5,-40.5 1429.5,-40.5"/>
<text text-anchor="middle" x="1453" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1257.53,-171.37C1265.94,-166.04 1275.31,-160.2 1284,-155 1327.54,-128.96 1378.32,-100.52 1412.76,-81.51"/>
<polygon fill="black" stroke="black" points="1414.52,-84.54 1421.59,-76.64 1411.14,-78.4 1414.52,-84.54"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node23" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1304.5,-171.5C1304.5,-171.5 1371.5,-171.5 1371.5,-171.5 1377.5,-171.5 1383.5,-177.5 1383.5,-183.5 1383.5,-183.5 1383.5,-195.5 1383.5,-195.5 1383.5,-201.5 1377.5,-207.5 1371.5,-207.5 1371.5,-207.5 1304.5,-207.5 1304.5,-207.5 1298.5,-207.5 1292.5,-201.5 1292.5,-195.5 1292.5,-195.5 1292.5,-183.5 1292.5,-183.5 1292.5,-177.5 1298.5,-171.5 1304.5,-171.5"/>
<text text-anchor="middle" x="1338" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node30" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1733.5,-40.5C1733.5,-40.5 1780.5,-40.5 1780.5,-40.5 1786.5,-40.5 1792.5,-46.5 1792.5,-52.5 1792.5,-52.5 1792.5,-64.5 1792.5,-64.5 1792.5,-70.5 1786.5,-76.5 1780.5,-76.5 1780.5,-76.5 1733.5,-76.5 1733.5,-76.5 1727.5,-76.5 1721.5,-70.5 1721.5,-64.5 1721.5,-64.5 1721.5,-52.5 1721.5,-52.5 1721.5,-46.5 1727.5,-40.5 1733.5,-40.5"/>
<text text-anchor="middle" x="1757" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1363,-171.36C1372.89,-165.32 1384.6,-159.03 1396,-155 1482.11,-124.54 1510.95,-147.3 1599,-123 1638.26,-112.17 1681.01,-94.61 1712.14,-80.7"/>
<polygon fill="black" stroke="black" points="1713.73,-83.81 1721.41,-76.51 1710.85,-77.44 1713.73,-83.81"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node24" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1952,-171.5C1952,-171.5 1982,-171.5 1982,-171.5 1988,-171.5 1994,-177.5 1994,-183.5 1994,-183.5 1994,-195.5 1994,-195.5 1994,-201.5 1988,-207.5 1982,-207.5 1982,-207.5 1952,-207.5 1952,-207.5 1946,-207.5 1940,-201.5 1940,-195.5 1940,-195.5 1940,-183.5 1940,-183.5 1940,-177.5 1946,-171.5 1952,-171.5"/>
<text text-anchor="middle" x="1967" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node25" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1821,-171.5C1821,-171.5 1851,-171.5 1851,-171.5 1857,-171.5 1863,-177.5 1863,-183.5 1863,-183.5 1863,-195.5 1863,-195.5 1863,-201.5 1857,-207.5 1851,-207.5 1851,-207.5 1821,-207.5 1821,-207.5 1815,-207.5 1809,-201.5 1809,-195.5 1809,-195.5 1809,-183.5 1809,-183.5 1809,-177.5 1815,-171.5 1821,-171.5"/>
<text text-anchor="middle" x="1836" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_mmu_stage2_itb_walker_port -->
<g id="node26" class="node">
<title>system_cpu2_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1690,-171.5C1690,-171.5 1720,-171.5 1720,-171.5 1726,-171.5 1732,-177.5 1732,-183.5 1732,-183.5 1732,-195.5 1732,-195.5 1732,-201.5 1726,-207.5 1720,-207.5 1720,-207.5 1690,-207.5 1690,-207.5 1684,-207.5 1678,-201.5 1678,-195.5 1678,-195.5 1678,-183.5 1678,-183.5 1678,-177.5 1684,-171.5 1690,-171.5"/>
<text text-anchor="middle" x="1705" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_mmu_stage2_dtb_walker_port -->
<g id="node27" class="node">
<title>system_cpu2_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1516,-171.5C1516,-171.5 1546,-171.5 1546,-171.5 1552,-171.5 1558,-177.5 1558,-183.5 1558,-183.5 1558,-195.5 1558,-195.5 1558,-201.5 1552,-207.5 1546,-207.5 1546,-207.5 1516,-207.5 1516,-207.5 1510,-207.5 1504,-201.5 1504,-195.5 1504,-195.5 1504,-183.5 1504,-183.5 1504,-177.5 1510,-171.5 1516,-171.5"/>
<text text-anchor="middle" x="1531" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node29" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1519,-40.5C1519,-40.5 1575,-40.5 1575,-40.5 1581,-40.5 1587,-46.5 1587,-52.5 1587,-52.5 1587,-64.5 1587,-64.5 1587,-70.5 1581,-76.5 1575,-76.5 1575,-76.5 1519,-76.5 1519,-76.5 1513,-76.5 1507,-70.5 1507,-64.5 1507,-64.5 1507,-52.5 1507,-52.5 1507,-46.5 1513,-40.5 1519,-40.5"/>
<text text-anchor="middle" x="1547" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node31" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1823,-40.5C1823,-40.5 1879,-40.5 1879,-40.5 1885,-40.5 1891,-46.5 1891,-52.5 1891,-52.5 1891,-64.5 1891,-64.5 1891,-70.5 1885,-76.5 1879,-76.5 1879,-76.5 1823,-76.5 1823,-76.5 1817,-76.5 1811,-70.5 1811,-64.5 1811,-64.5 1811,-52.5 1811,-52.5 1811,-46.5 1817,-40.5 1823,-40.5"/>
<text text-anchor="middle" x="1851" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node32" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2070,-171.5C2070,-171.5 2132,-171.5 2132,-171.5 2138,-171.5 2144,-177.5 2144,-183.5 2144,-183.5 2144,-195.5 2144,-195.5 2144,-201.5 2138,-207.5 2132,-207.5 2132,-207.5 2070,-207.5 2070,-207.5 2064,-207.5 2058,-201.5 2058,-195.5 2058,-195.5 2058,-183.5 2058,-183.5 2058,-177.5 2064,-171.5 2070,-171.5"/>
<text text-anchor="middle" x="2101" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2299.5,-40.5C2299.5,-40.5 2346.5,-40.5 2346.5,-40.5 2352.5,-40.5 2358.5,-46.5 2358.5,-52.5 2358.5,-52.5 2358.5,-64.5 2358.5,-64.5 2358.5,-70.5 2352.5,-76.5 2346.5,-76.5 2346.5,-76.5 2299.5,-76.5 2299.5,-76.5 2293.5,-76.5 2287.5,-70.5 2287.5,-64.5 2287.5,-64.5 2287.5,-52.5 2287.5,-52.5 2287.5,-46.5 2293.5,-40.5 2299.5,-40.5"/>
<text text-anchor="middle" x="2323" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2127.53,-171.37C2135.94,-166.04 2145.31,-160.2 2154,-155 2197.54,-128.96 2248.32,-100.52 2282.76,-81.51"/>
<polygon fill="black" stroke="black" points="2284.52,-84.54 2291.59,-76.64 2281.14,-78.4 2284.52,-84.54"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node33" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2174.5,-171.5C2174.5,-171.5 2241.5,-171.5 2241.5,-171.5 2247.5,-171.5 2253.5,-177.5 2253.5,-183.5 2253.5,-183.5 2253.5,-195.5 2253.5,-195.5 2253.5,-201.5 2247.5,-207.5 2241.5,-207.5 2241.5,-207.5 2174.5,-207.5 2174.5,-207.5 2168.5,-207.5 2162.5,-201.5 2162.5,-195.5 2162.5,-195.5 2162.5,-183.5 2162.5,-183.5 2162.5,-177.5 2168.5,-171.5 2174.5,-171.5"/>
<text text-anchor="middle" x="2208" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2603.5,-40.5C2603.5,-40.5 2650.5,-40.5 2650.5,-40.5 2656.5,-40.5 2662.5,-46.5 2662.5,-52.5 2662.5,-52.5 2662.5,-64.5 2662.5,-64.5 2662.5,-70.5 2656.5,-76.5 2650.5,-76.5 2650.5,-76.5 2603.5,-76.5 2603.5,-76.5 2597.5,-76.5 2591.5,-70.5 2591.5,-64.5 2591.5,-64.5 2591.5,-52.5 2591.5,-52.5 2591.5,-46.5 2597.5,-40.5 2603.5,-40.5"/>
<text text-anchor="middle" x="2627" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2233,-171.36C2242.89,-165.32 2254.6,-159.03 2266,-155 2352.11,-124.54 2380.95,-147.3 2469,-123 2508.26,-112.17 2551.01,-94.61 2582.14,-80.7"/>
<polygon fill="black" stroke="black" points="2583.73,-83.81 2591.41,-76.51 2580.85,-77.44 2583.73,-83.81"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2769,-171.5C2769,-171.5 2799,-171.5 2799,-171.5 2805,-171.5 2811,-177.5 2811,-183.5 2811,-183.5 2811,-195.5 2811,-195.5 2811,-201.5 2805,-207.5 2799,-207.5 2799,-207.5 2769,-207.5 2769,-207.5 2763,-207.5 2757,-201.5 2757,-195.5 2757,-195.5 2757,-183.5 2757,-183.5 2757,-177.5 2763,-171.5 2769,-171.5"/>
<text text-anchor="middle" x="2784" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2638,-171.5C2638,-171.5 2668,-171.5 2668,-171.5 2674,-171.5 2680,-177.5 2680,-183.5 2680,-183.5 2680,-195.5 2680,-195.5 2680,-201.5 2674,-207.5 2668,-207.5 2668,-207.5 2638,-207.5 2638,-207.5 2632,-207.5 2626,-201.5 2626,-195.5 2626,-195.5 2626,-183.5 2626,-183.5 2626,-177.5 2632,-171.5 2638,-171.5"/>
<text text-anchor="middle" x="2653" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_mmu_stage2_itb_walker_port -->
<g id="node36" class="node">
<title>system_cpu3_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2464,-171.5C2464,-171.5 2494,-171.5 2494,-171.5 2500,-171.5 2506,-177.5 2506,-183.5 2506,-183.5 2506,-195.5 2506,-195.5 2506,-201.5 2500,-207.5 2494,-207.5 2494,-207.5 2464,-207.5 2464,-207.5 2458,-207.5 2452,-201.5 2452,-195.5 2452,-195.5 2452,-183.5 2452,-183.5 2452,-177.5 2458,-171.5 2464,-171.5"/>
<text text-anchor="middle" x="2479" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_mmu_stage2_dtb_walker_port -->
<g id="node37" class="node">
<title>system_cpu3_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2290,-171.5C2290,-171.5 2320,-171.5 2320,-171.5 2326,-171.5 2332,-177.5 2332,-183.5 2332,-183.5 2332,-195.5 2332,-195.5 2332,-201.5 2326,-207.5 2320,-207.5 2320,-207.5 2290,-207.5 2290,-207.5 2284,-207.5 2278,-201.5 2278,-195.5 2278,-195.5 2278,-183.5 2278,-183.5 2278,-177.5 2284,-171.5 2290,-171.5"/>
<text text-anchor="middle" x="2305" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node39" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2389,-40.5C2389,-40.5 2445,-40.5 2445,-40.5 2451,-40.5 2457,-46.5 2457,-52.5 2457,-52.5 2457,-64.5 2457,-64.5 2457,-70.5 2451,-76.5 2445,-76.5 2445,-76.5 2389,-76.5 2389,-76.5 2383,-76.5 2377,-70.5 2377,-64.5 2377,-64.5 2377,-52.5 2377,-52.5 2377,-46.5 2383,-40.5 2389,-40.5"/>
<text text-anchor="middle" x="2417" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node41" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2693,-40.5C2693,-40.5 2749,-40.5 2749,-40.5 2755,-40.5 2761,-46.5 2761,-52.5 2761,-52.5 2761,-64.5 2761,-64.5 2761,-70.5 2755,-76.5 2749,-76.5 2749,-76.5 2693,-76.5 2693,-76.5 2687,-76.5 2681,-70.5 2681,-64.5 2681,-64.5 2681,-52.5 2681,-52.5 2681,-46.5 2687,-40.5 2693,-40.5"/>
<text text-anchor="middle" x="2721" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node45" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M136,-171.5C136,-171.5 192,-171.5 192,-171.5 198,-171.5 204,-177.5 204,-183.5 204,-183.5 204,-195.5 204,-195.5 204,-201.5 198,-207.5 192,-207.5 192,-207.5 136,-207.5 136,-207.5 130,-207.5 124,-201.5 124,-195.5 124,-195.5 124,-183.5 124,-183.5 124,-177.5 130,-171.5 136,-171.5"/>
<text text-anchor="middle" x="164" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge10" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M213.77,-352.67C201.66,-313.23 179.41,-240.73 169.28,-207.7"/>
<polygon fill="black" stroke="black" points="210.47,-353.86 216.75,-362.39 217.16,-351.81 210.47,-353.86"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node43" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M44,-362.5C44,-362.5 138,-362.5 138,-362.5 144,-362.5 150,-368.5 150,-374.5 150,-374.5 150,-386.5 150,-386.5 150,-392.5 144,-398.5 138,-398.5 138,-398.5 44,-398.5 44,-398.5 38,-398.5 32,-392.5 32,-386.5 32,-386.5 32,-374.5 32,-374.5 32,-368.5 38,-362.5 44,-362.5"/>
<text text-anchor="middle" x="91" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node48" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M58,-171.5C58,-171.5 88,-171.5 88,-171.5 94,-171.5 100,-177.5 100,-183.5 100,-183.5 100,-195.5 100,-195.5 100,-201.5 94,-207.5 88,-207.5 88,-207.5 58,-207.5 58,-207.5 52,-207.5 46,-201.5 46,-195.5 46,-195.5 46,-183.5 46,-183.5 46,-177.5 52,-171.5 58,-171.5"/>
<text text-anchor="middle" x="73" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge11" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M89.37,-362.39C86.24,-329.52 79.36,-257.26 75.59,-217.7"/>
<polygon fill="black" stroke="black" points="79.07,-217.33 74.64,-207.7 72.1,-217.99 79.07,-217.33"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node44" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M234.5,-171.5C234.5,-171.5 281.5,-171.5 281.5,-171.5 287.5,-171.5 293.5,-177.5 293.5,-183.5 293.5,-183.5 293.5,-195.5 293.5,-195.5 293.5,-201.5 287.5,-207.5 281.5,-207.5 281.5,-207.5 234.5,-207.5 234.5,-207.5 228.5,-207.5 222.5,-201.5 222.5,-195.5 222.5,-195.5 222.5,-183.5 222.5,-183.5 222.5,-177.5 228.5,-171.5 234.5,-171.5"/>
<text text-anchor="middle" x="258" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node46" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1997,-362.5C1997,-362.5 2081,-362.5 2081,-362.5 2087,-362.5 2093,-368.5 2093,-374.5 2093,-374.5 2093,-386.5 2093,-386.5 2093,-392.5 2087,-398.5 2081,-398.5 2081,-398.5 1997,-398.5 1997,-398.5 1991,-398.5 1985,-392.5 1985,-386.5 1985,-386.5 1985,-374.5 1985,-374.5 1985,-368.5 1991,-362.5 1997,-362.5"/>
<text text-anchor="middle" x="2039" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_itb_walker_port -->
<g id="edge14" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2103.34,-379.21C2397.86,-377.74 3604.56,-370.26 3635,-346 3677.22,-312.34 3677.85,-240.4 3675.67,-207.52"/>
<polygon fill="black" stroke="black" points="2103.23,-375.71 2093.25,-379.26 2103.26,-382.71 2103.23,-375.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_dtb_walker_port -->
<g id="edge15" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2103.42,-379.08C2382.72,-377.15 3476.26,-368.15 3504,-346 3546.19,-312.3 3546.83,-240.38 3544.67,-207.51"/>
<polygon fill="black" stroke="black" points="2103.03,-375.59 2093.05,-379.15 2103.07,-382.59 2103.03,-375.59"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_stage2_itb_walker_port -->
<g id="edge16" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M2103.66,-378.88C2361.8,-376.25 3305.84,-365.36 3330,-346 3372.14,-312.24 3372.81,-240.35 3370.66,-207.5"/>
<polygon fill="black" stroke="black" points="2103.29,-375.38 2093.32,-378.98 2103.36,-382.38 2103.29,-375.38"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_stage2_dtb_walker_port -->
<g id="edge17" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2103.29,-379.78C2336.06,-380.5 3123.34,-380.38 3164,-346 3204.68,-311.61 3201.57,-240.37 3197.63,-207.63"/>
<polygon fill="black" stroke="black" points="2103.29,-376.28 2093.28,-379.74 2103.27,-383.28 2103.29,-376.28"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge12" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M2103.64,-379.47C2413.87,-379.19 3736.35,-376.23 3766,-346 3825.44,-285.4 3814.8,-224.46 3766,-155 3714.69,-81.97 3601.86,-64.53 3541.3,-60.54"/>
<polygon fill="black" stroke="black" points="2103.46,-375.97 2093.47,-379.48 2103.47,-382.97 2103.46,-375.97"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge13" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2103.4,-379.22C2299.07,-378.07 2875.09,-372.46 2905,-346 2969.41,-289.02 2905.63,-235.46 2936,-155 2947.2,-125.32 2968.25,-94.96 2982.2,-76.67"/>
<polygon fill="black" stroke="black" points="2103.25,-375.72 2093.27,-379.28 2103.29,-382.72 2103.25,-375.72"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_itb_walker_port -->
<g id="edge20" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M1993.72,-358.85C1987.86,-356.87 1981.86,-355.17 1976,-354 1953.34,-349.47 1162.49,-359.87 1144,-346 1100.23,-313.17 1095.81,-240.8 1096.23,-207.67"/>
<polygon fill="black" stroke="black" points="1992.81,-362.25 2003.41,-362.4 1995.22,-355.68 1992.81,-362.25"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_dtb_walker_port -->
<g id="edge21" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M1993.72,-358.85C1987.86,-356.87 1981.86,-355.17 1976,-354 1962.77,-351.37 1015.6,-354.34 1005,-346 962.57,-312.61 962.05,-240.53 964.29,-207.57"/>
<polygon fill="black" stroke="black" points="1992.81,-362.24 2003.41,-362.4 1995.22,-355.67 1992.81,-362.24"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_stage2_itb_walker_port -->
<g id="edge22" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M1993.72,-358.84C1987.86,-356.86 1981.86,-355.16 1976,-354 1960.99,-351.02 886.03,-355.46 874,-346 831.55,-312.63 831.04,-240.54 833.28,-207.57"/>
<polygon fill="black" stroke="black" points="1992.81,-362.23 2003.41,-362.39 1995.22,-355.66 1992.81,-362.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_stage2_dtb_walker_port -->
<g id="edge23" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M1993.73,-358.84C1987.86,-356.86 1981.86,-355.16 1976,-354 1958.61,-350.56 713.94,-356.95 700,-346 657.53,-312.65 657.03,-240.55 659.28,-207.58"/>
<polygon fill="black" stroke="black" points="1992.82,-362.23 2003.41,-362.38 1995.22,-355.66 1992.82,-362.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge18" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M1993.72,-358.85C1987.86,-356.87 1981.86,-355.17 1976,-354 1964.8,-351.76 1162.41,-353.73 1154,-346 1122.61,-317.15 1165.94,-185.35 1136,-155 1089.38,-107.75 903.47,-138.81 839,-123 793.96,-111.96 744.69,-91.33 712.46,-76.58"/>
<polygon fill="black" stroke="black" points="1992.81,-362.25 2003.41,-362.41 1995.22,-355.68 1992.81,-362.25"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge19" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1993.72,-358.86C1987.86,-356.87 1981.86,-355.17 1976,-354 1965.1,-351.82 1184.26,-353.44 1176,-346 1144.25,-317.41 1177.79,-190.49 1154,-155 1123.05,-108.84 1062,-82.85 1021.33,-70"/>
<polygon fill="black" stroke="black" points="1992.81,-362.25 2003.4,-362.41 1995.22,-355.68 1992.81,-362.25"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_itb_walker_port -->
<g id="edge26" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2018.47,-353.79C2016.84,-351.23 2015.32,-348.61 2014,-346 1990.11,-298.66 1975.96,-236.99 1970.13,-207.57"/>
<polygon fill="black" stroke="black" points="2015.71,-355.95 2024.29,-362.17 2021.46,-351.96 2015.71,-355.95"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_dtb_walker_port -->
<g id="edge27" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M1992.56,-358.87C1987.05,-356.98 1981.45,-355.29 1976,-354 1954.09,-348.83 1892.19,-360.54 1875,-346 1833.88,-311.22 1832.64,-240.18 1834.49,-207.56"/>
<polygon fill="black" stroke="black" points="1991.71,-362.29 2002.31,-362.46 1994.13,-355.72 1991.71,-362.29"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_stage2_itb_walker_port -->
<g id="edge28" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M1993.47,-358.92C1987.68,-356.95 1981.77,-355.23 1976,-354 1963.39,-351.32 1754.03,-354.11 1744,-346 1702.11,-312.15 1701.27,-240.63 1703.35,-207.73"/>
<polygon fill="black" stroke="black" points="1992.44,-362.27 2003.04,-362.44 1994.86,-355.7 1992.44,-362.27"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_stage2_dtb_walker_port -->
<g id="edge29" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M1993.71,-358.91C1987.85,-356.92 1981.85,-355.2 1976,-354 1953.9,-349.47 1587.65,-360.05 1570,-346 1527.76,-312.37 1527.14,-240.41 1529.32,-207.53"/>
<polygon fill="black" stroke="black" points="1992.8,-362.3 2003.39,-362.47 1995.21,-355.73 1992.8,-362.3"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge24" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M2026.08,-352.67C2025.29,-350.44 2024.58,-348.2 2024,-346 2013.14,-304.77 2035.94,-185.35 2006,-155 1959.38,-107.75 1773.47,-138.81 1709,-123 1663.96,-111.96 1614.69,-91.33 1582.46,-76.58"/>
<polygon fill="black" stroke="black" points="2022.93,-354.22 2029.94,-362.16 2029.42,-351.58 2022.93,-354.22"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge25" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2040.36,-352.15C2042.46,-299.63 2044.36,-187 2024,-155 1993.99,-107.82 1932.06,-82 1891.02,-69.47"/>
<polygon fill="black" stroke="black" points="2036.85,-352.26 2039.92,-362.4 2043.85,-352.56 2036.85,-352.26"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_itb_walker_port -->
<g id="edge32" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2103.04,-378.52C2272.32,-375.64 2720.39,-366.16 2745,-346 2786.67,-311.88 2787.63,-240.5 2785.61,-207.68"/>
<polygon fill="black" stroke="black" points="2102.96,-375.02 2093.02,-378.68 2103.08,-382.02 2102.96,-375.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_dtb_walker_port -->
<g id="edge33" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2103.47,-379.97C2245.41,-380.4 2575.45,-377.93 2614,-346 2655.48,-311.65 2656.54,-240.39 2654.58,-207.64"/>
<polygon fill="black" stroke="black" points="2103.19,-376.47 2093.17,-379.93 2103.16,-383.47 2103.19,-376.47"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_stage2_itb_walker_port -->
<g id="edge34" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M2103.25,-378.17C2210.05,-375.38 2414.95,-367.28 2440,-346 2481.05,-311.13 2482.32,-240.13 2480.5,-207.55"/>
<polygon fill="black" stroke="black" points="2103.13,-374.67 2093.23,-378.43 2103.31,-381.67 2103.13,-374.67"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_stage2_dtb_walker_port -->
<g id="edge35" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2103.53,-378.45C2164.5,-376.06 2250.09,-368.63 2274,-346 2312.39,-309.67 2310.63,-240.37 2307.35,-207.99"/>
<polygon fill="black" stroke="black" points="2103.08,-374.96 2093.21,-378.82 2103.33,-381.96 2103.08,-374.96"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge30" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M2103.38,-379.33C2294.88,-378.51 2849.35,-373.74 2876,-346 2905.41,-315.39 2904.36,-186.58 2876,-155 2831.65,-105.61 2643.47,-138.81 2579,-123 2533.96,-111.96 2484.69,-91.33 2452.46,-76.58"/>
<polygon fill="black" stroke="black" points="2103.17,-375.83 2093.18,-379.37 2103.19,-382.83 2103.17,-375.83"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge31" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2103.23,-379.38C2296.93,-378.7 2863.8,-374.29 2891,-346 2920.42,-315.4 2912.44,-191.63 2891,-155 2863.22,-107.52 2802.21,-81.84 2761.35,-69.41"/>
<polygon fill="black" stroke="black" points="2103.18,-375.88 2093.19,-379.41 2103.2,-382.88 2103.18,-375.88"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node47" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1861,-362.5C1861,-362.5 1955,-362.5 1955,-362.5 1961,-362.5 1967,-368.5 1967,-374.5 1967,-374.5 1967,-386.5 1967,-386.5 1967,-392.5 1961,-398.5 1955,-398.5 1955,-398.5 1861,-398.5 1861,-398.5 1855,-398.5 1849,-392.5 1849,-386.5 1849,-386.5 1849,-374.5 1849,-374.5 1849,-368.5 1855,-362.5 1861,-362.5"/>
<text text-anchor="middle" x="1908" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge36" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M1848.92,-379.2C1563.24,-377.66 337.39,-369.67 306,-346 266.34,-316.09 258.52,-253.92 257.5,-217.91"/>
<polygon fill="black" stroke="black" points="261,-217.59 257.38,-207.64 254,-217.68 261,-217.59"/>
</g>
</g>
</svg>
