http://scholar.google.com/scholar?hl=en&q=Jaume+Abella%2C+Xavier+Vera%2C+and+Antonio+Gonzalez.+2007.+Penelope%3A+The+NBTI-aware+processor.+In+International+Symposium+on+Microarchitecture.+85%2D%2D96.+10.1109%2FMICRO.2007.32+
http://scholar.google.com/scholar?hl=en&q=Amit+Agarwal%2C+Bipul+Chandra+Paul%2C+Hamid+Mahmoodi%2C+Animesh+Datta%2C+and+Kaushik+Roy.+2005.+A+process-tolerant+cache+architecture+for+improved+yield+in+nanoscale+technologies.+IEEE+Transactions+on+VLSI+Systems+13%2C+1+%282005%29%2C+27%2D%2D38.+10.1109%2FTVLSI.2004.840407+
http://scholar.google.com/scholar?hl=en&q=Aditya+Agrawal%2C+Amin+Ansari%2C+and+Josep+Torrellas.+2014.+Mosaic%3A+Exploiting+the+spatial+locality+of+process+variation+to+reduce+refresh+energy+in+on-chip+eDRAM+modules.+In+International+Symposium+on+High+Performance+Computer+Architecture.+84%2D%2D95.
http://scholar.google.com/scholar?hl=en&q=Paula+Aguilera%2C+Jungseob+Lee%2C+Amin+Farmahini-Farahani%2C+Katherine+Morrow%2C+Michael+Schulte%2C+and+Nam+Sung+Kim.+2014.+Process+variation-aware+workload+partitioning+algorithms+for+GPUs+supporting+spatial-multitasking.+In+Proceedings+of+the+conference+on+Design%2C+Automation+%26+Test+in+Europe.+176.+
http://scholar.google.com/scholar?hl=en&q=Amin+Ansari%2C+Shantanu+Gupta%2C+Shuguang+Feng%2C+and+Scott+Mahlke.+2009.+ZerehCache%3A+Armoring+cache+architectures+in+high+defect+density+technologies.+In+International+Symposium+on+Microarchitecture.+100%2D%2D110.+10.1145%2F1669112.1669127+
http://scholar.google.com/scholar?hl=en&q=Amin+Ansari%2C+Anadi+Mishra%2C+Jianping+Xu%2C+and+Josep+Torrellas.+2014.+Tangle%3A+Route-oriented+dynamic+voltage+minimization+for+variation-afflicted%2C+energy-efficient+on-chip+networks.+In+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9914%29.+440%2D%2D451.
http://scholar.google.com/scholar?hl=en&q=Bharathan+Balaji%2C+John+McCullough%2C+Rajesh+K.+Gupta%2C+and+Yuvraj+Agarwal.+2012.+Accurate+characterization+of+the+variability+in+power+consumption+in+modern+mobile+processors.+In+USENIX+Conference+on+Power-Aware+Computing+and+Systems+%28HotPower%E2%80%9912%29.+
http://scholar.google.com/scholar?hl=en&q=Luis+Angel+D.+Bathen%2C+Nikil+D.+Dutt%2C+Alex+Nicolau%2C+and+Puneet+Gupta.+2012.+VaMV%3A+Variability-aware+memory+virtualization.+In+Design%2C+Automation+%26+Test+in+Europe+Conference.+284%2D%2D287.+
http://scholar.google.com/scholar?hl=en&q=Mahmoud+Bennaser%2C+Yao+Guo%2C+and+Csaba+Andras+Moritz.+2008.+Data+memory+subsystem+resilient+to+process+variations.+IEEE+Transactions+on+VLSI+Systems+16%2C+12+%282008%29%2C+1631%2D%2D1638.+10.1109%2FTVLSI.2008.2001299+
http://scholar.google.com/scholar?hl=en&q=Swarup+Bhunia%2C+Saibal+Mukhopadhyay%2C+and+Kaushik+Roy.+2007.+Process+variations+and+process-tolerant+design.+In+International+Conference+on+VLSI+Design.+699%2D%2D704.+10.1109%2FVLSID.2007.131+
http://scholar.google.com/scholar?hl=en&q=Shekhar+Borkar%2C+Tanay+Karnik%2C+Siva+Narendra%2C+Jim+Tschanz%2C+Ali+Keshavarzi%2C+and+Vivek+De.+2003.+Parameter+variations+and+impact+on+circuits+and+microarchitecture.+Design+Automation+Conference+%282003%29%2C+338%2D%2D342.+10.1145%2F775832.775920+
http://scholar.google.com/scholar?hl=en&q=Bill+Bowhill%2C+Blaine+Stackhouse%2C+Nevine+Nassif%2C+Zibing+Yang%2C+Arvind+Raghavan%2C+Charles+Morganti%2C+Chris+Houghton%2C+Dan+Krueger%2C+Olivier+Franza%2C+Jayen+Desai%2C+Jason+Crop%2C+Dave+Bradley%2C+Chris+Bostak%2C+Sal+Bhimji%2C+and+Matt+Becker.+2015.+The+Xeon%C2%AE+processor+E5-2600+v3%3A+A+22nm+18-core+product+family.+In+IEEE+International+Solid-State+Circuits+Conference+%28ISSCC%E2%80%9915%29.+1%2D%2D3.
http://scholar.google.com/scholar?hl=en&q=Keith+A.+Bowman%2C+Steven+G.+Duvall%2C+and+James+D.+Meindl.+2002.+Impact+of+die-to-die+and+within-die+parameter+fluctuations+on+the+maximum+clock+frequency+distribution+for+gigascale+integration.+Journal+of+Solid-State+Circuits+37%2C+2+%282002%29%2C+183%2D%2D190.
http://scholar.google.com/scholar?hl=en&q=Tuck-Boon+Chan%2C+Puneet+Gupta%2C+Andrew+Kahng%2C+and+Liangzhen+Lai.+2014.+Synthesis+and+analysis+of+design-dependent+ring+oscillator+%28DDRO%29+performance+monitors.+IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems+22%2C+10+%282014%29%2C+2117%2D%2D2130.
http://scholar.google.com/scholar?hl=en&q=Saumya+Chandra%2C+Anand+Raghunathan%2C+and+Sujit+Dey.+2012.+Variation-aware+voltage+level+selection.+IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems+20%2C+5+%282012%29%2C+925%2D%2D936.+10.1109%2FTVLSI.2011.2126050+
http://scholar.google.com/scholar?hl=en&q=Karthik+Chandrasekar%2C+Sven+Goossens%2C+Christian+Weis%2C+Martijn+Koedam%2C+Benny+Akesson%2C+Norbert+Wehn%2C+and+Kees+Goossens.+2014.+Exploiting+expendable+process-margins+in+DRAMs+for+run-time+performance+optimization.+In+Design%2C+Automation%2C+and+Test+in+Europe+Conference.+1%2D%2D6.+
http://scholar.google.com/scholar?hl=en&q=Karthik+Chandrasekar%2C+Christian+Weis%2C+Benny+Akesson%2C+Norbert+Wehn%2C+and+Kees+Goossens.+2013.+Towards+variation-aware+system-level+power+estimation+of+DRAMs%3A+An+empirical+approach.+In+Design+Automation+Conference.+23%3A1%2D%2D23%3A8.+10.1145%2F2463209.2488762+
http://scholar.google.com/scholar?hl=en&q=Hu+Chen%2C+Sanghamitra+Roy%2C+and+Koushik+Chakraborty.+2014a.+Exploiting+static+and+dynamic+locality+of+timing+errors+in+robust+L1+cache+design.+In+International+Symposium+on+Quality+Electronic+Design+%28ISQED%E2%80%9914%29.+9%2D%2D15.
http://scholar.google.com/scholar?hl=en&q=Jie+Chen%2C+Guru+Venkataramani%2C+and+H.+Huang.+2014b.+Exploring+dynamic+redundancy+to+resuscitate+faulty+PCM+blocks.+Journal+of+Emerging+Technologies+in+Computing+Systems+10%2C+4%2C+Article+31+%282014%29%2C+23+pages.+10.1145%2F2602156+
http://scholar.google.com/scholar?hl=en&q=Eric+Chun%2C+Zeshan+Chishti%2C+and+T.+N.+Vijaykumar.+2008.+Shapeshifter%3A+Dynamically+changing+pipeline+width+and+speed+to+address+process+variations.+In+International+Symposium+on+Microarchitecture.+411%2D%2D422.+10.1109%2FMICRO.2008.4771809+
http://scholar.google.com/scholar?hl=en&q=Marcelo+Cintra+and+Niklas+Linkewitsch.+2013.+Characterizing+the+impact+of+process+variation+on+write+endurance+enhancing+techniques+for+non-volatile+memory+systems.+In+International+Conference+on+Measurement+and+Modeling+of+Computer+Systems+%28SIGMETRICS%E2%80%9913%29.+217%2D%2D228.+10.1145%2F2465529.2465755+
http://scholar.google.com/scholar?hl=en&q=Abhishek+Das%2C+Serkan+Ozdemir%2C+Gokhan+Memik%2C+and+Alok+Choudhary.+2007.+Evaluating+voltage+islands+in+CMPs+under+process+variations.+In+International+Conference+on+Computer+Design.+129%2D%2D136.
http://scholar.google.com/scholar?hl=en&q=Abhishek+Das%2C+Berkin+Ozisikyilmaz%2C+Serkan+Ozdemir%2C+Gokhan+Memik%2C+Joseph+Zambreno%2C+and+Alok+Choudhary.+2008.+Evaluating+the+effects+of+cache+redundancy+on+profit.+In+International+Symposium+on+Microarchitecture.+388%2D%2D398.+10.1109%2FMICRO.2008.4771807+
http://scholar.google.com/scholar?hl=en&q=Saurabh+Dighe%2C+Sriram+R.+Vangal%2C+Paolo+Aseron%2C+Shasi+Kumar%2C+Tiju+Jacob%2C+Keith+A.+Bowman%2C+Jason+Howard%2C+James+Tschanz%2C+Vasantha+Erraguntla%2C+Nitin+Borkar%2C+Vivek+De%2C+and+Shekhar+Borkar.+2011.+Within-die+variation-aware+dynamic-voltage-frequency-scaling+with+optimal+core+allocation+and+thread+hopping+for+the+80-core+teraflops+processor.+IEEE+Journal+of+Solid-State+Circuits+46%2C+1+%282011%29%2C+184%2D%2D193.
http://scholar.google.com/scholar?hl=en&q=James+Donald+and+Margaret+Martonosi.+2006.+Power+efficiency+for+variation-tolerant+multicore+processors.+In+International+Symposium+on+Low+Power+Electronics+and+Design+%28ISLPED%E2%80%9906%29.+304%2D%2D309.+10.1145%2F1165573.1165645+
http://scholar.google.com/scholar?hl=en&q=Jianbo+Dong%2C+Lei+Zhang%2C+Yinhe+Han%2C+Ying+Wang%2C+and+Xiaowei+Li.+2011.+Wear+rate+leveling%3A+Lifetime+enhancement+of+PRAM+with+endurance+variation.+Design+Automation+Conference.+972%2D%2D977.+10.1145%2F2024724.2024939+
http://scholar.google.com/scholar?hl=en&q=Cesare+Ferri%2C+Sherief+Reda%2C+and+R+Bahar.+2008.+Parametric+yield+management+for+3D+ICs%3A+Models+and+strategies+for+improvement.+ACM+Journal+on+Emerging+Technologies+in+Computing+Systems+%28JETC%29+4%2C+4+%282008%29%2C+19.+10.1145%2F1412587.1412592+
http://scholar.google.com/scholar?hl=en&q=Kenneth+Flamm.+2010.+The+impact+of+DRAM+design+innovation+on+manufacturing+profitability.+Future+Fab+International+35+%282010%29.
http://scholar.google.com/scholar?hl=en&q=Francesco+Fraternali%2C+Andrea+Bartolini%2C+Carlo+Cavazzoni%2C+Giampietro+Tecchiolli%2C+and+Luca+Benini.+2014.+Quantifying+the+impact+of+variability+on+the+energy+efficiency+for+a+next-generation+ultra-green+supercomputer.+In+International+Symposium+on+Low+Power+Electronics+and+Design+%28ISLPED%E2%80%9914%29.+295%2D%2D298.+10.1145%2F2627369.2627659+
http://scholar.google.com/scholar?hl=en&q=Xin+Fu%2C+Tao+Li%2C+and+Jose+Fortes.+2008.+NBTI+tolerant+microarchitecture+design+in+the+presence+of+process+variation.+In+International+Symposium+on+Microarchitecture.+399%2D%2D410.+10.1109%2FMICRO.2008.4771808+
http://scholar.google.com/scholar?hl=en&q=Xin+Fu%2C+Tao+Li%2C+and+Jos%C3%A9+A.+B.+Fortes.+2009.+Soft+error+vulnerability+aware+process+variation+mitigation.+In+International+Symposium+on+High+Performance+Computer+Architecture.+93%2D%2D104.
http://scholar.google.com/scholar?hl=en&q=S.+Garg+and+D.+Marculescu.+2013.+Mitigating+the+impact+of+process+variation+on+the+performance+of+3-D+integrated+circuits.+IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems+21%2C+10+%282013%29%2C+1903%2D%2D1914.+10.1109%2FTVLSI.2012.2226762+
http://scholar.google.com/scholar?hl=en&q=Swaroop+Ghosh+and+Kaushik+Roy.+2010.+Parameter+variation+tolerance+and+error+resiliency%3A+New+design+paradigm+for+the+nanoscale+era.+Proceedings+of+the+IEEE+98%2C+10+%282010%29%2C+1718%2D%2D1751.
http://scholar.google.com/scholar?hl=en&q=Mark+Gottscho%2C+Abbas+BanaiyanMofrad%2C+Nikil+Dutt%2C+Alex+Nicolau%2C+and+Puneet+Gupta.+2014.+Power%2Fcapacity+scaling%3A+Energy+savings+with+simple+fault-tolerant+caches.+In+Design+Automation+Conference.+1%2D%2D6.+10.1145%2F2593069.2593184+
http://scholar.google.com/scholar?hl=en&q=Maziar+Goudarzi+and+Tohru+Ishihara.+2010.+SRAM+leakage+reduction+by+row%2Fcolumn+redundancy+under+random+within-die+delay+variation.+IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems+18%2C+12+%282010%29%2C+1660%2D%2D1671.+10.1109%2FTVLSI.2009.2026048+
http://scholar.google.com/scholar?hl=en&q=Maziar+Goudarzi%2C+Tadayuki+Matsumura%2C+and+Tohru+Ishihara.+2008.+Cache+power+reduction+in+presence+of+within-die+delay+variation+using+spare+ways.+In+IEEE+Computer+Society+Annual+Symposium+on+VLSI.+447%2D%2D450.+10.1109%2FISVLSI.2008.19+
http://scholar.google.com/scholar?hl=en&q=Puneet+Gupta%2C+Yuvraj+Agarwal%2C+Lara+Dolecek%2C+Nikil+Dutt%2C+Rajesh+K.+Gupta%2C+Rakesh+Kumar%2C+Subhasish+Mitra%2C+Alexandru+Nicolau%2C+Tajana+Simunic+Rosing%2C+Mani+B.+Srivastava%2C+Steven+Swanson%2C+and+Dennis+Sylvester.+2013.+Underdesigned+and+opportunistic+computing+in+presence+of+hardware+variability.+IEEE+Transactions+on+Computer-Aided+Design+of+Integrated+Circuits+and+Systems+32%2C+1+%282013%29%2C+8%2D%2D23.+10.1109%2FTCAD.2012.2223467+
http://scholar.google.com/scholar?hl=en&q=Shantanu+Gupta%2C+Amin+Ansari%2C+Shuguang+Feng%2C+and+Scott+Mahlke.+2010.+StageWeb%3A+Interweaving+pipeline+stages+into+a+wearout+and+variation+tolerant+CMP+fabric.+In+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%E2%80%9910%29.+101%2D%2D110.
http://scholar.google.com/scholar?hl=en&q=Hadi+Hajimiri%2C+Prabhat+Mishra%2C+and+Swarup+Bhunia.+2013.+Dynamic+cache+tuning+for+efficient+memory+based+computing+in+multicore+architectures.+In+International+Conference+on+VLSI+Design.+49%2D%2D54.+10.1109%2FVLSID.2013.161+
http://scholar.google.com/scholar?hl=en&q=J%C3%B6rg+Henkel%2C+Lars+Bauer%2C+Nikil+Dutt%2C+Puneet+Gupta%2C+Sani+Nassif%2C+Muhammad+Shafique%2C+Mehdi+Tahoori%2C+and+Norbert+Wehn.+2013.+Reliable+on-chip+systems+in+the+nano-era%3A+Lessons+learnt+and+future+trends.+In+Design+Automation+Conference.+99%3A1%2D%2D99%3A10.+10.1145%2F2463209.2488857+
http://scholar.google.com/scholar?hl=en&q=Sebastian+Herbert%2C+Siddharth+Garg%2C+and+Diana+Marculescu.+2012.+Exploiting+process+variability+in+voltage%2Ffrequency+control.+IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems+20%2C+8+%282012%29%2C+1392%2D%2D1404.+10.1109%2FTVLSI.2011.2160001+
http://scholar.google.com/scholar?hl=en&q=Sebastian+Herbert+and+Diana+Marculescu.+2009a.+Mitigating+the+impact+of+variability+on+chip-multiprocessor+power+and+performance.+IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems+17%2C+10+%282009%29%2C+1520%2D%2D1533.+10.1109%2FTVLSI.2009.2020394+
http://scholar.google.com/scholar?hl=en&q=Sebastian+Herbert+and+Diana+Marculescu.+2009b.+Variation-aware+dynamic+voltage%2Ffrequency+scaling.+In+International+Symposium+on+High+Performance+Computer+Architecture.+301%2D%2D312.
http://scholar.google.com/scholar?hl=en&q=Seokin+Hong+and+Soontae+Kim.+2013.+AVICA%3A+An+access-time+variation+insensitive+L1+cache+architecture.+In+Design%2C+Automation+%26+Test+in+Europe+%28DATE%26rsquo%3B%E2%80%9913%29.+65%2D%2D70.+
http://scholar.google.com/scholar?hl=en&q=Shengyan+Hong%2C+Sri+Hari+Krishna+Narayanan%2C+M.+Kandemir%2C+and+%C3%96zcan+%C3%96zturk.+2009.+Process+variation+aware+thread+mapping+for+chip+multiprocessors.+In+Conference+on+Design%2C+Automation+and+Test+in+Europe.+821%2D%2D826.+
http://scholar.google.com/scholar?hl=en&q=Eric+Humenay%2C+David+Tarjan%2C+and+Kevin+Skadron.+2007.+Impact+of+process+variations+on+multicore+performance+symmetry.+In+Design%2C+Automation+and+Test+in+Europe.+1653%2D%2D1658.+
http://scholar.google.com/scholar?hl=en&q=Mohammed+Abid+Hussain+and+Madhu+Mutyam.+2008.+Block+remap+with+turnoff%3A+A+variation-tolerant+cache+design+technique.+In+Asia+and+South+Pacific+Design+Automation+Conference.+783%2D%2D788.+
http://scholar.google.com/scholar?hl=en&q=Aarul+Jain%2C+Aviral+Shrivastava%2C+and+Chaitali+Chakrabarti.+2011.+LA-LRU%3A+A+latency-aware+replacement+policy+for+variation+tolerant+caches.+In+International+Conference+on+VLSI+Design+%28VLSID%E2%80%9911%29.+298%2D%2D303.+10.1109%2FVLSID.2011.24+
http://scholar.google.com/scholar?hl=en&q=Lei+Jiang%2C+Youtao+Zhang%2C+and+Jun+Yang.+2011.+Enhancing+phase+change+memory+lifetime+through+fine-grained+current+regulation+and+voltage+upscaling.+In+International+Symposium+on+Low-Power+Electronics+and+Design.+127%2D%2D132.+
http://scholar.google.com/scholar?hl=en&q=Naifeng+Jing%2C+Yao+Shen%2C+Yao+Lu%2C+Shrikanth+Ganapathy%2C+Zhigang+Mao%2C+Minyi+Guo%2C+Ramon+Canal%2C+and+Xiaoyao+Liang.+2013.+An+energy-efficient+and+scalable+eDRAM-based+register+file+architecture+for+GPGPU.+International+Symposium+on+Computer+Architecture.+344%2D%2D355.+10.1145%2F2485922.2485952+
http://scholar.google.com/scholar?hl=en&q=Da-Cheng+Juan%2C+Siddharth+Garg%2C+and+Diana+Marculescu.+2011.+Statistical+thermal+evaluation+and+mitigation+techniques+for+3D+chip-multiprocessors+in+the+presence+of+process+variations.+In+Design%2C+Automation+%26+Test+in+Europe.+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=Raghavendra+K.+and+Madhu+Mutyam.+2008.+Process+variation+aware+issue+queue+design.+Design%2C+Automation+and+Test+in+Europe+%28DATE%E2%80%9908%29+%282008%29.+1438%2D%2D1443.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F1403375.1403722+10.1145%2F1403375.1403722+
http://scholar.google.com/scholar?hl=en&q=Ismail+Kadayif%2C+Mahir+Turkcan%2C+Seher+Kiziltepe%2C+and+Ozcan+Ozturk.+2013.+Hardware%2Fsoftware+approaches+for+reducing+the+process+variation+impact+on+instruction+fetches.+ACM+Transactions+on+Design+Automation+of+Electronic+Systems+%28TODAES%29+18%2C+4+%282013%29%2C+54%3A1%2D%2D54%3A23.+10.1145%2F2489778+
http://scholar.google.com/scholar?hl=en&q=Deepa+Kannan%2C+Aviral+Shrivastava%2C+Vipin+Mohan%2C+Sarvesh+Bhardwaj%2C+and+Sarma+Vrudhula.+2008.+Temperature+and+process+variations+aware+power+gating+of+functional+units.+In+International+Conference+on+VLSI+Design.+515%2D%2D520.+10.1109%2FVLSI.2008.83+
http://scholar.google.com/scholar?hl=en&q=Nishit+Kapadia+and+Sudeep+Pasricha.+2014.+Process+variation+aware+synthesis+of+application-specific+MPSoCs+to+maximize+yield.+In+International+Conference+on+VLSI+Design.+270%2D%2D275.+10.1109%2FVLSID.2014.53+
http://scholar.google.com/scholar?hl=en&q=Cheng-Kok+Koh%2C+Weng-Fai+Wong%2C+Yiran+Chen%2C+and+Hai+Li.+2009.+Tolerating+process+variations+in+large%2C+set-associative+caches%3A+The+buddy+cache.+ACM+Transactions+on+Architecture+and+Code+Optimization+%28TACO%29+6%2C+2+%282009%29%2C+8.+10.1145%2F1543753.1543757+
http://scholar.google.com/scholar?hl=en&q=Joonho+Kong+and+Sung+Woo+Chung.+2012.+Exploiting+narrow-width+values+for+process+variation-tolerant+3-D+microprocessors.+In+Design+Automation+Conference.+1197%2D%2D1206.+10.1145%2F2228360.2228581+
http://scholar.google.com/scholar?hl=en&q=Vivek+Kozhikkottu%2C+Abhisek+Pan%2C+Vijay+Pai%2C+Sujit+Dey%2C+and+Anand+Raghunathan.+2014a.+Variation+aware+cache+partitioning+for+multithreaded+programs.+In+Design+Automation+Conference.+1%2D%2D6.+10.1145%2F2593069.2593240+
http://scholar.google.com/scholar?hl=en&q=Vivek+Kozhikkottu%2C+Swagath+Venkataramani%2C+Sujit+Dey%2C+and+Anand+Raghunathan.+2014b.+Variation+tolerant+design+of+a+vector+processor+for+recognition%2C+mining+and+synthesis.+In+International+Symposium+on+Low+Power+Electronics+and+Design.+239%2D%2D244.+10.1145%2F2627369.2627636+
http://scholar.google.com/scholar?hl=en&q=Eren+Kursun+and+Chen-Yong+Cher.+2008.+Variation-aware+thermal+characterization+and+management+of+multi-core+architectures.+In+International+Conference+on+Computer+Design.+280%2D%2D285.
http://scholar.google.com/scholar?hl=en&q=Liangzhen+Lai%2C+V.+Chandra%2C+R.+C.+Aitken%2C+and+P.+Gupta.+2014.+SlackProbe%3A+A+flexible+and+efficient+in+situ+timing+slack+monitoring+methodology.+IEEE+Transactions+on+Computer-Aided+Design+of+Integrated+Circuits+and+Systems+33%2C+8+%282014%29%2C+1168%2D%2D1179.
http://scholar.google.com/scholar?hl=en&q=Jungseob+Lee%2C+Paritosh+Pratap+Ajgaonkar%2C+and+Nam+Sung+Kim.+2011.+Analyzing+throughput+of+GPGPUs+exploiting+within-die+core-to-core+frequency+variation.+In+IEEE+International+Symposium+on+Performance+Analysis+of+Systems+and+Software+%28ISPASS%29.+237%2D%2D246.+10.1109%2FISPASS.2011.5762740+
http://scholar.google.com/scholar?hl=en&q=Jungseob+Lee+and+Nam+Sung+Kim.+2009.+Optimizing+total+power+of+many-core+processors+considering+voltage+scaling+limit+and+process+variations.+In+International+Symposium+on+Low+Power+Electronics+and+Design.+201%2D%2D206.+10.1145%2F1594233.1594283+
http://scholar.google.com/scholar?hl=en&q=Xiaoyao+Liang%2C+Ramon+Canal%2C+Gu-Yeon+Wei%2C+and+David+Brooks.+2007.+Process+variation+tolerant+3T1D-based+cache+architectures.+In+International+Symposium+on+Microarchitecture.+15%2D%2D26.+10.1109%2FMICRO.2007.33+
http://scholar.google.com/scholar?hl=en&q=Vicente+Lorente%2C+Alejandro+Valero%2C+Julio+Sahuquillo%2C+Salvador+Petit%2C+Ramon+Canal%2C+Pedro+L%C3%B3pez%2C+and+Jos%C3%A9+Duato.+2013.+Combining+RAM+technologies+for+hard-error+recovery+in+L1+data+caches+working+at+very-low+power+modes.+In+Conference+on+Design%2C+Automation+and+Test+in+Europe.+83%2D%2D88.+
http://scholar.google.com/scholar?hl=en&q=Yuanlin+Lu+and+Vishwani+D.+Agrawal.+2007.+Statistical+leakage+and+timing+optimization+for+submicron+process+variation.+In+International+Conference+on+VLSI+Design.+439%2D%2D444.+10.1109%2FVLSID.2007.148+
http://scholar.google.com/scholar?hl=en&q=Islam+Mahfuzul%2C+Akira+Tsuchiya%2C+Kaoru+Kobayashi%2C+and+Hidetoshi+Onodera.+2012.+Variation-sensitive+monitor+circuits+for+estimation+of+global+process+parameter+variation.+IEEE+Transactions+on+Semiconductor+Manufacturing+25%2C+4+%282012%29%2C+571%2D%2D580.
http://scholar.google.com/scholar?hl=en&q=Tayyeb+Mahmood+and+Soontae+Kim.+2010.+Fine-grained+fault+tolerance+for+process+variation-aware+caches.+In+IEEE+Computer+Society+Annual+Symposium+on+VLSI+%28ISVLSI%E2%80%9910%29.+46%2D%2D51.+10.1109%2FISVLSI.2010.57+
http://scholar.google.com/scholar?hl=en&q=Ke+Meng+and+Russ+Joseph.+2006.+Process+variation+aware+cache+leakage+management.+In+International+Symposium+on+Low+Power+Electronics+and+Design.+262%2D%2D267.+10.1145%2F1165573.1165636+
http://scholar.google.com/scholar?hl=en&q=Pietro+Mercati%2C+Francesco+Paterna%2C+Andrea+Bartolini%2C+Luca+Benini%2C+and+Tajana+Simunic+Rosing.+2014.+Dynamic+variability+management+in+mobile+multicore+processors+under+lifetime+constraints.+In+International+Conference+on+Computer+Design.+448%2D%2D455.
http://scholar.google.com/scholar?hl=en&q=Kartikey+Mittal%2C+Arpit+Joshi%2C+and+Madhu+Mutyam.+2011.+Timing+variation-aware+scheduling+and+resource+binding+in+high-level+synthesis.+ACM+Transactions+on+Design+Automation+of+Electronic+Systems+%28TODAES%29+16%2C+4+%282011%29%2C+40.+10.1145%2F2003695.2003700+
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal.+2014.+A+survey+of+architectural+techniques+for+improving+cache+power+efficiency.+Elsevier+Sustainable+Computing%3A+Informatics+and+Systems+4%2C+1+%28March+2014%29%2C+33%2D%2D43.
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal.+2015.+A+survey+of+architectural+techniques+for+near-threshold+computing.+ACM+Journal+on+Emerging+Technologies+in+Computing+Systems+12%2C+4%2C+46%3A1%2D%2D46%3A26.+10.1145%2F2821510+
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal+and+Jeffrey+Vetter.+2015a.+A+survey+of+techniques+for+architecting+DRAM+caches.+IEEE+Transactions+on+Parallel+and+Distributed+Systems+%28TPDS%29.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTPDS.2015.2461155
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal+and+Jeffrey+Vetter.+2015b.+A+survey+of+techniques+for+modeling+and+improving+reliability+of+computing+systems.+IEEE+Transactions+on+Parallel+and+Distributed+Systems.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTPDS.2015.2426179
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal+and+Jeffrey+S.+Vetter.+2015c.+AYUSH%3A+A+technique+for+extending+lifetime+of+SRAM-NVM+hybrid+caches.+IEEE+Computer+Architecture+Letters+14%2C+2%2C+115%2D%2D118.+10.1109%2FLCA.2014.2355193+
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal%2C+Jeffrey+S.+Vetter%2C+and+Dong+Li.+2014.+LastingNVCache%3A+Extending+the+Lifetime+of+Non-Volatile+Caches+Using+Intra-Set+Wear-Leveling.+Technical+Report+ORNL%2FTM-2014%2F374.+Oak+Ridge+National+Laboratory%2C+USA.
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal%2C+Jeffrey+S.+Vetter%2C+and+Dong+Li.+2015.+A+survey+of+architectural+approaches+for+managing+embedded+DRAM+and+non-volatile+on-chip+caches.+IEEE+Transactions+on+Parallel+and+Distributed+Systems+%28TPDS%29+26%2C+6%2C+1524%2D%2D1537.
http://scholar.google.com/scholar?hl=en&q=Mahmoud+Momtazpour%2C+Mahboobeh+Ghorbani%2C+Maziar+Goudarzi%2C+and+Esmaeil+Sanaei.+2011.+Simultaneous+variation-aware+architecture+exploration+and+task+scheduling+for+MPSoC+energy+minimization.+In+Great+Lakes+Symposium+on+VLSI.+271%2D%2D276.+10.1145%2F1973009.1973063+
http://scholar.google.com/scholar?hl=en&q=Timothy+Prickett+Morgan.+2014.+http%3A%2F%2Fwww.enterprisetech.com%2F2014%2F08%2F13%2Foracle-cranks-cores-32-sparc-m7-chip%2F.+%282014%29.
http://scholar.google.com/scholar?hl=en&q=Nayan+V.+Mujadiya.+2009.+Instruction+scheduling+for+VLIW+processors+under+variation+scenario.+In+International+Symposium+on+Systems%2C+Architectures%2C+Modeling%2C+and+Simulation.+33%2D%2D40.+
http://scholar.google.com/scholar?hl=en&q=Madhu+Mutyam+and+Vijaykrishnan+Narayanan.+2007.+Working+with+process+variation+aware+caches.+In+Design%2C+Automation+%26+Test+in+Europe+Conference+%26+Exhibition+%28DATE%26rsquo%3B%26+Exhibition+%28DATE%26rsquo%3B%E2%80%9907%29.+1%2D%2D6.+
http://scholar.google.com/scholar?hl=en&q=Serkan+Ozdemir%2C+Yan+Pan%2C+Abhishek+Das%2C+Gokhan+Memik%2C+Gabriel+Loh%2C+and+Alok+Choudhary.+2010.+Quantifying+and+coping+with+parametric+variations+in+3D-stacked+microarchitectures.+In+Design+Automation+Conference.+144%2D%2D149.+10.1145%2F1837274.1837312+
http://scholar.google.com/scholar?hl=en&q=Serkan+Ozdemir%2C+Debjit+Sinha%2C+Gokhan+Memik%2C+Jonathan+Adams%2C+and+Hai+Zhou.+2006.+Yield-aware+cache+architectures.+In+International+Symposium+on+Microarchitecture.+15%2D%2D25.+10.1109%2FMICRO.2006.52+
http://scholar.google.com/scholar?hl=en&q=Gianluca+Palermo%2C+Cristina+Silvano%2C+and+Vittorio+Zaccaria.+2012.+A+variability-aware+robust+design+space+exploration+methodology+for+on-chip+multiprocessors+subject+to+application-specific+constraints.+ACM+Transactions+on+Embedded+Computing+Systems+%28TECS%29+11%2C+2+%282012%29%2C+29.+10.1145%2F2220336.2220341+
http://scholar.google.com/scholar?hl=en&q=Yan+Pan%2C+Joonho+Kong%2C+Serkan+Ozdemir%2C+Gokhan+Memik%2C+and+Sung+Woo+Chung.+2009.+Selective+wordline+voltage+boosting+for+caches+to+manage+yield+under+process+variations.+In+Design+Automation+Conference.+57%2D%2D62.+10.1145%2F1629911.1629929+
http://scholar.google.com/scholar?hl=en&q=Abu+Saad+Papa+and+Madhu+Mutyam.+2008.+Power+management+of+variation+aware+chip+multiprocessors.+In+ACM+Great+Lakes+Symposium+on+VLSI.+423%2D%2D428.+10.1145%2F1366110.1366211+
http://scholar.google.com/scholar?hl=en&q=Junyoung+Park%2C+H.+Mert+Ustun%2C+and+Jacob+A.+Abraham.+2012.+Run-time+prediction+of+the+optimal+performance+point+in+DVS-based+dynamic+thermal+management.+In+International+Conference+on+VLSI+Design+%28VLSID%E2%80%9912%29.+IEEE%2C+155%2D%2D160.+10.1109%2FVLSID.2012.63+
http://scholar.google.com/scholar?hl=en&q=Francesco+Paterna%2C+Andrea+Acquaviva%2C+Alberto+Caprara%2C+Francesco+Papariello%2C+Giuseppe+Desoli%2C+and+Luca+Benini.+2012.+Variability-aware+task+allocation+for+energy-efficient+quality+of+service+provisioning+in+embedded+streaming+multimedia+applications.+IEEE+Transactions+on+Computers+61%2C+7+%282012%29%2C+939%2D%2D953.+10.1109%2FTC.2011.127+
http://scholar.google.com/scholar?hl=en&q=Somnath+Paul+and+Swarup+Bhunia.+2011.+Dynamic+transfer+of+computation+to+processor+cache+for+yield+and+reliability+improvement.+IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems+19%2C+8+%282011%29%2C+1368%2D%2D1379.+10.1109%2FTVLSI.2010.2049389+
http://scholar.google.com/scholar?hl=en&q=Somnath+Paul%2C+Fang+Cai%2C+Xinmiao+Zhang%2C+and+Swarup+Bhunia.+2011.+Reliability-driven+ECC+allocation+for+multiple+bit+error+resilience+in+processor+cache.+IEEE+Transactions+on+Computers+60%2C+1+%282011%29%2C+20%2D%2D34.+10.1109%2FTC.2010.203+
http://scholar.google.com/scholar?hl=en&q=Matthew+Poremba%2C+Sparsh+Mittal%2C+Dong+Li%2C+Jeffrey+S.+Vetter%2C+and+Yuan+Xie.+2015.+DESTINY%3A+A+tool+for+modeling+emerging+3D+NVM+and+eDRAM+caches.+In+IEEE+Design+Automation+and+Test+in+Europe.+1543%2D%2D1546.+
http://scholar.google.com/scholar?hl=en&q=Bharathwaj+Raghunathan%2C+Yatish+Turakhia%2C+Siddharth+Garg%2C+and+Diana+Marculescu.+2013.+Cherry-picking%3A+Exploiting+process+variations+in+dark-silicon+homogeneous+chip+multi-processors.+In+Conference+on+Design%2C+Automation+and+Test+in+Europe.+39%2D%2D44.+
http://scholar.google.com/scholar?hl=en&q=Abbas+Rahimi%2C+Daniele+Cesarini%2C+Andrea+Marongiu%2C+Rajesh+K.+Gupta%2C+and+Luca+Benini.+2015.+Task+scheduling+strategies+to+mitigate+hardware+variability+in+embedded+shared+memory+clusters.+In+Design+Automation+Conference.+10.1145%2F2744769.2744915+
http://scholar.google.com/scholar?hl=en&q=Krishna+K.+Rangan%2C+Michael+D.+Powell%2C+Gu-Yeon+Wei%2C+and+David+Brooks.+2011.+Achieving+uniform+performance+and+maximizing+throughput+in+the+presence+of+heterogeneity.+In+International+Symposium+on+High+Performance+Computer+Architecture.+3%2D%2D14.+
http://scholar.google.com/scholar?hl=en&q=Sherief+Reda%2C+Aung+Si%2C+and+R.+Bahar.+2009.+Reducing+the+leakage+and+timing+variability+of+2D+ICs+using+3D+ICs.+In+International+Symposium+on+Low+Power+Electronics+and+Design+%28ISLPED%E2%80%9909%29.+283%2D%2D286.+10.1145%2F1594233.1594303+
http://scholar.google.com/scholar?hl=en&q=Semeen+Rehman%2C+Florian+Kriebel%2C+Duo+Sun%2C+Muhammad+Shafique%2C+and+J%C3%B6rg+Henkel.+2014.+dTune%3A+Leveraging+reliable+code+generation+for+adaptive+dependability+tuning+under+process+variation+and+aging-induced+effects.+Design+Automation+Conference.+1%2D%2D6.+10.1145%2F2593069.2593127+
http://scholar.google.com/scholar?hl=en&q=Bogdan+F.+Romanescu%2C+Michael+E.+Bauer%2C+Sule+Ozev%2C+and+Daniel+J.+Sorin.+2007.+VariaSim%3A+Simulating+circuits+and+systems+in+the+presence+of+process+variability.+ACM+SIGARCH+Computer+Architecture+News+35%2C+5+%282007%29%2C+45%2D%2D48.+10.1145%2F1360464.1360465+
http://scholar.google.com/scholar?hl=en&q=Bogdan+F.+Romanescu%2C+Michael+E.+Bauer%2C+Sule+Ozev%2C+and+Daniel+J.+Sorin.+2008.+Reducing+the+impact+of+intra-core+process+variability+with+criticality-based+resource+allocation+and+prefetching.+In+Conference+on+Computing+Frontiers.+129%2D%2D138.+10.1145%2F1366230.1366257+
http://scholar.google.com/scholar?hl=en&q=Smruti+Sarangi%2C+Brian+Greskamp%2C+Abhishek+Tiwari%2C+and+Josep+Torrellas.+2008b.+EVAL%3A+Utilizing+processors+with+variation-induced+timing+errors.+In+International+Symposium+on+Microarchitecture.+423%2D%2D434.+10.1109%2FMICRO.2008.4771810+
http://scholar.google.com/scholar?hl=en&q=Smruti+R.+Sarangi%2C+Brian+Greskamp%2C+Radu+Teodorescu%2C+Jun+Nakano%2C+Abhishek+Tiwari%2C+and+Josep+Torrellas.+2008a.+VARIUS%3A+A+model+of+process+variation+and+resulting+timing+errors+for+microarchitects.+IEEE+Transactions+on+Semiconductor+Manufacturing+21%2C+1+%282008%29%2C+3%2D%2D13.
http://scholar.google.com/scholar?hl=en&q=Avesta+Sasan%2C+Kiarash+Amiri%2C+Houman+Homayoun%2C+Ahmed+M.+Eltawil%2C+and+Fadi+J.+Kurdahi.+2012.+Variation+trained+drowsy+cache+%28VTD-cache%29%3A+A+history+trained+variation+aware+drowsy+cache+for+fine+grain+voltage+scaling.+IEEE+Transactions+on+VLSI+Systems+20%2C+4+%282012%29%2C+630%2D%2D642.+10.1109%2FTVLSI.2011.2106523+
http://scholar.google.com/scholar?hl=en&q=Stuart+Schechter%2C+Gabriel+H.+Loh%2C+Karin+Straus%2C+and+Doug+Burger.+2010.+Use+ECP%2C+not+ECC%2C+for+hard+failures+in+resistive+memories.+SIGARCH+Computer+Architecture+News+38+%282010%29%2C+141%2D%2D152.+10.1145%2F1816038.1815980+
http://scholar.google.com/scholar?hl=en&q=Muhammad+Shafique%2C+Lujo+Bauer%2C+and+Jorg+Henkel.+2014.+Adaptive+energy+management+for+dynamically+reconfigurable+processors.+IEEE+Transactions+on+Computer-Aided+Design+of+Integrated+Circuits+and+Systems+33%2C+1+%282014%29%2C+50%2D%2D63.+10.1109%2FTCAD.2013.2282265+
http://scholar.google.com/scholar?hl=en&q=Radu+Teodorescu%2C+Jun+Nakano%2C+Abhishek+Tiwari%2C+and+Josep+Torrellas.+2007.+Mitigating+parameter+variation+with+dynamic+fine-grain+body+biasing.+In+International+Symposium+on+Microarchitecture.+27%2D%2D42.+10.1109%2FMICRO.2007.27+
http://scholar.google.com/scholar?hl=en&q=Radu+Teodorescu+and+Josep+Torrellas.+2008.+Variation-aware+application+scheduling+and+power+management+for+chip+multiprocessors.+ACM+SIGARCH+Computer+Architecture+News+36+%282008%29%2C+363%2D%2D374.+10.1145%2F1394608.1382152+
http://scholar.google.com/scholar?hl=en&q=Abhishek+Tiwari%2C+Smruti+R.+Sarangi%2C+and+Josep+Torrellas.+2007.+ReCycle%3A+Pipeline+adaptation+to+tolerate+process+variation.+ACM+SIGARCH+Computer+Architecture+News+35+%282007%29%2C+323%2D%2D334.+10.1145%2F1273440.1250703+
http://scholar.google.com/scholar?hl=en&q=Abhishek+Tiwari+and+Josep+Torrellas.+2008.+Facelift%3A+Hiding+and+slowing+down+aging+in+multicores.+In+International+Symposium+on+Microarchitecture.+129%2D%2D140.+10.1109%2FMICRO.2008.4771785+
http://scholar.google.com/scholar?hl=en&q=Yuh-Fang+Tsai%2C+Narayanan+Vijaykrishnan%2C+Yuan+Xie%2C+and+Mary+Jane+Irwin.+2005.+Influence+of+leakage+reduction+techniques+on+delay%2Fleakage+uncertainty.+In+International+Conference+on+VLSI+Design.+374%2D%2D379.+10.1109%2FICVD.2005.111+
http://scholar.google.com/scholar?hl=en&q=James+W.+Tschanz%2C+James+T.+Kao%2C+Siva+G.+Narendra%2C+Raj+Nair%2C+Dimitri+Antoniadis%2C+Anantha+P.+Chandrakasan%2C+and+Vivek+De.+2002.+Adaptive+body+bias+for+reducing+impacts+of+die-to-die+and+within-die+parameter+variations+on+microprocessor+frequency+and+leakage.+IEEE+Journal+of+Solid-State+Circuits+37%2C+11+%282002%29%2C+1396%2D%2D1402.
http://scholar.google.com/scholar?hl=en&q=Jeffrey+Vetter+and+Sparsh+Mittal.+2015.+Opportunities+for+nonvolatile+memory+systems+in+extreme-scale+high+performance+computing.+Computing+in+Science+and+Engineering+17%2C+2+%282015%29%2C+73%2D%2D82.
http://scholar.google.com/scholar?hl=en&q=Jue+Wang%2C+Xiangyu+Dong%2C+and+Yuan+Xie.+2012.+Point+and+discard%3A+A+hard-error-tolerant+architecture+for+non-volatile+last+level+caches.+In+Design+Automation+Conference.+253%2D%2D258.+10.1145%2F2228360.2228407+
http://scholar.google.com/scholar?hl=en&q=Jue+Wang%2C+Xiangyu+Dong%2C+and+Yuan+Xie.+2014.+ProactiveDRAM%3A+A+DRAM-initiated+retention+management+scheme.+In+International+Conference+on+Computer+Design+%28ICCD%E2%80%9914%29.+22%2D%2D27.
http://scholar.google.com/scholar?hl=en&q=Lucas+Wanner%2C+Liangzhen+Lai%2C+Abbas+Rahimi%2C+Mark+Gottscho%2C+Pietro+Mercati%2C+Chu-Hsiang+Huang%2C+Frederic+Sala%2C+Yuvraj+Agarwal%2C+Lara+Dolecek%2C+Nikil+Dutt%2C+Puneet+Gupta%2C+Rajesh+Gupta%2C+Ranjit+Jhala%2C+Rakesh+Kumar%2C+Sorin+Lerner%2C+Subhasish+Mitra%2C+Alexandru+Nicolau%2C+Tajana+Simunic+Rosing%2C+Mani+B.+Srivastava%2C+Steve+Swanson%2C+Dennis+Sylvester%2C+and+Yuanyuan+Zhou.+2015.+NSF+expedition+on+variability-aware+software%3A+Recent+results+and+contributions.+it-Information+Technology+57%2C+3+%282015%29%2C+181%2D%2D198.
http://scholar.google.com/scholar?hl=en&q=Chris+Wilkerson%2C+Alaa+R.+Alameldeen%2C+Zeshan+Chishti%2C+Wei+Wu%2C+Dinesh+Somasekhar%2C+and+Shih-lien+Lu.+2010.+Reducing+cache+power+with+low-cost%2C+multi-bit+error-correcting+codes.+ACM+SIGARCH+Computer+Architecture+News+38%2C+3+%282010%29%2C+83%2D%2D93.+10.1145%2F1816038.1815973+
http://scholar.google.com/scholar?hl=en&q=Guihai+Yan%2C+Xiaoyao+Liang%2C+Yinhe+Han%2C+and+Xiaowei+Li.+2010.+Leveraging+the+core-level+complementary+effects+of+PVT+variations+to+reduce+timing+emergencies+in+multi-core+processors.+ACM+SIGARCH+Computer+Architecture+News+38+%282010%29%2C+485%2D%2D496.+10.1145%2F1816038.1816025+
http://scholar.google.com/scholar?hl=en&q=Doe+Hyun+Yoon%2C+Naveen+Muralimanohar%2C+Jichuan+Chang%2C+Parthasarathy+Ranganathan%2C+Norman+P.+Jouppi%2C+and+Mattan+Erez.+2011.+FREE-p%3A+Protecting+non-volatile+memory+against+both+hard+and+soft+errors.+In+International+Symposium+on+High+Performance+Computer+Architecture.+466%2D%2D477.+
http://scholar.google.com/scholar?hl=en&q=J.+Yun%2C+S.+Lee%2C+and+S.+Yoo.+2014.+Dynamic+wear+leveling+for+phase-change+memories+with+endurance+variations.+IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems+23%2C+9%2C+1604%2D%2D1615.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTVLSI.2014.2350073
http://scholar.google.com/scholar?hl=en&q=Lide+Zhang%2C+Lan+S.+Bai%2C+Robert+P.+Dick%2C+Li+Shang%2C+and+Russ+Joseph.+2009.+Process+variation+characterization+of+chip-level+multiprocessors.+In+Design+Automation+Conference.+694%2D%2D697.+10.1145%2F1629911.1630092+
http://scholar.google.com/scholar?hl=en&q=Wangyuan+Zhang+and+Tao+Li.+2009.+Characterizing+and+mitigating+the+impact+of+process+variations+on+phase+change+based+memory+systems.+In+IEEE%2FACM+International+Symposium+on+Microarchitecture.+2%2D%2D13.+10.1145%2F1669112.1669116+
http://scholar.google.com/scholar?hl=en&q=Bo+Zhao%2C+Yu+Du%2C+Youtao+Zhang%2C+and+Jun+Yang.+2009.+Variation-tolerant+non-uniform+3D+cache+management+in+die+stacked+multicore+processor.+In+IEEE%2FACM+international+Symposium+on+Microarchitecture.+222%2D%2D231.+10.1145%2F1669112.1669141+
http://scholar.google.com/scholar?hl=en&q=Mengying+Zhao%2C+Lei+Jiang%2C+Youtao+Zhang%2C+and+Chun+Jason+Xue.+2014.+SLC-enabled+Wear+Leveling+for+MLC+PCM+Considering+Process+Variation.+In+Design+Automation+Conference.+1%2D%2D6.+10.1145%2F2593069.2593217+
http://scholar.google.com/scholar?hl=en&q=Yi+Zhou%2C+Chao+Zhang%2C+Guangyu+Sun%2C+Kun+Wang%2C+and+Yu+Zhang.+2013.+Asymmetric-access+aware+optimization+for+STT-RAM+caches+with+process+variations.+In+Great+Lakes+Symposium+on+VLSI.+143%2D%2D148.+10.1145%2F2483028.2483079+
