Warning (10268): Verilog HDL information at colorBGD_example.sv(843): always construct contains both blocking and non-blocking assignments File: C:/Users/amaan/Documents/ECE385_FinalProj/colorBGD/colorBGD_example.sv Line: 843
Info (10281): Verilog HDL Declaration information at colorBGD_example.sv(534): object "S1" differs only in case from object "s1" in the same scope File: C:/Users/amaan/Documents/ECE385_FinalProj/colorBGD/colorBGD_example.sv Line: 534
Info (10281): Verilog HDL Declaration information at colorBGD_example.sv(595): object "S2" differs only in case from object "s2" in the same scope File: C:/Users/amaan/Documents/ECE385_FinalProj/colorBGD/colorBGD_example.sv Line: 595
Warning (10268): Verilog HDL information at snake.sv(41): always construct contains both blocking and non-blocking assignments File: C:/Users/amaan/Documents/ECE385_FinalProj/snake.sv Line: 41
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/amaan/Documents/ECE385_FinalProj/finalprojsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/amaan/Documents/ECE385_FinalProj/finalprojsoc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at finalprojsoc_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/amaan/Documents/ECE385_FinalProj/finalprojsoc/synthesis/submodules/finalprojsoc_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalprojsoc_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/amaan/Documents/ECE385_FinalProj/finalprojsoc/synthesis/submodules/finalprojsoc_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at finalprojsoc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/amaan/Documents/ECE385_FinalProj/finalprojsoc/synthesis/submodules/finalprojsoc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalprojsoc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/amaan/Documents/ECE385_FinalProj/finalprojsoc/synthesis/submodules/finalprojsoc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at finalprojsoc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/amaan/Documents/ECE385_FinalProj/finalprojsoc/synthesis/submodules/finalprojsoc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalprojsoc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/amaan/Documents/ECE385_FinalProj/finalprojsoc/synthesis/submodules/finalprojsoc_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/amaan/Documents/ECE385_FinalProj/HexDriver.sv Line: 23
Warning (10268): Verilog HDL information at snake2.sv(39): always construct contains both blocking and non-blocking assignments File: C:/Users/amaan/Documents/ECE385_FinalProj/snake2.sv Line: 39
Warning (10268): Verilog HDL information at ISDU.sv(52): always construct contains both blocking and non-blocking assignments File: C:/Users/amaan/Documents/ECE385_FinalProj/ISDU.sv Line: 52
Warning (10268): Verilog HDL information at ISDU.sv(77): always construct contains both blocking and non-blocking assignments File: C:/Users/amaan/Documents/ECE385_FinalProj/ISDU.sv Line: 77
Warning (10268): Verilog HDL information at animation_stateMachine.sv(34): always construct contains both blocking and non-blocking assignments File: C:/Users/amaan/Documents/ECE385_FinalProj/animation_stateMachine.sv Line: 34
