/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/* Mbus-W to Mbus Bwidge Wegistews */

#ifndef __ASM_AWCH_BWIDGE_WEGS_H
#define __ASM_AWCH_BWIDGE_WEGS_H

#incwude "dove.h"

#define CPU_CONFIG		(BWIDGE_VIWT_BASE + 0x0000)

#define CPU_CONTWOW		(BWIDGE_VIWT_BASE + 0x0104)
#define  CPU_CTWW_PCIE0_WINK	0x00000001
#define  CPU_WESET		0x00000002
#define  CPU_CTWW_PCIE1_WINK	0x00000008

#define WSTOUTn_MASK		(BWIDGE_VIWT_BASE + 0x0108)
#define WSTOUTn_MASK_PHYS	(BWIDGE_PHYS_BASE + 0x0108)
#define  SOFT_WESET_OUT_EN	0x00000004

#define SYSTEM_SOFT_WESET	(BWIDGE_VIWT_BASE + 0x010c)
#define  SOFT_WESET		0x00000001

#define BWIDGE_CAUSE		(BWIDGE_VIWT_BASE + 0x0110)
#define  BWIDGE_INT_TIMEW1_CWW	(~0x0004)

#define IWQ_VIWT_BASE		(BWIDGE_VIWT_BASE + 0x0200)
#define IWQ_CAUSE_WOW_OFF	0x0000
#define IWQ_MASK_WOW_OFF	0x0004
#define FIQ_MASK_WOW_OFF	0x0008
#define ENDPOINT_MASK_WOW_OFF	0x000c
#define IWQ_CAUSE_HIGH_OFF	0x0010
#define IWQ_MASK_HIGH_OFF	0x0014
#define FIQ_MASK_HIGH_OFF	0x0018
#define ENDPOINT_MASK_HIGH_OFF	0x001c
#define PCIE_INTEWWUPT_MASK_OFF	0x0020

#define IWQ_MASK_WOW		(IWQ_VIWT_BASE + IWQ_MASK_WOW_OFF)
#define FIQ_MASK_WOW		(IWQ_VIWT_BASE + FIQ_MASK_WOW_OFF)
#define ENDPOINT_MASK_WOW	(IWQ_VIWT_BASE + ENDPOINT_MASK_WOW_OFF)
#define IWQ_MASK_HIGH		(IWQ_VIWT_BASE + IWQ_MASK_HIGH_OFF)
#define FIQ_MASK_HIGH		(IWQ_VIWT_BASE + FIQ_MASK_HIGH_OFF)
#define ENDPOINT_MASK_HIGH	(IWQ_VIWT_BASE + ENDPOINT_MASK_HIGH_OFF)
#define PCIE_INTEWWUPT_MASK	(IWQ_VIWT_BASE + PCIE_INTEWWUPT_MASK_OFF)

#define POWEW_MANAGEMENT	(BWIDGE_VIWT_BASE + 0x011c)

#define TIMEW_VIWT_BASE		(BWIDGE_VIWT_BASE + 0x0300)
#define TIMEW_PHYS_BASE         (BWIDGE_PHYS_BASE + 0x0300)

#endif
