{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 22:03:58 2019 " "Info: Processing started: Mon Nov 25 22:03:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_vhd -c top_level_vhd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_vhd -c top_level_vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioral " "Info: Found design unit 1: counter-behavioral" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCKDIV-behavioral " "Info: Found design unit 1: CLOCKDIV-behavioral" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLOCKDIV " "Info: Found entity 1: CLOCKDIV" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_rom_vhd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file color_rom_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_rom_vhd-behavioral " "Info: Found design unit 1: color_rom_vhd-behavioral" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 color_rom_vhd " "Info: Found entity 1: color_rom_vhd" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_vhd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_vhd-behavioral " "Info: Found design unit 1: display_vhd-behavioral" {  } { { "display_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/display_vhd.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display_vhd " "Info: Found entity 1: display_vhd" {  } { { "display_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/display_vhd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vhd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_vhd-SYN " "Info: Found design unit 1: pll_vhd-SYN" {  } { { "pll_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/pll_vhd.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll_vhd " "Info: Found entity 1: pll_vhd" {  } { { "pll_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/pll_vhd.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_vhd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top_level_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_vhd-behavioral " "Info: Found design unit 1: top_level_vhd-behavioral" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_level_vhd " "Info: Found entity 1: top_level_vhd" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behavioral " "Info: Found design unit 1: vga-behavioral" {  } { { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file maze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maze-FSM " "Info: Found design unit 1: maze-FSM" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 maze " "Info: Found entity 1: maze" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_vhd " "Info: Elaborating entity \"top_level_vhd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0 top_level_vhd.vhd(22) " "Warning (10541): VHDL Signal Declaration warning at top_level_vhd.vhd(22): used implicit default value for signal \"GPIO_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR top_level_vhd.vhd(23) " "Warning (10541): VHDL Signal Declaration warning at top_level_vhd.vhd(23): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_vhd display_vhd:module_vga " "Info: Elaborating entity \"display_vhd\" for hierarchy \"display_vhd:module_vga\"" {  } { { "top_level_vhd.vhd" "module_vga" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK display_vhd.vhd(30) " "Warning (10541): VHDL Signal Declaration warning at display_vhd.vhd(30): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/display_vhd.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK display_vhd.vhd(31) " "Warning (10541): VHDL Signal Declaration warning at display_vhd.vhd(31): used implicit default value for signal \"VGA_BLANK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/display_vhd.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga display_vhd:module_vga\|vga:vga_driver0 " "Info: Elaborating entity \"vga\" for hierarchy \"display_vhd:module_vga\|vga:vga_driver0\"" {  } { { "display_vhd.vhd" "vga_driver0" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/display_vhd.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_rom_vhd display_vhd:module_vga\|color_rom_vhd:color_rom0 " "Info: Elaborating entity \"color_rom_vhd\" for hierarchy \"display_vhd:module_vga\|color_rom_vhd:color_rom0\"" {  } { { "display_vhd.vhd" "color_rom0" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/display_vhd.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_life1 color_rom_vhd.vhd(177) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(177): signal \"r_life1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g_life1 color_rom_vhd.vhd(177) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(177): signal \"g_life1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_life1 color_rom_vhd.vhd(177) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(177): signal \"b_life1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_life2 color_rom_vhd.vhd(179) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(179): signal \"r_life2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g_life2 color_rom_vhd.vhd(179) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(179): signal \"g_life2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_life2 color_rom_vhd.vhd(179) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(179): signal \"b_life2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_life3 color_rom_vhd.vhd(181) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(181): signal \"r_life3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g_life3 color_rom_vhd.vhd(181) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(181): signal \"g_life3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_life3 color_rom_vhd.vhd(181) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(181): signal \"b_life3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_red color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"o_red\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_green color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"o_green\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_blue color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"o_blue\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_life1 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"r_life1\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g_life1 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"g_life1\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_life1 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"b_life1\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_life2 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"r_life2\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g_life2 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"g_life2\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_life2 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"b_life2\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_life3 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"r_life3\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g_life3 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"g_life3\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_life3 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"b_life3\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:pos_counter " "Info: Elaborating entity \"counter\" for hierarchy \"counter:pos_counter\"" {  } { { "top_level_vhd.vhd" "pos_counter" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "obs1_row counter.vhd(39) " "Warning (10540): VHDL Signal Declaration warning at counter.vhd(39): used explicit default value for signal \"obs1_row\" because signal was never assigned a value" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "obs1_column counter.vhd(40) " "Warning (10540): VHDL Signal Declaration warning at counter.vhd(40): used explicit default value for signal \"obs1_column\" because signal was never assigned a value" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "obs2_row counter.vhd(41) " "Warning (10540): VHDL Signal Declaration warning at counter.vhd(41): used explicit default value for signal \"obs2_row\" because signal was never assigned a value" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "obs2_column counter.vhd(42) " "Warning (10540): VHDL Signal Declaration warning at counter.vhd(42): used explicit default value for signal \"obs2_column\" because signal was never assigned a value" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "obs3_column counter.vhd(116) " "Warning (10631): VHDL Process Statement warning at counter.vhd(116): inferring latch(es) for signal or variable \"obs3_column\", which holds its previous value in one or more paths through the process" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 116 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "obs4_column counter.vhd(142) " "Warning (10631): VHDL Process Statement warning at counter.vhd(142): inferring latch(es) for signal or variable \"obs4_column\", which holds its previous value in one or more paths through the process" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[0\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[0\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[1\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[1\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[2\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[2\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[3\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[3\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[4\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[4\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[5\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[5\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[6\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[6\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[7\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[7\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[8\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[8\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[9\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[9\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[0\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[0\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[1\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[1\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[2\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[2\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[3\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[3\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[4\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[4\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[5\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[5\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[6\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[6\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[7\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[7\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[8\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[8\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[9\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[9\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKDIV counter:pos_counter\|CLOCKDIV:obj_clock " "Info: Elaborating entity \"CLOCKDIV\" for hierarchy \"counter:pos_counter\|CLOCKDIV:obj_clock\"" {  } { { "counter.vhd" "obj_clock" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 255 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "div clockdiv.vhd(15) " "Warning (10631): VHDL Process Statement warning at clockdiv.vhd(15): inferring latch(es) for signal or variable \"div\", which holds its previous value in one or more paths through the process" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[0\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[0\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[1\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[1\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[2\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[2\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[3\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[3\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[4\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[4\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[5\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[5\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[6\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[6\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[7\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[7\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[8\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[8\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[9\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[9\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[10\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[10\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[11\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[11\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[12\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[12\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[13\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[13\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[14\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[14\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[15\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[15\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[16\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[16\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[17\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[17\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[18\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[18\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[19\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[19\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[20\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[20\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[21\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[21\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[22\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[22\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[23\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[23\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[24\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[24\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[25\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[25\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[26\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[26\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[27\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[27\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[28\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[28\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[29\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[29\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[30\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[30\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[31\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[31\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maze maze:fsm " "Info: Elaborating entity \"maze\" for hierarchy \"maze:fsm\"" {  } { { "top_level_vhd.vhd" "fsm" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z maze.vhd(66) " "Warning (10631): VHDL Process Statement warning at maze.vhd(66): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resetcounter maze.vhd(66) " "Warning (10631): VHDL Process Statement warning at maze.vhd(66): inferring latch(es) for signal or variable \"resetcounter\", which holds its previous value in one or more paths through the process" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetcounter maze.vhd(66) " "Info (10041): Inferred latch for \"resetcounter\" at maze.vhd(66)" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] maze.vhd(66) " "Info (10041): Inferred latch for \"z\[0\]\" at maze.vhd(66)" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] maze.vhd(66) " "Info (10041): Inferred latch for \"z\[1\]\" at maze.vhd(66)" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] maze.vhd(66) " "Info (10041): Inferred latch for \"z\[2\]\" at maze.vhd(66)" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] maze.vhd(66) " "Info (10041): Inferred latch for \"z\[3\]\" at maze.vhd(66)" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] maze.vhd(66) " "Info (10041): Inferred latch for \"z\[4\]\" at maze.vhd(66)" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[7\] display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[5\] " "Info: Duplicate LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[7\]\" merged with LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[5\]\"" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[6\] display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[5\] " "Info: Duplicate LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[6\]\" merged with LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[5\]\"" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[4\] display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\] " "Info: Duplicate LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[4\]\" merged with LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\]\"" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[7\] display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\] " "Info: Duplicate LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[7\]\" merged with LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\]\"" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[4\] display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\] " "Info: Duplicate LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[4\]\" merged with LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\]\"" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[7\] display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\] " "Info: Duplicate LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[7\]\" merged with LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\]\"" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[2\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[3\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[4\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[5\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[6\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[2\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[3\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[5\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[6\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[2\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[3\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[4\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[5\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[7\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "maze:fsm\|resetcounter " "Warning: Latch maze:fsm\|resetcounter has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|state.start " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|state.start" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 52 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_CLK GND " "Warning (13410): Pin \"VGA_CLK\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_BLANK GND " "Warning (13410): Pin \"VGA_BLANK\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Warning (13410): Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Warning (13410): Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Warning (13410): Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Warning (13410): Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Warning (13410): Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[5\] GND " "Warning (13410): Pin \"GPIO_0\[5\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Warning (13410): Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Warning (13410): Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Warning (13410): Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Warning (13410): Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Warning (13410): Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[11\] GND " "Warning (13410): Pin \"GPIO_0\[11\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[12\] GND " "Warning (13410): Pin \"GPIO_0\[12\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[13\] GND " "Warning (13410): Pin \"GPIO_0\[13\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[14\] GND " "Warning (13410): Pin \"GPIO_0\[14\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[15\] GND " "Warning (13410): Pin \"GPIO_0\[15\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[16\] GND " "Warning (13410): Pin \"GPIO_0\[16\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[17\] GND " "Warning (13410): Pin \"GPIO_0\[17\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[18\] GND " "Warning (13410): Pin \"GPIO_0\[18\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[19\] GND " "Warning (13410): Pin \"GPIO_0\[19\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[20\] GND " "Warning (13410): Pin \"GPIO_0\[20\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[21\] GND " "Warning (13410): Pin \"GPIO_0\[21\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[22\] GND " "Warning (13410): Pin \"GPIO_0\[22\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[23\] GND " "Warning (13410): Pin \"GPIO_0\[23\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[24\] GND " "Warning (13410): Pin \"GPIO_0\[24\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[25\] GND " "Warning (13410): Pin \"GPIO_0\[25\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[26\] GND " "Warning (13410): Pin \"GPIO_0\[26\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[27\] GND " "Warning (13410): Pin \"GPIO_0\[27\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[28\] GND " "Warning (13410): Pin \"GPIO_0\[28\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[29\] GND " "Warning (13410): Pin \"GPIO_0\[29\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[30\] GND " "Warning (13410): Pin \"GPIO_0\[30\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[31\] GND " "Warning (13410): Pin \"GPIO_0\[31\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[32\] GND " "Warning (13410): Pin \"GPIO_0\[32\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[33\] GND " "Warning (13410): Pin \"GPIO_0\[33\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[34\] GND " "Warning (13410): Pin \"GPIO_0\[34\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[35\] GND " "Warning (13410): Pin \"GPIO_0\[35\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|obs3_row\[7\] High " "Critical Warning (18010): Register counter:pos_counter\|obs3_row\[7\] will power up to High" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 123 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|obs3_row\[5\] Low " "Critical Warning (18010): Register counter:pos_counter\|obs3_row\[5\] will power up to Low" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 123 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|obs3_row\[3\] Low " "Critical Warning (18010): Register counter:pos_counter\|obs3_row\[3\] will power up to Low" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 123 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|obs3_row\[2\] Low " "Critical Warning (18010): Register counter:pos_counter\|obs3_row\[2\] will power up to Low" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 123 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_column\[7\] Low " "Critical Warning (18010): Register counter:pos_counter\|count_column\[7\] will power up to Low" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_column\[3\] High " "Critical Warning (18010): Register counter:pos_counter\|count_column\[3\] will power up to High" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_column\[1\] High " "Critical Warning (18010): Register counter:pos_counter\|count_column\[1\] will power up to High" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_column\[0\] Low " "Critical Warning (18010): Register counter:pos_counter\|count_column\[0\] will power up to Low" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_row\[7\] Low " "Critical Warning (18010): Register counter:pos_counter\|count_row\[7\] will power up to Low" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_row\[5\] High " "Critical Warning (18010): Register counter:pos_counter\|count_row\[5\] will power up to High" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_row\[2\] High " "Critical Warning (18010): Register counter:pos_counter\|count_row\[2\] will power up to High" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1379 " "Info: Implemented 1379 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Info: Implemented 68 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1304 " "Info: Implemented 1304 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 146 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 22:04:09 2019 " "Info: Processing ended: Mon Nov 25 22:04:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
