# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab4-1_2.srcs/sources_1/imports/lab4" \
"../../../../lab4-1_2.srcs/sources_1/new/SCPU_ctrl.v" \
"../../../../lab4-1_2.srcs/sim_1/new/SCPU_ctrl_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
