# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../XADC_UART.srcs/sources_1/new/main.vhd" \
"../../../../XADC_UART.srcs/sources_1/new/minimal_uart_tx.vhd" \
"../../../../XADC_UART.srcs/sources_1/new/xadc_wiz_1.vhd" \
"../../../../XADC_UART.srcs/sim_1/new/main_tb.vhd" \

# Do not sort compile order
nosort
