--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

Design file:              dlx_toplevel.ncd
Physical constraint file: dlx_toplevel.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
386 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X56Y74.C3  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X48Y61.B6  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X54Y74.C4  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X46Y85.B1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X46Y85.B5  !
 ! N64                               SLICE_X58Y73.A    SLICE_X46Y85.B2  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X39Y69.A6  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X56Y78.B2  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X56Y78.B3  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X56Y78.A2  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X56Y78.A3  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X58Y85.D6  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X58Y85.D4  !
 ! uMM/selector<1>                   SLICE_X55Y81.A    SLICE_X56Y76.C2  !
 ! uMM/selector<2>                   SLICE_X49Y76.C    SLICE_X56Y76.C4  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X58Y74.D4  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X55Y84.D1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X55Y84.D2  !
 ! N64                               SLICE_X58Y73.A    SLICE_X55Y84.D4  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X53Y83.A3  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X57Y84.B1  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X57Y84.B4  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X57Y84.A1  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X57Y84.A4  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X55Y83.D2  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X55Y83.D1  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X58Y87.A3  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X51Y75.A2  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X55Y82.B3  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X55Y82.B4  !
 ! N64                               SLICE_X58Y73.A    SLICE_X55Y82.B1  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X49Y74.C6  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X52Y86.B4  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X52Y86.B3  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X50Y84.D5  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X55Y86.B3  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X55Y86.B5  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X53Y84.CX  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X57Y81.A6  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X54Y86.D3  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X54Y86.D5  !
 ! N64                               SLICE_X58Y73.A    SLICE_X54Y86.D2  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X51Y88.B1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X53Y87.B1  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X53Y87.B2  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X50Y85.D1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y84.D2  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X48Y84.D5  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X59Y75.D6  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X57Y75.A1  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X57Y85.B1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X57Y85.B2  !
 ! N64                               SLICE_X58Y73.A    SLICE_X57Y85.B4  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X57Y81.C6  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X53Y86.C2  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X53Y86.C1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X50Y82.D2  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X54Y85.D5  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X54Y85.D6  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X61Y83.A5  !
 ! CPU0/UF_SFTvar/int1<1>            SLICE_X37Y69.A    SLICE_X53Y65.C2  !
 ! CPU0/ua_mux56_dout<0>             SLICE_X39Y69.B    SLICE_X39Y60.A5  !
 ! CPU0/ua_mux56_dout<1>             SLICE_X39Y69.D    SLICE_X39Y60.B5  !
 ! CPU0/ua_mux56_dout<2>             SLICE_X49Y74.B    SLICE_X39Y60.C3  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X54Y76.A5  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X58Y85.C4  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X58Y85.B1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X55Y85.D1  !
 ! uMM/selector<1>                   SLICE_X55Y81.A    SLICE_X54Y87.A2  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X54Y87.A3  !
 ! uMM/selector<2>                   SLICE_X49Y76.C    SLICE_X54Y87.A4  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X54Y87.A1  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X54Y77.A4  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X53Y83.D5  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X53Y83.D2  !
 ! N64                               SLICE_X58Y73.A    SLICE_X53Y83.D1  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X53Y83.C5  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X52Y83.C2  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X52Y83.C1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X51Y84.B1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X51Y85.D1  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X51Y85.D4  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X55Y83.A4  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X52Y85.D1  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X52Y85.D6  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X53Y88.D6  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X53Y88.C1  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X52Y85.A3  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X52Y88.D6  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X52Y88.C6  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X52Y85.B3  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X52Y85.B6  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X54Y76.C3  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X54Y76.C5  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X57Y87.B1  !
 ! uMM/selector<1>                   SLICE_X55Y81.A    SLICE_X54Y76.C2  !
 ! uMM/selector<2>                   SLICE_X49Y76.C    SLICE_X54Y76.C6  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X49Y83.A2  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X54Y85.B3  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X54Y85.B1  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X54Y85.A1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X54Y85.A3  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X49Y83.A3  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X50Y87.B1  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X50Y87.B2  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X55Y88.D6  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X55Y88.C6  !
 ! uMM/selector<1>                   SLICE_X55Y81.A    SLICE_X54Y87.C4  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X54Y87.C5  !
 ! uMM/selector<2>                   SLICE_X49Y76.C    SLICE_X54Y87.C2  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X50Y75.A4  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X55Y83.C1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X55Y83.C2  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X50Y75.A1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X50Y86.A4  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X50Y86.A2  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X49Y88.D4  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X49Y88.C4  !
 ! uMM/selector<1>                   SLICE_X55Y81.A    SLICE_X56Y84.A3  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X56Y84.A4  !
 ! uMM/selector<2>                   SLICE_X49Y76.C    SLICE_X56Y84.A1  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X49Y83.C5  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X55Y86.A3  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X55Y86.A5  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X49Y83.C4  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y87.C5  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X48Y87.C2  !
 ! uMM/selector<1>                   SLICE_X55Y81.A    SLICE_X59Y86.A1  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X59Y86.A3  !
 ! uMM/selector<2>                   SLICE_X49Y76.C    SLICE_X59Y86.A2  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X50Y83.A1  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X54Y84.D3  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X54Y84.D2  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X50Y83.A3  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X49Y88.A2  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X49Y88.A3  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X51Y89.D5  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X51Y89.C5  !
 ! uMM/selector<1>                   SLICE_X55Y81.A    SLICE_X55Y83.B2  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X55Y83.B4  !
 ! uMM/selector<2>                   SLICE_X49Y76.C    SLICE_X55Y83.B3  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X50Y83.C6  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X54Y85.C2  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X54Y85.C1  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X50Y83.C5  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X53Y87.D6  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X53Y87.D4  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X57Y88.D5  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X57Y88.C5  !
 ! uMM/selector<1>                   SLICE_X55Y81.A    SLICE_X55Y84.A2  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X55Y84.A4  !
 ! uMM/selector<2>                   SLICE_X49Y76.C    SLICE_X55Y84.A1  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X46Y82.A2  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y86.C5  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X53Y81.D5  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X48Y86.D4  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y86.D5  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X57Y86.A3  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X46Y82.A4  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X50Y75.C4  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X54Y83.D1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X54Y83.D2  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X50Y75.C6  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X51Y86.A1  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X51Y86.A2  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X54Y88.D3  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X54Y88.C6  !
 ! uMM/selector<1>                   SLICE_X55Y81.A    SLICE_X55Y81.B2  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X55Y81.B3  !
 ! uMM/selector<2>                   SLICE_X49Y76.C    SLICE_X55Y81.B1  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X46Y82.C4  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y83.A4  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X58Y80.C6  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X48Y83.B4  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y83.B5  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X56Y87.B1  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X46Y82.C2  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X47Y86.A6  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y86.A2  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X43Y87.D5  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X48Y86.B2  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y86.B3  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X58Y89.C2  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X47Y86.A1  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X47Y86.C1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X49Y86.B5  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X42Y84.A4  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X49Y86.C4  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X49Y86.C5  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X57Y85.D2  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X47Y86.C6  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X49Y84.A2  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y88.C4  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X49Y90.B2  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X48Y88.D5  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y88.D4  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X55Y84.C2  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X49Y84.A4  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X49Y84.C4  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X49Y85.B2  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X48Y85.A3  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X49Y85.C5  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X49Y85.C2  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X53Y85.A5  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X49Y84.C2  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X49Y89.A6  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y85.C1  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X53Y91.B1  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X48Y85.D5  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y85.D2  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X59Y88.A3  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X49Y89.A1  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X49Y89.C1  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y89.B6  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X48Y88.A3  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X48Y89.C2  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X48Y89.C1  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X56Y86.B3  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X49Y89.C3  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X55Y76.A6  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X57Y86.B3  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X55Y76.B5  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X55Y76.C6  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X61Y83.B2  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X55Y76.C1  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X50Y76.A6  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X56Y79.B4  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X50Y76.A2  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X52Y75.C6  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X57Y80.C5  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X52Y75.C2  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X50Y76.C4  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X50Y76.C1  !
 ! uMM/selector<1>                   SLICE_X55Y81.A    SLICE_X56Y87.A6  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X56Y87.A3  !
 ! uMM/selector<2>                   SLICE_X49Y76.C    SLICE_X56Y87.A4  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X52Y75.A5  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X52Y82.D2  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X52Y75.A6  !
 ! uMM/selector<1>                   SLICE_X55Y81.A    SLICE_X50Y77.A6  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X50Y77.A1  !
 ! uMM/selector<2>                   SLICE_X49Y76.C    SLICE_X50Y77.A3  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X50Y77.B1  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X50Y77.B3  !
 ! uMM/selector<1>                   SLICE_X55Y81.A    SLICE_X53Y81.B1  !
 ! uMM/selector<0>                   SLICE_X53Y78.B    SLICE_X53Y81.B4  !
 ! uMM/selector<2>                   SLICE_X49Y76.C    SLICE_X53Y81.B5  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X50Y77.C6  !
 ! uMM/N4                            SLICE_X49Y76.D    SLICE_X50Y77.C3  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X49Y60.C1  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X51Y61.D4  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X44Y59.B2  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X49Y60.D6  !
 ! CPU0/ua_mux09_dout<0>             SLICE_X38Y69.B    SLICE_X53Y66.C5  !
 ! CPU0/ua_mux09_dout<1>             SLICE_X37Y69.B    SLICE_X53Y66.D3  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X47Y65.A4  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X47Y65.A3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X47Y65.A1  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X51Y62.C5  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X51Y62.D2  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X42Y64.C3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X49Y62.A2  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X42Y64.C2  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X42Y64.D6  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X51Y62.A4  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X46Y62.B3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X46Y62.C6  !
 ! CPU0/UF_SFTvar/int2<1>            SLICE_X58Y69.B    SLICE_X55Y66.B2  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X43Y67.C1  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X56Y72.B3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X48Y60.D6  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X56Y72.A2  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X54Y64.C4  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X45Y63.C5  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X47Y62.B1  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X45Y63.D4  !
 ! CPU0/UF_SFTvar/int4<1>            SLICE_X59Y68.A    SLICE_X55Y70.B2  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X60Y62.B3  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X47Y62.C6  !
 ! CPU0/UF_SFTvar/int4<0>            SLICE_X53Y66.B    SLICE_X51Y64.D5  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X60Y65.A1  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X47Y65.C4  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X45Y74.C2  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X45Y74.D2  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X50Y62.C2  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X43Y61.C1  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X43Y61.B5  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X53Y72.B4  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X53Y72.A3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X46Y68.C6  !
 ! CPU0/UF_SFTvar1/int4<4>           SLICE_X47Y65.D    SLICE_X49Y63.C2  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X46Y69.B4  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X46Y69.A2  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X46Y72.D4  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X44Y63.B1  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X44Y63.A3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X47Y58.D4  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X46Y70.A2  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X46Y70.C6  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X46Y70.B4  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X47Y61.C5  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X47Y61.B4  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X51Y61.A2  !
 ! CPU0/UF_SFTvar/int8<0>            SLICE_X54Y60.B    SLICE_X53Y59.A1  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X47Y70.A2  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X49Y68.C3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X49Y68.D2  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X44Y63.C3  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X51Y63.A3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X51Y63.B5  !
 ! CPU0/UF_SFTvar/int8<1>            SLICE_X59Y68.B    SLICE_X51Y66.A2  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X47Y66.D4  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X47Y66.C3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X46Y65.C3  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X47Y63.D6  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X47Y63.C3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X36Y64.D4  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X55Y62.A1  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X46Y61.A2  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X36Y64.C5  !
 ! CPU0/UF_SFTvar1/int8<4>           SLICE_X48Y62.C    SLICE_X49Y61.C5  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X46Y65.B4  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X46Y65.A3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X36Y66.D4  !
 ! CPU0/ua_mux42_dout<1>             SLICE_X58Y68.C    SLICE_X56Y54.BX  !
 ! CPU0/ua_mux42_dout<1>             SLICE_X58Y68.C    SLICE_X56Y54.B2  !
 ! dataab_cpu<4>                     SLICE_X50Y78.C    SLICE_X48Y79.A4  !
 ! CPU0/ua_mux44_dout<4>             SLICE_X49Y62.C    SLICE_X56Y55.A1  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X54Y65.B3  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X46Y66.B3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X47Y64.C3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X46Y66.C2  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X54Y65.D4  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X38Y66.B2  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X38Y66.C6  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X45Y64.B4  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X45Y64.A4  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X52Y63.B3  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X42Y65.C3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X42Y65.D3  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X46Y65.D1  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X43Y65.A3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X43Y65.B1  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X46Y61.B3  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X46Y67.A1  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X46Y67.B2  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X51Y63.C5  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X45Y65.D5  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X45Y61.D3  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X46Y62.D5  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X59Y63.C2  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X48Y64.A3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X48Y64.A1  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X54Y65.C5  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X45Y61.C2  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X45Y61.C3  !
 ! CPU0/uf_alu_result<0>             SLICE_X38Y69.A    SLICE_X60Y68.A6  !
 ! CPU0/uf_alu_result<1>             SLICE_X38Y69.C    SLICE_X60Y68.A3  !
 ! CPU0/uf_alu_result<2>             SLICE_X48Y61.A    SLICE_X59Y67.B4  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X53Y79.A3  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X53Y79.A2  !
 ! dataab_cpu<4>                     SLICE_X50Y78.C    SLICE_X53Y79.A4  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X55Y77.D3  !
 ! dataab_cpu<4>                     SLICE_X50Y78.C    SLICE_X49Y77.A5  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X49Y77.A2  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X49Y77.A3  !
 ! ector_isInRangeOfSpecificPort<6>  SLICE_X54Y81.A    SLICE_X55Y77.D1  !
 ! dataab_cpu<4>                     SLICE_X50Y78.C    SLICE_X48Y77.A5  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X52Y79.A3  !
 ! dataab_cpu<1>                     SLICE_X57Y72.D    SLICE_X52Y79.A2  !
 ! dataab_cpu<4>                     SLICE_X50Y78.C    SLICE_X52Y79.A4  !
 ! ector_isInRangeOfSpecificPort<6>  SLICE_X54Y81.A    SLICE_X53Y76.D3  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X53Y76.D1  !
 ! ector_isInRangeOfSpecificPort<4>  SLICE_X48Y80.D    SLICE_X53Y76.D4  !
 ! CPU0/ua_mux09_dout<1>             SLICE_X37Y69.B    SLICE_X37Y69.A5  !
 ! CPU0/ua_mux42_dout<0>             SLICE_X55Y60.B    SLICE_X56Y54.AX  !
 ! CPU0/ua_mux42_dout<0>             SLICE_X55Y60.B    SLICE_X56Y54.A6  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X58Y73.B5  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X57Y72.B1  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X39Y69.C6  !
 ! dataab_cpu<0>                     SLICE_X49Y72.C    SLICE_X47Y73.D1  !
 ! dataab_cpu<4>                     SLICE_X50Y78.C    SLICE_X49Y79.A4  !
 ! ector_isInRangeOfSpecificPort<6>  SLICE_X54Y81.A    SLICE_X49Y76.C4  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X49Y76.C1  !
 ! uMM/selector<1>                   SLICE_X55Y81.A    SLICE_X49Y76.D4  !
 ! uMM/selector_isInRangeOfAnyPort<6>SLICE_X55Y81.C    SLICE_X49Y74.A2  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLK0_BUF" TS_clk HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLK0_BUF" TS_clk HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Logical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT0_BUF"         TS_Inst_DCM_100_CLK0_BUF HIGH 50%;

 21468 paths analyzed, 472 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.056ns.
--------------------------------------------------------------------------------

Paths for end point uTx/Tx_start_reg (SLICE_X53Y104.B1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_character (FF)
  Destination:          uTx/Tx_start_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 2)
  Clock Path Skew:      -4.085ns (1.541 - 5.626)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: send_character to uTx/Tx_start_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y88.DQ      Tcko                  0.450   send_character
                                                       send_character
    SLICE_X52Y104.A4     net (fanout=2)        1.310   send_character
    SLICE_X52Y104.A      Tilo                  0.094   uTx/hot_state
                                                       uTx/ready_lut
    SLICE_X53Y104.B1     net (fanout=2)        0.866   uTx/ready_to_start
    SLICE_X53Y104.CLK    Tas                   0.027   uTx/Tx_start
                                                       uTx/start_lut
                                                       uTx/Tx_start_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (0.571ns logic, 2.176ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uTx/Tx_start_reg (FF)
  Destination:          uTx/Tx_start_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uTx/Tx_start_reg to uTx/Tx_start_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y104.BQ     Tcko                  0.450   uTx/Tx_start
                                                       uTx/Tx_start_reg
    SLICE_X52Y104.A3     net (fanout=5)        0.649   uTx/Tx_start
    SLICE_X52Y104.A      Tilo                  0.094   uTx/hot_state
                                                       uTx/ready_lut
    SLICE_X53Y104.B1     net (fanout=2)        0.866   uTx/ready_to_start
    SLICE_X53Y104.CLK    Tas                   0.027   uTx/Tx_start
                                                       uTx/start_lut
                                                       uTx/Tx_start_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (0.571ns logic, 1.515ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uTx/Tx_run_reg (FF)
  Destination:          uTx/Tx_start_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.763ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.137 - 0.144)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uTx/Tx_run_reg to uTx/Tx_start_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.450   uTx/Tx_run
                                                       uTx/Tx_run_reg
    SLICE_X52Y104.A6     net (fanout=10)       0.326   uTx/Tx_run
    SLICE_X52Y104.A      Tilo                  0.094   uTx/hot_state
                                                       uTx/ready_lut
    SLICE_X53Y104.B1     net (fanout=2)        0.866   uTx/ready_to_start
    SLICE_X53Y104.CLK    Tas                   0.027   uTx/Tx_start
                                                       uTx/start_lut
                                                       uTx/Tx_start_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.763ns (0.571ns logic, 1.192ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point uTx/pipeline_serial (SLICE_X54Y96.B3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtrien_data_out (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.605ns (Levels of Logic = 2)
  Clock Path Skew:      -4.184ns (1.480 - 5.664)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtrien_data_out to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y86.BQ      Tcko                  0.450   Mtrien_data_out
                                                       Mtrien_data_out
    SLICE_X55Y98.B3      net (fanout=4)        1.259   Mtrien_data_out
    SLICE_X55Y98.B       Tilo                  0.094   i2c_core/multiclock[1].clock_transition/bytes_to_read_i<3>
                                                       uTx/mux4_lut
    SLICE_X54Y96.B3      net (fanout=1)        0.775   uTx/data_67
    SLICE_X54Y96.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (0.571ns logic, 2.034ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_6 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.889ns (Levels of Logic = 2)
  Clock Path Skew:      -4.150ns (1.480 - 5.630)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_6 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.CQ      Tcko                  0.471   Mtridata_data_out<7>
                                                       Mtridata_data_out_6
    SLICE_X55Y98.B5      net (fanout=1)        0.522   Mtridata_data_out<6>
    SLICE_X55Y98.B       Tilo                  0.094   i2c_core/multiclock[1].clock_transition/bytes_to_read_i<3>
                                                       uTx/mux4_lut
    SLICE_X54Y96.B3      net (fanout=1)        0.775   uTx/data_67
    SLICE_X54Y96.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.889ns (0.592ns logic, 1.297ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_7 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.813ns (Levels of Logic = 2)
  Clock Path Skew:      -4.150ns (1.480 - 5.630)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_7 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.DQ      Tcko                  0.471   Mtridata_data_out<7>
                                                       Mtridata_data_out_7
    SLICE_X55Y98.B6      net (fanout=1)        0.446   Mtridata_data_out<7>
    SLICE_X55Y98.B       Tilo                  0.094   i2c_core/multiclock[1].clock_transition/bytes_to_read_i<3>
                                                       uTx/mux4_lut
    SLICE_X54Y96.B3      net (fanout=1)        0.775   uTx/data_67
    SLICE_X54Y96.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.592ns logic, 1.221ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point uTx/pipeline_serial (SLICE_X54Y96.B4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtrien_data_out (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.416ns (Levels of Logic = 2)
  Clock Path Skew:      -4.184ns (1.480 - 5.664)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtrien_data_out to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y86.BQ      Tcko                  0.450   Mtrien_data_out
                                                       Mtrien_data_out
    SLICE_X56Y95.B3      net (fanout=4)        1.315   Mtrien_data_out
    SLICE_X56Y95.B       Tilo                  0.094   Mtridata_data_out<7>
                                                       uTx/mux3_lut
    SLICE_X54Y96.B4      net (fanout=1)        0.530   uTx/data_45
    SLICE_X54Y96.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (0.571ns logic, 1.845ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_4 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.911ns (Levels of Logic = 2)
  Clock Path Skew:      -4.150ns (1.480 - 5.630)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_4 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.AQ      Tcko                  0.471   Mtridata_data_out<7>
                                                       Mtridata_data_out_4
    SLICE_X56Y95.B2      net (fanout=1)        0.789   Mtridata_data_out<4>
    SLICE_X56Y95.B       Tilo                  0.094   Mtridata_data_out<7>
                                                       uTx/mux3_lut
    SLICE_X54Y96.B4      net (fanout=1)        0.530   uTx/data_45
    SLICE_X54Y96.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (0.592ns logic, 1.319ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_5 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.501ns (Levels of Logic = 2)
  Clock Path Skew:      -4.150ns (1.480 - 5.630)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_5 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.BQ      Tcko                  0.471   Mtridata_data_out<7>
                                                       Mtridata_data_out_5
    SLICE_X56Y95.B4      net (fanout=1)        0.379   Mtridata_data_out<5>
    SLICE_X56Y95.B       Tilo                  0.094   Mtridata_data_out<7>
                                                       uTx/mux3_lut
    SLICE_X54Y96.B4      net (fanout=1)        0.530   uTx/data_45
    SLICE_X54Y96.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (0.592ns logic, 0.909ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uTx/Tx_stop_reg (SLICE_X51Y105.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uTx/Tx_run_reg (FF)
  Destination:          uTx/Tx_stop_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.449 - 0.428)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uTx/Tx_run_reg to uTx/Tx_stop_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.414   uTx/Tx_run
                                                       uTx/Tx_run_reg
    SLICE_X51Y105.A6     net (fanout=10)       0.275   uTx/Tx_run
    SLICE_X51Y105.CLK    Tah         (-Th)     0.197   uTx/Tx_stop
                                                       uTx/stop_lut
                                                       uTx/Tx_stop_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.217ns logic, 0.275ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point uRx/purge_reg (SLICE_X42Y100.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uRx/valid_loop[8].data_reg (FF)
  Destination:          uRx/purge_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.563 - 0.503)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uRx/valid_loop[8].data_reg to uRx/purge_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y101.AQ     Tcko                  0.433   uRx/valid_reg_delay<8>
                                                       uRx/valid_loop[8].data_reg
    SLICE_X42Y100.D5     net (fanout=1)        0.361   uRx/valid_reg_delay<8>
    SLICE_X42Y100.CLK    Tah         (-Th)     0.195   uRx/purge
                                                       uRx/purge_lut
                                                       uRx/purge_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.238ns logic, 0.361ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point uTx/Tx_stop_reg (SLICE_X51Y105.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uTx/Tx_stop_reg (FF)
  Destination:          uTx/Tx_stop_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.555ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uTx/Tx_stop_reg to uTx/Tx_stop_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y105.AQ     Tcko                  0.414   uTx/Tx_stop
                                                       uTx/Tx_stop_reg
    SLICE_X51Y105.A4     net (fanout=4)        0.338   uTx/Tx_stop
    SLICE_X51Y105.CLK    Tah         (-Th)     0.197   uTx/Tx_stop
                                                       uTx/stop_lut
                                                       uTx/Tx_stop_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.555ns (0.217ns logic, 0.338ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y1.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X2Y1.REGCLKBWRRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y0.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT1_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT1_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.8 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT1_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT1_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.278ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y1.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 10.278ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X2Y1.REGCLKBWRRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 10.278ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y0.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT2_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT2_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.666666667 HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT2_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT2_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.666666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y1.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X2Y1.REGCLKBWRRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y0.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT3_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT3_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT3_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT3_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y1.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X2Y1.REGCLKBWRRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y0.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT4_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT4_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.4 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT4_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT4_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y1.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X2Y1.REGCLKBWRRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y0.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT5_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;

 166550681056061888 paths analyzed, 20352 endpoints analyzed, 5368 failing endpoints
 5386 timing errors detected. (5355 setup errors, 31 hold errors, 0 component switching limit errors)
 Minimum period is  83.751ns.
--------------------------------------------------------------------------------

Paths for end point CPU0/UF_GPR/REG18/data_out_0 (SLICE_X1Y129.CE), 38445181074922 paths
--------------------------------------------------------------------------------
Slack (setup path):     -43.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 (FF)
  Destination:          CPU0/UF_GPR/REG18/data_out_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      83.809ns (Levels of Logic = 84)
  Clock Path Skew:      0.282ns (1.501 - 1.219)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 to CPU0/UF_GPR/REG18/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.CQ      Tcko                  0.471   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A2      net (fanout=15)       1.435   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A       Tilo                  0.094   port3_req_d
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1
    SLICE_X57Y88.D2      net (fanout=25)       0.839   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01
    SLICE_X57Y88.CMUX    Topdc                 0.389   N1223
                                                       uMM/Mmux_DataDB_master_write15702
                                                       uMM/Mmux_DataDB_master_write1570_f7
    SLICE_X53Y87.D1      net (fanout=1)        0.989   uMM/Mmux_DataDB_master_write1570
    SLICE_X53Y87.D       Tilo                  0.094   CPU0/UA_CTRL/UA_VALID_EXE/DOUT
                                                       uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C2      net (fanout=1)        1.268   uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       uMM/Mmux_DataDB_master_write15128
    SLICE_X50Y83.D5      net (fanout=4)        0.259   datadbi_cpu<13>
    SLICE_X50Y83.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       CPU0/UA_MUX56/DOUT<13>1
    SLICE_X49Y72.A4      net (fanout=2)        1.233   CPU0/ua_mux56_dout<13>
    SLICE_X49Y72.A       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU/bin<13>1
    SLICE_X39Y63.B6      net (fanout=1)        1.364   CPU0/UF_ALU/bin<13>
    SLICE_X39Y63.COUT    Topcyb                0.501   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<13>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.AMUX    Tcina                 0.271   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
    SLICE_X55Y71.A6      net (fanout=1)        1.811   CPU0/UF_ALU/sum<16>
    SLICE_X55Y71.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<17>
                                                       CPU0/UF_ALU/pre_result<16>
    SLICE_X54Y71.B6      net (fanout=8)        0.302   CPU0/uf_alu_result<16>
    SLICE_X54Y71.B       Tilo                  0.094   CPU0/ua_mux55_dout<6>
                                                       CPU0/UA_MUX09/DOUT<16>1
    SLICE_X54Y70.A2      net (fanout=4)        0.983   CPU0/ua_mux09_dout<16>
    SLICE_X54Y70.A       Tilo                  0.094   CPU0/UF_SFTvar/int1<19>
                                                       CPU0/UF_SFTvar/int1<15>1
    SLICE_X52Y70.D4      net (fanout=3)        0.682   CPU0/UF_SFTvar/int1<15>
    SLICE_X52Y70.D       Tilo                  0.094   CPU0/UF_SFTvar/int2<13>
                                                       CPU0/UF_SFTvar/int2<13>1
    SLICE_X54Y68.B2      net (fanout=3)        0.936   CPU0/UF_SFTvar/int2<13>
    SLICE_X54Y68.B       Tilo                  0.094   CPU0/ua_mux09_dout<31>
                                                       CPU0/UF_SFTvar/int4<13>1
    SLICE_X55Y68.A1      net (fanout=3)        0.838   CPU0/UF_SFTvar/int4<13>
    SLICE_X55Y68.A       Tilo                  0.094   CPU0/UF_SFTvar/int4<9>
                                                       CPU0/UF_SFTvar/int8<21>1
    SLICE_X50Y66.B6      net (fanout=6)        0.454   CPU0/UF_SFTvar/int8<21>
    SLICE_X50Y66.B       Tilo                  0.094   CPU0/uf_alu1_result<14>
                                                       CPU0/UF_SFTvar/int16<5>1
    SLICE_X54Y57.A5      net (fanout=2)        0.788   CPU0/uf_sftvar_data_out<5>
    SLICE_X54Y57.A       Tilo                  0.094   CPU0/ua_mux44_dout<5>
                                                       CPU0/UA_MUX42/DOUT<5>1
    SLICE_X56Y55.B1      net (fanout=5)        1.076   CPU0/ua_mux42_dout<5>
    SLICE_X56Y55.COUT    Topcyb                0.483   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<5>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.DMUX    Tcind                 0.405   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
    SLICE_X50Y64.B3      net (fanout=1)        1.138   CPU0/UF_ALU1/sum<19>
    SLICE_X50Y64.B       Tilo                  0.094   CPU0/ua_mux42_dout<24>
                                                       CPU0/UF_ALU1/pre_result<19>
    SLICE_X53Y77.C1      net (fanout=3)        1.718   CPU0/uf_alu1_result<19>
    SLICE_X53Y77.C       Tilo                  0.094   CPU0/UA_MUX03/DOUT<7>1
                                                       CPU0/UA_MUX03/DOUT<19>1
    SLICE_X49Y77.D1      net (fanout=9)        1.022   dataab_cpu<19>
    SLICE_X49Y77.COUT    Topcyd                0.392   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X49Y78.CMUX    Tcinc                 0.352   dataab_cpu<9>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X55Y77.C6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X55Y77.C       Tilo                  0.094   N750
                                                       uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X55Y77.D5      net (fanout=5)        0.233   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X55Y77.D       Tilo                  0.094   N750
                                                       uMM/selector<0>_SW0
    SLICE_X53Y78.B1      net (fanout=1)        1.146   N750
    SLICE_X53Y78.B       Tilo                  0.094   N536
                                                       uMM/selector<0>
    SLICE_X52Y73.A4      net (fanout=43)       0.764   uMM/selector<0>
    SLICE_X52Y73.A       Tilo                  0.094   N1145
                                                       uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A1      net (fanout=1)        1.707   uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write3138
    SLICE_X39Y69.B1      net (fanout=4)        0.878   datadbi_cpu<0>
    SLICE_X39Y69.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<0>
    SLICE_X39Y60.A5      net (fanout=2)        0.742   CPU0/ua_mux56_dout<0>
    SLICE_X39Y60.AMUX    Topaa                 0.383   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.A5      net (fanout=1)        0.760   CPU0/UF_ALU/sum<0>
    SLICE_X38Y69.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<0>
    SLICE_X38Y69.B6      net (fanout=40)       0.198   CPU0/uf_alu_result<0>
    SLICE_X38Y69.B       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UA_MUX09/DOUT<0>1
    SLICE_X37Y69.A3      net (fanout=4)        0.714   CPU0/ua_mux09_dout<0>
    SLICE_X37Y69.A       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UF_SFTvar/int1<1>1
    SLICE_X58Y69.B4      net (fanout=2)        1.817   CPU0/UF_SFTvar/int1<1>
    SLICE_X58Y69.B       Tilo                  0.094   CPU0/UF_SFTvar/int2<1>
                                                       CPU0/UF_SFTvar/int2<1>1
    SLICE_X59Y68.A6      net (fanout=2)        0.301   CPU0/UF_SFTvar/int2<1>
    SLICE_X59Y68.A       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int4<1>1
    SLICE_X59Y68.B6      net (fanout=2)        0.135   CPU0/UF_SFTvar/int4<1>
    SLICE_X59Y68.B       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int8<1>1
    SLICE_X58Y68.C6      net (fanout=3)        0.287   CPU0/UF_SFTvar/int8<1>
    SLICE_X58Y68.C       Tilo                  0.094   CPU0/ua_mux42_dout<1>
                                                       CPU0/UA_MUX42/DOUT<1>1
    SLICE_X56Y54.B2      net (fanout=3)        1.532   CPU0/ua_mux42_dout<1>
    SLICE_X56Y54.BMUX    Topbb                 0.375   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X57Y72.C1      net (fanout=1)        1.762   CPU0/UF_ALU1/sum<1>
    SLICE_X57Y72.C       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UF_ALU1/pre_result<1>
    SLICE_X57Y72.D5      net (fanout=3)        0.241   CPU0/uf_alu1_result<1>
    SLICE_X57Y72.D       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UA_MUX03/DOUT<1>1
    SLICE_X58Y73.B6      net (fanout=105)      0.649   dataab_cpu<1>
    SLICE_X58Y73.B       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       mem_out2_24_mux000021
    SLICE_X58Y73.A5      net (fanout=33)       0.271   mem_out2_27_cmp_eq0003
    SLICE_X58Y73.A       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       datadbi_mem_0_mux000011
    SLICE_X57Y72.B6      net (fanout=16)       0.318   N64
    SLICE_X57Y72.B       Tilo                  0.094   dataab_cpu<1>
                                                       uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C2      net (fanout=1)        1.603   uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write36138
    SLICE_X39Y69.D5      net (fanout=4)        0.241   datadbi_cpu<1>
    SLICE_X39Y69.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<1>
    SLICE_X39Y60.B5      net (fanout=2)        0.751   CPU0/ua_mux56_dout<1>
    SLICE_X39Y60.BMUX    Topbb                 0.387   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.C1      net (fanout=1)        1.257   CPU0/UF_ALU/sum<1>
    SLICE_X38Y69.C       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<1>
    SLICE_X37Y69.B6      net (fanout=46)       0.326   CPU0/uf_alu_result<1>
    SLICE_X37Y69.B       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UA_MUX09/DOUT<1>1
    SLICE_X52Y66.C2      net (fanout=3)        1.509   CPU0/ua_mux09_dout<1>
    SLICE_X52Y66.C       Tilo                  0.094   N1197
                                                       CPU0/UF_SFTvar/int4<0>_SW1
    SLICE_X53Y66.B6      net (fanout=1)        0.276   N648
    SLICE_X53Y66.B       Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_EXE/DOUT
                                                       CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B6      net (fanout=2)        0.698   CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B       Tilo                  0.094   CPU0/UF_SFTvar/int8<0>
                                                       CPU0/UF_SFTvar/int8<0>1
    SLICE_X55Y60.A5      net (fanout=7)        0.390   CPU0/UF_SFTvar/int8<0>
    SLICE_X55Y60.A       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UF_SFTvar/int16<0>1
    SLICE_X55Y60.B6      net (fanout=2)        0.145   CPU0/uf_sftvar_data_out<0>
    SLICE_X55Y60.B       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UA_MUX42/DOUT<0>1
    SLICE_X56Y54.A6      net (fanout=3)        0.651   CPU0/ua_mux42_dout<0>
    SLICE_X56Y54.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X49Y72.B2      net (fanout=1)        1.679   CPU0/UF_ALU1/sum<0>
    SLICE_X49Y72.B       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU1/pre_result<0>
    SLICE_X49Y72.C5      net (fanout=3)        0.391   CPU0/uf_alu1_result<0>
    SLICE_X49Y72.C       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UA_MUX03/DOUT<0>1
    SLICE_X49Y79.A1      net (fanout=123)      1.239   dataab_cpu<0>
    SLICE_X49Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_3
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
    SLICE_X49Y80.CMUX    Tcinc                 0.352   CPU0/ua_mux05_sel<1>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_2
    SLICE_X48Y80.D1      net (fanout=1)        0.742   uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001
    SLICE_X48Y80.D       Tilo                  0.094   uMM/selector_isInRangeOfSpecificPort<4>
                                                       uMM/selector_isInRangeOfSpecificPort_4_and0000
    SLICE_X49Y76.C6      net (fanout=4)        0.473   uMM/selector_isInRangeOfSpecificPort<4>
    SLICE_X49Y76.C       Tilo                  0.094   uMM/N4
                                                       uMM/selector<2>1
    SLICE_X49Y76.D5      net (fanout=20)       0.255   uMM/selector<2>
    SLICE_X49Y76.D       Tilo                  0.094   uMM/N4
                                                       uMM/Mmux_DataDB_master_write351
    SLICE_X49Y75.A5      net (fanout=38)       0.552   uMM/N4
    SLICE_X49Y75.A       Tilo                  0.094   CPU0/UA_PREG05/DOUT<15>
                                                       uMM/Mmux_DataDB_master_write6911
    SLICE_X49Y74.A4      net (fanout=1)        0.480   uMM/Mmux_DataDB_master_write691
    SLICE_X49Y74.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       uMM/Mmux_DataDB_master_write69138
    SLICE_X49Y74.B6      net (fanout=4)        0.143   datadbi_cpu<2>
    SLICE_X49Y74.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       CPU0/UA_MUX56/DOUT<2>
    SLICE_X39Y60.C3      net (fanout=2)        2.019   CPU0/ua_mux56_dout<2>
    SLICE_X39Y60.CMUX    Topcc                 0.432   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<2>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X48Y61.A6      net (fanout=1)        0.925   CPU0/UF_ALU/sum<2>
    SLICE_X48Y61.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<3>
                                                       CPU0/UF_ALU/pre_result<2>
    SLICE_X47Y65.D6      net (fanout=41)       1.791   CPU0/uf_alu_result<2>
    SLICE_X47Y65.D       Tilo                  0.094   CPU0/UF_SFTvar1/int4<4>
                                                       CPU0/UF_SFTvar1/int4<4>1
    SLICE_X48Y62.C6      net (fanout=2)        0.852   CPU0/UF_SFTvar1/int4<4>
    SLICE_X48Y62.C       Tilo                  0.094   CPU0/ua_mux42_dout<29>
                                                       CPU0/UF_SFTvar1/int8<4>1
    SLICE_X49Y62.C1      net (fanout=2)        0.986   CPU0/UF_SFTvar1/int8<4>
    SLICE_X49Y62.C       Tilo                  0.094   CPU0/ua_mux44_dout<4>
                                                       CPU0/UA_MUX44/DOUT<4>1
    SLICE_X56Y55.A1      net (fanout=3)        1.398   CPU0/ua_mux44_dout<4>
    SLICE_X56Y55.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<4>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X49Y66.D4      net (fanout=1)        1.073   CPU0/UF_ALU1/sum<4>
    SLICE_X49Y66.D       Tilo                  0.094   CPU0/uf_alu1_result<4>
                                                       CPU0/UF_ALU1/pre_result<4>
    SLICE_X50Y78.C6      net (fanout=4)        0.927   CPU0/uf_alu1_result<4>
    SLICE_X50Y78.C       Tilo                  0.094   mem_in_3_mux000065
                                                       CPU0/UA_MUX03/DOUT<4>1
    SLICE_X50Y79.A5      net (fanout=264)      0.537   dataab_cpu<4>
    SLICE_X50Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X50Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X50Y80.CMUX    Tcinc                 0.352   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X54Y81.A6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X54Y81.A       Tilo                  0.094   N630
                                                       uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X55Y81.C1      net (fanout=5)        0.723   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X55Y81.C       Tilo                  0.094   N538
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X55Y81.A6      net (fanout=38)       0.337   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X55Y81.A       Tilo                  0.094   N538
                                                       uMM/selector<1>1
    SLICE_X35Y60.C6      net (fanout=20)       2.451   uMM/selector<1>
    SLICE_X35Y60.C       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       uMM/Mmux_Ack2master5
    SLICE_X35Y60.D5      net (fanout=3)        0.245   dataack_cpu
    SLICE_X35Y60.D       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1
    SLICE_X24Y101.A6     net (fanout=12)       3.103   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X24Y101.A      Tilo                  0.094   CPU0/UF_GPR/N26
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11
    SLICE_X3Y105.A6      net (fanout=9)        1.389   CPU0/uf_gpr_w_enb1
    SLICE_X3Y105.A       Tilo                  0.094   i2c_core/pca9564/Mtridata_pca9564_data<7>
                                                       CPU0/UF_GPR/w_enb_tmp16_or000031
    SLICE_X0Y127.B6      net (fanout=4)        1.669   CPU0/UF_GPR/N29
    SLICE_X0Y127.B       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<21>
                                                       CPU0/UF_GPR/w_enb_tmp18_or00001
    SLICE_X3Y127.A5      net (fanout=33)       0.440   CPU0/UF_GPR/w_enb_tmp18
    SLICE_X3Y127.A       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<31>
                                                       CPU0/UF_GPR/REG18/data_out_not00011
    SLICE_X1Y129.CE      net (fanout=9)        0.805   CPU0/UF_GPR/REG18/data_out_not0001
    SLICE_X1Y129.CLK     Tceck                 0.229   CPU0/UF_GPR/REG18/data_out<3>
                                                       CPU0/UF_GPR/REG18/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                     83.809ns (13.858ns logic, 69.951ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -43.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 (FF)
  Destination:          CPU0/UF_GPR/REG18/data_out_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      83.808ns (Levels of Logic = 84)
  Clock Path Skew:      0.282ns (1.501 - 1.219)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 to CPU0/UF_GPR/REG18/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.CQ      Tcko                  0.471   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A2      net (fanout=15)       1.435   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A       Tilo                  0.094   port3_req_d
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1
    SLICE_X57Y88.C2      net (fanout=25)       0.835   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01
    SLICE_X57Y88.CMUX    Tilo                  0.392   N1223
                                                       uMM/Mmux_DataDB_master_write15701
                                                       uMM/Mmux_DataDB_master_write1570_f7
    SLICE_X53Y87.D1      net (fanout=1)        0.989   uMM/Mmux_DataDB_master_write1570
    SLICE_X53Y87.D       Tilo                  0.094   CPU0/UA_CTRL/UA_VALID_EXE/DOUT
                                                       uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C2      net (fanout=1)        1.268   uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       uMM/Mmux_DataDB_master_write15128
    SLICE_X50Y83.D5      net (fanout=4)        0.259   datadbi_cpu<13>
    SLICE_X50Y83.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       CPU0/UA_MUX56/DOUT<13>1
    SLICE_X49Y72.A4      net (fanout=2)        1.233   CPU0/ua_mux56_dout<13>
    SLICE_X49Y72.A       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU/bin<13>1
    SLICE_X39Y63.B6      net (fanout=1)        1.364   CPU0/UF_ALU/bin<13>
    SLICE_X39Y63.COUT    Topcyb                0.501   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<13>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.AMUX    Tcina                 0.271   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
    SLICE_X55Y71.A6      net (fanout=1)        1.811   CPU0/UF_ALU/sum<16>
    SLICE_X55Y71.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<17>
                                                       CPU0/UF_ALU/pre_result<16>
    SLICE_X54Y71.B6      net (fanout=8)        0.302   CPU0/uf_alu_result<16>
    SLICE_X54Y71.B       Tilo                  0.094   CPU0/ua_mux55_dout<6>
                                                       CPU0/UA_MUX09/DOUT<16>1
    SLICE_X54Y70.A2      net (fanout=4)        0.983   CPU0/ua_mux09_dout<16>
    SLICE_X54Y70.A       Tilo                  0.094   CPU0/UF_SFTvar/int1<19>
                                                       CPU0/UF_SFTvar/int1<15>1
    SLICE_X52Y70.D4      net (fanout=3)        0.682   CPU0/UF_SFTvar/int1<15>
    SLICE_X52Y70.D       Tilo                  0.094   CPU0/UF_SFTvar/int2<13>
                                                       CPU0/UF_SFTvar/int2<13>1
    SLICE_X54Y68.B2      net (fanout=3)        0.936   CPU0/UF_SFTvar/int2<13>
    SLICE_X54Y68.B       Tilo                  0.094   CPU0/ua_mux09_dout<31>
                                                       CPU0/UF_SFTvar/int4<13>1
    SLICE_X55Y68.A1      net (fanout=3)        0.838   CPU0/UF_SFTvar/int4<13>
    SLICE_X55Y68.A       Tilo                  0.094   CPU0/UF_SFTvar/int4<9>
                                                       CPU0/UF_SFTvar/int8<21>1
    SLICE_X50Y66.B6      net (fanout=6)        0.454   CPU0/UF_SFTvar/int8<21>
    SLICE_X50Y66.B       Tilo                  0.094   CPU0/uf_alu1_result<14>
                                                       CPU0/UF_SFTvar/int16<5>1
    SLICE_X54Y57.A5      net (fanout=2)        0.788   CPU0/uf_sftvar_data_out<5>
    SLICE_X54Y57.A       Tilo                  0.094   CPU0/ua_mux44_dout<5>
                                                       CPU0/UA_MUX42/DOUT<5>1
    SLICE_X56Y55.B1      net (fanout=5)        1.076   CPU0/ua_mux42_dout<5>
    SLICE_X56Y55.COUT    Topcyb                0.483   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<5>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.DMUX    Tcind                 0.405   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
    SLICE_X50Y64.B3      net (fanout=1)        1.138   CPU0/UF_ALU1/sum<19>
    SLICE_X50Y64.B       Tilo                  0.094   CPU0/ua_mux42_dout<24>
                                                       CPU0/UF_ALU1/pre_result<19>
    SLICE_X53Y77.C1      net (fanout=3)        1.718   CPU0/uf_alu1_result<19>
    SLICE_X53Y77.C       Tilo                  0.094   CPU0/UA_MUX03/DOUT<7>1
                                                       CPU0/UA_MUX03/DOUT<19>1
    SLICE_X49Y77.D1      net (fanout=9)        1.022   dataab_cpu<19>
    SLICE_X49Y77.COUT    Topcyd                0.392   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X49Y78.CMUX    Tcinc                 0.352   dataab_cpu<9>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X55Y77.C6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X55Y77.C       Tilo                  0.094   N750
                                                       uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X55Y77.D5      net (fanout=5)        0.233   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X55Y77.D       Tilo                  0.094   N750
                                                       uMM/selector<0>_SW0
    SLICE_X53Y78.B1      net (fanout=1)        1.146   N750
    SLICE_X53Y78.B       Tilo                  0.094   N536
                                                       uMM/selector<0>
    SLICE_X52Y73.A4      net (fanout=43)       0.764   uMM/selector<0>
    SLICE_X52Y73.A       Tilo                  0.094   N1145
                                                       uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A1      net (fanout=1)        1.707   uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write3138
    SLICE_X39Y69.B1      net (fanout=4)        0.878   datadbi_cpu<0>
    SLICE_X39Y69.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<0>
    SLICE_X39Y60.A5      net (fanout=2)        0.742   CPU0/ua_mux56_dout<0>
    SLICE_X39Y60.AMUX    Topaa                 0.383   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.A5      net (fanout=1)        0.760   CPU0/UF_ALU/sum<0>
    SLICE_X38Y69.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<0>
    SLICE_X38Y69.B6      net (fanout=40)       0.198   CPU0/uf_alu_result<0>
    SLICE_X38Y69.B       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UA_MUX09/DOUT<0>1
    SLICE_X37Y69.A3      net (fanout=4)        0.714   CPU0/ua_mux09_dout<0>
    SLICE_X37Y69.A       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UF_SFTvar/int1<1>1
    SLICE_X58Y69.B4      net (fanout=2)        1.817   CPU0/UF_SFTvar/int1<1>
    SLICE_X58Y69.B       Tilo                  0.094   CPU0/UF_SFTvar/int2<1>
                                                       CPU0/UF_SFTvar/int2<1>1
    SLICE_X59Y68.A6      net (fanout=2)        0.301   CPU0/UF_SFTvar/int2<1>
    SLICE_X59Y68.A       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int4<1>1
    SLICE_X59Y68.B6      net (fanout=2)        0.135   CPU0/UF_SFTvar/int4<1>
    SLICE_X59Y68.B       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int8<1>1
    SLICE_X58Y68.C6      net (fanout=3)        0.287   CPU0/UF_SFTvar/int8<1>
    SLICE_X58Y68.C       Tilo                  0.094   CPU0/ua_mux42_dout<1>
                                                       CPU0/UA_MUX42/DOUT<1>1
    SLICE_X56Y54.B2      net (fanout=3)        1.532   CPU0/ua_mux42_dout<1>
    SLICE_X56Y54.BMUX    Topbb                 0.375   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X57Y72.C1      net (fanout=1)        1.762   CPU0/UF_ALU1/sum<1>
    SLICE_X57Y72.C       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UF_ALU1/pre_result<1>
    SLICE_X57Y72.D5      net (fanout=3)        0.241   CPU0/uf_alu1_result<1>
    SLICE_X57Y72.D       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UA_MUX03/DOUT<1>1
    SLICE_X58Y73.B6      net (fanout=105)      0.649   dataab_cpu<1>
    SLICE_X58Y73.B       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       mem_out2_24_mux000021
    SLICE_X58Y73.A5      net (fanout=33)       0.271   mem_out2_27_cmp_eq0003
    SLICE_X58Y73.A       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       datadbi_mem_0_mux000011
    SLICE_X57Y72.B6      net (fanout=16)       0.318   N64
    SLICE_X57Y72.B       Tilo                  0.094   dataab_cpu<1>
                                                       uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C2      net (fanout=1)        1.603   uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write36138
    SLICE_X39Y69.D5      net (fanout=4)        0.241   datadbi_cpu<1>
    SLICE_X39Y69.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<1>
    SLICE_X39Y60.B5      net (fanout=2)        0.751   CPU0/ua_mux56_dout<1>
    SLICE_X39Y60.BMUX    Topbb                 0.387   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.C1      net (fanout=1)        1.257   CPU0/UF_ALU/sum<1>
    SLICE_X38Y69.C       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<1>
    SLICE_X37Y69.B6      net (fanout=46)       0.326   CPU0/uf_alu_result<1>
    SLICE_X37Y69.B       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UA_MUX09/DOUT<1>1
    SLICE_X52Y66.C2      net (fanout=3)        1.509   CPU0/ua_mux09_dout<1>
    SLICE_X52Y66.C       Tilo                  0.094   N1197
                                                       CPU0/UF_SFTvar/int4<0>_SW1
    SLICE_X53Y66.B6      net (fanout=1)        0.276   N648
    SLICE_X53Y66.B       Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_EXE/DOUT
                                                       CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B6      net (fanout=2)        0.698   CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B       Tilo                  0.094   CPU0/UF_SFTvar/int8<0>
                                                       CPU0/UF_SFTvar/int8<0>1
    SLICE_X55Y60.A5      net (fanout=7)        0.390   CPU0/UF_SFTvar/int8<0>
    SLICE_X55Y60.A       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UF_SFTvar/int16<0>1
    SLICE_X55Y60.B6      net (fanout=2)        0.145   CPU0/uf_sftvar_data_out<0>
    SLICE_X55Y60.B       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UA_MUX42/DOUT<0>1
    SLICE_X56Y54.A6      net (fanout=3)        0.651   CPU0/ua_mux42_dout<0>
    SLICE_X56Y54.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X49Y72.B2      net (fanout=1)        1.679   CPU0/UF_ALU1/sum<0>
    SLICE_X49Y72.B       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU1/pre_result<0>
    SLICE_X49Y72.C5      net (fanout=3)        0.391   CPU0/uf_alu1_result<0>
    SLICE_X49Y72.C       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UA_MUX03/DOUT<0>1
    SLICE_X49Y79.A1      net (fanout=123)      1.239   dataab_cpu<0>
    SLICE_X49Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_3
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
    SLICE_X49Y80.CMUX    Tcinc                 0.352   CPU0/ua_mux05_sel<1>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_2
    SLICE_X48Y80.D1      net (fanout=1)        0.742   uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001
    SLICE_X48Y80.D       Tilo                  0.094   uMM/selector_isInRangeOfSpecificPort<4>
                                                       uMM/selector_isInRangeOfSpecificPort_4_and0000
    SLICE_X49Y76.C6      net (fanout=4)        0.473   uMM/selector_isInRangeOfSpecificPort<4>
    SLICE_X49Y76.C       Tilo                  0.094   uMM/N4
                                                       uMM/selector<2>1
    SLICE_X49Y76.D5      net (fanout=20)       0.255   uMM/selector<2>
    SLICE_X49Y76.D       Tilo                  0.094   uMM/N4
                                                       uMM/Mmux_DataDB_master_write351
    SLICE_X49Y75.A5      net (fanout=38)       0.552   uMM/N4
    SLICE_X49Y75.A       Tilo                  0.094   CPU0/UA_PREG05/DOUT<15>
                                                       uMM/Mmux_DataDB_master_write6911
    SLICE_X49Y74.A4      net (fanout=1)        0.480   uMM/Mmux_DataDB_master_write691
    SLICE_X49Y74.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       uMM/Mmux_DataDB_master_write69138
    SLICE_X49Y74.B6      net (fanout=4)        0.143   datadbi_cpu<2>
    SLICE_X49Y74.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       CPU0/UA_MUX56/DOUT<2>
    SLICE_X39Y60.C3      net (fanout=2)        2.019   CPU0/ua_mux56_dout<2>
    SLICE_X39Y60.CMUX    Topcc                 0.432   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<2>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X48Y61.A6      net (fanout=1)        0.925   CPU0/UF_ALU/sum<2>
    SLICE_X48Y61.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<3>
                                                       CPU0/UF_ALU/pre_result<2>
    SLICE_X47Y65.D6      net (fanout=41)       1.791   CPU0/uf_alu_result<2>
    SLICE_X47Y65.D       Tilo                  0.094   CPU0/UF_SFTvar1/int4<4>
                                                       CPU0/UF_SFTvar1/int4<4>1
    SLICE_X48Y62.C6      net (fanout=2)        0.852   CPU0/UF_SFTvar1/int4<4>
    SLICE_X48Y62.C       Tilo                  0.094   CPU0/ua_mux42_dout<29>
                                                       CPU0/UF_SFTvar1/int8<4>1
    SLICE_X49Y62.C1      net (fanout=2)        0.986   CPU0/UF_SFTvar1/int8<4>
    SLICE_X49Y62.C       Tilo                  0.094   CPU0/ua_mux44_dout<4>
                                                       CPU0/UA_MUX44/DOUT<4>1
    SLICE_X56Y55.A1      net (fanout=3)        1.398   CPU0/ua_mux44_dout<4>
    SLICE_X56Y55.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<4>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X49Y66.D4      net (fanout=1)        1.073   CPU0/UF_ALU1/sum<4>
    SLICE_X49Y66.D       Tilo                  0.094   CPU0/uf_alu1_result<4>
                                                       CPU0/UF_ALU1/pre_result<4>
    SLICE_X50Y78.C6      net (fanout=4)        0.927   CPU0/uf_alu1_result<4>
    SLICE_X50Y78.C       Tilo                  0.094   mem_in_3_mux000065
                                                       CPU0/UA_MUX03/DOUT<4>1
    SLICE_X50Y79.A5      net (fanout=264)      0.537   dataab_cpu<4>
    SLICE_X50Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X50Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X50Y80.CMUX    Tcinc                 0.352   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X54Y81.A6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X54Y81.A       Tilo                  0.094   N630
                                                       uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X55Y81.C1      net (fanout=5)        0.723   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X55Y81.C       Tilo                  0.094   N538
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X55Y81.A6      net (fanout=38)       0.337   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X55Y81.A       Tilo                  0.094   N538
                                                       uMM/selector<1>1
    SLICE_X35Y60.C6      net (fanout=20)       2.451   uMM/selector<1>
    SLICE_X35Y60.C       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       uMM/Mmux_Ack2master5
    SLICE_X35Y60.D5      net (fanout=3)        0.245   dataack_cpu
    SLICE_X35Y60.D       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1
    SLICE_X24Y101.A6     net (fanout=12)       3.103   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X24Y101.A      Tilo                  0.094   CPU0/UF_GPR/N26
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11
    SLICE_X3Y105.A6      net (fanout=9)        1.389   CPU0/uf_gpr_w_enb1
    SLICE_X3Y105.A       Tilo                  0.094   i2c_core/pca9564/Mtridata_pca9564_data<7>
                                                       CPU0/UF_GPR/w_enb_tmp16_or000031
    SLICE_X0Y127.B6      net (fanout=4)        1.669   CPU0/UF_GPR/N29
    SLICE_X0Y127.B       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<21>
                                                       CPU0/UF_GPR/w_enb_tmp18_or00001
    SLICE_X3Y127.A5      net (fanout=33)       0.440   CPU0/UF_GPR/w_enb_tmp18
    SLICE_X3Y127.A       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<31>
                                                       CPU0/UF_GPR/REG18/data_out_not00011
    SLICE_X1Y129.CE      net (fanout=9)        0.805   CPU0/UF_GPR/REG18/data_out_not0001
    SLICE_X1Y129.CLK     Tceck                 0.229   CPU0/UF_GPR/REG18/data_out<3>
                                                       CPU0/UF_GPR/REG18/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                     83.808ns (13.861ns logic, 69.947ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -43.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 (FF)
  Destination:          CPU0/UF_GPR/REG18/data_out_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      83.789ns (Levels of Logic = 84)
  Clock Path Skew:      0.282ns (1.501 - 1.219)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 to CPU0/UF_GPR/REG18/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.CQ      Tcko                  0.471   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A2      net (fanout=15)       1.435   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A       Tilo                  0.094   port3_req_d
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1
    SLICE_X57Y88.D2      net (fanout=25)       0.839   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01
    SLICE_X57Y88.CMUX    Topdc                 0.389   N1223
                                                       uMM/Mmux_DataDB_master_write15702
                                                       uMM/Mmux_DataDB_master_write1570_f7
    SLICE_X53Y87.D1      net (fanout=1)        0.989   uMM/Mmux_DataDB_master_write1570
    SLICE_X53Y87.D       Tilo                  0.094   CPU0/UA_CTRL/UA_VALID_EXE/DOUT
                                                       uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C2      net (fanout=1)        1.268   uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       uMM/Mmux_DataDB_master_write15128
    SLICE_X50Y83.D5      net (fanout=4)        0.259   datadbi_cpu<13>
    SLICE_X50Y83.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       CPU0/UA_MUX56/DOUT<13>1
    SLICE_X49Y72.A4      net (fanout=2)        1.233   CPU0/ua_mux56_dout<13>
    SLICE_X49Y72.A       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU/bin<13>1
    SLICE_X39Y63.B6      net (fanout=1)        1.364   CPU0/UF_ALU/bin<13>
    SLICE_X39Y63.COUT    Topcyb                0.501   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<13>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.AMUX    Tcina                 0.271   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
    SLICE_X55Y71.A6      net (fanout=1)        1.811   CPU0/UF_ALU/sum<16>
    SLICE_X55Y71.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<17>
                                                       CPU0/UF_ALU/pre_result<16>
    SLICE_X54Y71.B6      net (fanout=8)        0.302   CPU0/uf_alu_result<16>
    SLICE_X54Y71.B       Tilo                  0.094   CPU0/ua_mux55_dout<6>
                                                       CPU0/UA_MUX09/DOUT<16>1
    SLICE_X54Y70.A2      net (fanout=4)        0.983   CPU0/ua_mux09_dout<16>
    SLICE_X54Y70.A       Tilo                  0.094   CPU0/UF_SFTvar/int1<19>
                                                       CPU0/UF_SFTvar/int1<15>1
    SLICE_X52Y70.D4      net (fanout=3)        0.682   CPU0/UF_SFTvar/int1<15>
    SLICE_X52Y70.D       Tilo                  0.094   CPU0/UF_SFTvar/int2<13>
                                                       CPU0/UF_SFTvar/int2<13>1
    SLICE_X54Y68.B2      net (fanout=3)        0.936   CPU0/UF_SFTvar/int2<13>
    SLICE_X54Y68.B       Tilo                  0.094   CPU0/ua_mux09_dout<31>
                                                       CPU0/UF_SFTvar/int4<13>1
    SLICE_X55Y68.A1      net (fanout=3)        0.838   CPU0/UF_SFTvar/int4<13>
    SLICE_X55Y68.A       Tilo                  0.094   CPU0/UF_SFTvar/int4<9>
                                                       CPU0/UF_SFTvar/int8<21>1
    SLICE_X50Y66.B6      net (fanout=6)        0.454   CPU0/UF_SFTvar/int8<21>
    SLICE_X50Y66.B       Tilo                  0.094   CPU0/uf_alu1_result<14>
                                                       CPU0/UF_SFTvar/int16<5>1
    SLICE_X54Y57.A5      net (fanout=2)        0.788   CPU0/uf_sftvar_data_out<5>
    SLICE_X54Y57.A       Tilo                  0.094   CPU0/ua_mux44_dout<5>
                                                       CPU0/UA_MUX42/DOUT<5>1
    SLICE_X56Y55.B1      net (fanout=5)        1.076   CPU0/ua_mux42_dout<5>
    SLICE_X56Y55.COUT    Topcyb                0.483   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<5>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.DMUX    Tcind                 0.405   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
    SLICE_X50Y64.B3      net (fanout=1)        1.138   CPU0/UF_ALU1/sum<19>
    SLICE_X50Y64.B       Tilo                  0.094   CPU0/ua_mux42_dout<24>
                                                       CPU0/UF_ALU1/pre_result<19>
    SLICE_X53Y77.C1      net (fanout=3)        1.718   CPU0/uf_alu1_result<19>
    SLICE_X53Y77.C       Tilo                  0.094   CPU0/UA_MUX03/DOUT<7>1
                                                       CPU0/UA_MUX03/DOUT<19>1
    SLICE_X49Y77.D1      net (fanout=9)        1.022   dataab_cpu<19>
    SLICE_X49Y77.COUT    Topcyd                0.392   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X49Y78.CMUX    Tcinc                 0.352   dataab_cpu<9>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X55Y77.C6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X55Y77.C       Tilo                  0.094   N750
                                                       uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X55Y77.D5      net (fanout=5)        0.233   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X55Y77.D       Tilo                  0.094   N750
                                                       uMM/selector<0>_SW0
    SLICE_X53Y78.B1      net (fanout=1)        1.146   N750
    SLICE_X53Y78.B       Tilo                  0.094   N536
                                                       uMM/selector<0>
    SLICE_X52Y73.A4      net (fanout=43)       0.764   uMM/selector<0>
    SLICE_X52Y73.A       Tilo                  0.094   N1145
                                                       uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A1      net (fanout=1)        1.707   uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write3138
    SLICE_X39Y69.B1      net (fanout=4)        0.878   datadbi_cpu<0>
    SLICE_X39Y69.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<0>
    SLICE_X39Y60.A5      net (fanout=2)        0.742   CPU0/ua_mux56_dout<0>
    SLICE_X39Y60.AMUX    Topaa                 0.383   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.A5      net (fanout=1)        0.760   CPU0/UF_ALU/sum<0>
    SLICE_X38Y69.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<0>
    SLICE_X38Y69.B6      net (fanout=40)       0.198   CPU0/uf_alu_result<0>
    SLICE_X38Y69.B       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UA_MUX09/DOUT<0>1
    SLICE_X37Y69.A3      net (fanout=4)        0.714   CPU0/ua_mux09_dout<0>
    SLICE_X37Y69.A       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UF_SFTvar/int1<1>1
    SLICE_X58Y69.B4      net (fanout=2)        1.817   CPU0/UF_SFTvar/int1<1>
    SLICE_X58Y69.B       Tilo                  0.094   CPU0/UF_SFTvar/int2<1>
                                                       CPU0/UF_SFTvar/int2<1>1
    SLICE_X59Y68.A6      net (fanout=2)        0.301   CPU0/UF_SFTvar/int2<1>
    SLICE_X59Y68.A       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int4<1>1
    SLICE_X59Y68.B6      net (fanout=2)        0.135   CPU0/UF_SFTvar/int4<1>
    SLICE_X59Y68.B       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int8<1>1
    SLICE_X58Y68.C6      net (fanout=3)        0.287   CPU0/UF_SFTvar/int8<1>
    SLICE_X58Y68.C       Tilo                  0.094   CPU0/ua_mux42_dout<1>
                                                       CPU0/UA_MUX42/DOUT<1>1
    SLICE_X56Y54.B2      net (fanout=3)        1.532   CPU0/ua_mux42_dout<1>
    SLICE_X56Y54.BMUX    Topbb                 0.375   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X57Y72.C1      net (fanout=1)        1.762   CPU0/UF_ALU1/sum<1>
    SLICE_X57Y72.C       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UF_ALU1/pre_result<1>
    SLICE_X57Y72.D5      net (fanout=3)        0.241   CPU0/uf_alu1_result<1>
    SLICE_X57Y72.D       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UA_MUX03/DOUT<1>1
    SLICE_X58Y73.B6      net (fanout=105)      0.649   dataab_cpu<1>
    SLICE_X58Y73.B       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       mem_out2_24_mux000021
    SLICE_X58Y73.A5      net (fanout=33)       0.271   mem_out2_27_cmp_eq0003
    SLICE_X58Y73.A       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       datadbi_mem_0_mux000011
    SLICE_X57Y72.B6      net (fanout=16)       0.318   N64
    SLICE_X57Y72.B       Tilo                  0.094   dataab_cpu<1>
                                                       uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C2      net (fanout=1)        1.603   uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write36138
    SLICE_X39Y69.D5      net (fanout=4)        0.241   datadbi_cpu<1>
    SLICE_X39Y69.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<1>
    SLICE_X39Y60.B5      net (fanout=2)        0.751   CPU0/ua_mux56_dout<1>
    SLICE_X39Y60.BMUX    Topbb                 0.387   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.C1      net (fanout=1)        1.257   CPU0/UF_ALU/sum<1>
    SLICE_X38Y69.C       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<1>
    SLICE_X37Y69.B6      net (fanout=46)       0.326   CPU0/uf_alu_result<1>
    SLICE_X37Y69.B       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UA_MUX09/DOUT<1>1
    SLICE_X52Y66.C2      net (fanout=3)        1.509   CPU0/ua_mux09_dout<1>
    SLICE_X52Y66.C       Tilo                  0.094   N1197
                                                       CPU0/UF_SFTvar/int4<0>_SW1
    SLICE_X53Y66.B6      net (fanout=1)        0.276   N648
    SLICE_X53Y66.B       Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_EXE/DOUT
                                                       CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B6      net (fanout=2)        0.698   CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B       Tilo                  0.094   CPU0/UF_SFTvar/int8<0>
                                                       CPU0/UF_SFTvar/int8<0>1
    SLICE_X55Y60.A5      net (fanout=7)        0.390   CPU0/UF_SFTvar/int8<0>
    SLICE_X55Y60.A       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UF_SFTvar/int16<0>1
    SLICE_X55Y60.B6      net (fanout=2)        0.145   CPU0/uf_sftvar_data_out<0>
    SLICE_X55Y60.B       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UA_MUX42/DOUT<0>1
    SLICE_X56Y54.A6      net (fanout=3)        0.651   CPU0/ua_mux42_dout<0>
    SLICE_X56Y54.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X49Y72.B2      net (fanout=1)        1.679   CPU0/UF_ALU1/sum<0>
    SLICE_X49Y72.B       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU1/pre_result<0>
    SLICE_X49Y72.C5      net (fanout=3)        0.391   CPU0/uf_alu1_result<0>
    SLICE_X49Y72.C       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UA_MUX03/DOUT<0>1
    SLICE_X49Y79.A1      net (fanout=123)      1.239   dataab_cpu<0>
    SLICE_X49Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_3
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
    SLICE_X49Y80.CMUX    Tcinc                 0.352   CPU0/ua_mux05_sel<1>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_2
    SLICE_X48Y80.D1      net (fanout=1)        0.742   uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001
    SLICE_X48Y80.D       Tilo                  0.094   uMM/selector_isInRangeOfSpecificPort<4>
                                                       uMM/selector_isInRangeOfSpecificPort_4_and0000
    SLICE_X49Y76.C6      net (fanout=4)        0.473   uMM/selector_isInRangeOfSpecificPort<4>
    SLICE_X49Y76.C       Tilo                  0.094   uMM/N4
                                                       uMM/selector<2>1
    SLICE_X49Y76.D5      net (fanout=20)       0.255   uMM/selector<2>
    SLICE_X49Y76.D       Tilo                  0.094   uMM/N4
                                                       uMM/Mmux_DataDB_master_write351
    SLICE_X49Y75.A5      net (fanout=38)       0.552   uMM/N4
    SLICE_X49Y75.A       Tilo                  0.094   CPU0/UA_PREG05/DOUT<15>
                                                       uMM/Mmux_DataDB_master_write6911
    SLICE_X49Y74.A4      net (fanout=1)        0.480   uMM/Mmux_DataDB_master_write691
    SLICE_X49Y74.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       uMM/Mmux_DataDB_master_write69138
    SLICE_X49Y74.B6      net (fanout=4)        0.143   datadbi_cpu<2>
    SLICE_X49Y74.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       CPU0/UA_MUX56/DOUT<2>
    SLICE_X39Y60.C3      net (fanout=2)        2.019   CPU0/ua_mux56_dout<2>
    SLICE_X39Y60.CMUX    Topcc                 0.432   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<2>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X48Y61.A6      net (fanout=1)        0.925   CPU0/UF_ALU/sum<2>
    SLICE_X48Y61.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<3>
                                                       CPU0/UF_ALU/pre_result<2>
    SLICE_X47Y65.D6      net (fanout=41)       1.791   CPU0/uf_alu_result<2>
    SLICE_X47Y65.D       Tilo                  0.094   CPU0/UF_SFTvar1/int4<4>
                                                       CPU0/UF_SFTvar1/int4<4>1
    SLICE_X48Y62.C6      net (fanout=2)        0.852   CPU0/UF_SFTvar1/int4<4>
    SLICE_X48Y62.C       Tilo                  0.094   CPU0/ua_mux42_dout<29>
                                                       CPU0/UF_SFTvar1/int8<4>1
    SLICE_X49Y62.C1      net (fanout=2)        0.986   CPU0/UF_SFTvar1/int8<4>
    SLICE_X49Y62.C       Tilo                  0.094   CPU0/ua_mux44_dout<4>
                                                       CPU0/UA_MUX44/DOUT<4>1
    SLICE_X56Y55.A1      net (fanout=3)        1.398   CPU0/ua_mux44_dout<4>
    SLICE_X56Y55.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<4>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X49Y66.D4      net (fanout=1)        1.073   CPU0/UF_ALU1/sum<4>
    SLICE_X49Y66.D       Tilo                  0.094   CPU0/uf_alu1_result<4>
                                                       CPU0/UF_ALU1/pre_result<4>
    SLICE_X50Y78.C6      net (fanout=4)        0.927   CPU0/uf_alu1_result<4>
    SLICE_X50Y78.C       Tilo                  0.094   mem_in_3_mux000065
                                                       CPU0/UA_MUX03/DOUT<4>1
    SLICE_X50Y79.A5      net (fanout=264)      0.537   dataab_cpu<4>
    SLICE_X50Y79.COUT    Topcya                0.489   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lutdi20
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X50Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X50Y80.CMUX    Tcinc                 0.352   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X54Y81.A6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X54Y81.A       Tilo                  0.094   N630
                                                       uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X55Y81.C1      net (fanout=5)        0.723   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X55Y81.C       Tilo                  0.094   N538
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X55Y81.A6      net (fanout=38)       0.337   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X55Y81.A       Tilo                  0.094   N538
                                                       uMM/selector<1>1
    SLICE_X35Y60.C6      net (fanout=20)       2.451   uMM/selector<1>
    SLICE_X35Y60.C       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       uMM/Mmux_Ack2master5
    SLICE_X35Y60.D5      net (fanout=3)        0.245   dataack_cpu
    SLICE_X35Y60.D       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1
    SLICE_X24Y101.A6     net (fanout=12)       3.103   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X24Y101.A      Tilo                  0.094   CPU0/UF_GPR/N26
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11
    SLICE_X3Y105.A6      net (fanout=9)        1.389   CPU0/uf_gpr_w_enb1
    SLICE_X3Y105.A       Tilo                  0.094   i2c_core/pca9564/Mtridata_pca9564_data<7>
                                                       CPU0/UF_GPR/w_enb_tmp16_or000031
    SLICE_X0Y127.B6      net (fanout=4)        1.669   CPU0/UF_GPR/N29
    SLICE_X0Y127.B       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<21>
                                                       CPU0/UF_GPR/w_enb_tmp18_or00001
    SLICE_X3Y127.A5      net (fanout=33)       0.440   CPU0/UF_GPR/w_enb_tmp18
    SLICE_X3Y127.A       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<31>
                                                       CPU0/UF_GPR/REG18/data_out_not00011
    SLICE_X1Y129.CE      net (fanout=9)        0.805   CPU0/UF_GPR/REG18/data_out_not0001
    SLICE_X1Y129.CLK     Tceck                 0.229   CPU0/UF_GPR/REG18/data_out<3>
                                                       CPU0/UF_GPR/REG18/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                     83.789ns (13.838ns logic, 69.951ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UF_GPR/REG18/data_out_1 (SLICE_X1Y129.CE), 38445181074922 paths
--------------------------------------------------------------------------------
Slack (setup path):     -43.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 (FF)
  Destination:          CPU0/UF_GPR/REG18/data_out_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      83.809ns (Levels of Logic = 84)
  Clock Path Skew:      0.282ns (1.501 - 1.219)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 to CPU0/UF_GPR/REG18/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.CQ      Tcko                  0.471   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A2      net (fanout=15)       1.435   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A       Tilo                  0.094   port3_req_d
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1
    SLICE_X57Y88.D2      net (fanout=25)       0.839   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01
    SLICE_X57Y88.CMUX    Topdc                 0.389   N1223
                                                       uMM/Mmux_DataDB_master_write15702
                                                       uMM/Mmux_DataDB_master_write1570_f7
    SLICE_X53Y87.D1      net (fanout=1)        0.989   uMM/Mmux_DataDB_master_write1570
    SLICE_X53Y87.D       Tilo                  0.094   CPU0/UA_CTRL/UA_VALID_EXE/DOUT
                                                       uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C2      net (fanout=1)        1.268   uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       uMM/Mmux_DataDB_master_write15128
    SLICE_X50Y83.D5      net (fanout=4)        0.259   datadbi_cpu<13>
    SLICE_X50Y83.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       CPU0/UA_MUX56/DOUT<13>1
    SLICE_X49Y72.A4      net (fanout=2)        1.233   CPU0/ua_mux56_dout<13>
    SLICE_X49Y72.A       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU/bin<13>1
    SLICE_X39Y63.B6      net (fanout=1)        1.364   CPU0/UF_ALU/bin<13>
    SLICE_X39Y63.COUT    Topcyb                0.501   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<13>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.AMUX    Tcina                 0.271   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
    SLICE_X55Y71.A6      net (fanout=1)        1.811   CPU0/UF_ALU/sum<16>
    SLICE_X55Y71.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<17>
                                                       CPU0/UF_ALU/pre_result<16>
    SLICE_X54Y71.B6      net (fanout=8)        0.302   CPU0/uf_alu_result<16>
    SLICE_X54Y71.B       Tilo                  0.094   CPU0/ua_mux55_dout<6>
                                                       CPU0/UA_MUX09/DOUT<16>1
    SLICE_X54Y70.A2      net (fanout=4)        0.983   CPU0/ua_mux09_dout<16>
    SLICE_X54Y70.A       Tilo                  0.094   CPU0/UF_SFTvar/int1<19>
                                                       CPU0/UF_SFTvar/int1<15>1
    SLICE_X52Y70.D4      net (fanout=3)        0.682   CPU0/UF_SFTvar/int1<15>
    SLICE_X52Y70.D       Tilo                  0.094   CPU0/UF_SFTvar/int2<13>
                                                       CPU0/UF_SFTvar/int2<13>1
    SLICE_X54Y68.B2      net (fanout=3)        0.936   CPU0/UF_SFTvar/int2<13>
    SLICE_X54Y68.B       Tilo                  0.094   CPU0/ua_mux09_dout<31>
                                                       CPU0/UF_SFTvar/int4<13>1
    SLICE_X55Y68.A1      net (fanout=3)        0.838   CPU0/UF_SFTvar/int4<13>
    SLICE_X55Y68.A       Tilo                  0.094   CPU0/UF_SFTvar/int4<9>
                                                       CPU0/UF_SFTvar/int8<21>1
    SLICE_X50Y66.B6      net (fanout=6)        0.454   CPU0/UF_SFTvar/int8<21>
    SLICE_X50Y66.B       Tilo                  0.094   CPU0/uf_alu1_result<14>
                                                       CPU0/UF_SFTvar/int16<5>1
    SLICE_X54Y57.A5      net (fanout=2)        0.788   CPU0/uf_sftvar_data_out<5>
    SLICE_X54Y57.A       Tilo                  0.094   CPU0/ua_mux44_dout<5>
                                                       CPU0/UA_MUX42/DOUT<5>1
    SLICE_X56Y55.B1      net (fanout=5)        1.076   CPU0/ua_mux42_dout<5>
    SLICE_X56Y55.COUT    Topcyb                0.483   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<5>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.DMUX    Tcind                 0.405   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
    SLICE_X50Y64.B3      net (fanout=1)        1.138   CPU0/UF_ALU1/sum<19>
    SLICE_X50Y64.B       Tilo                  0.094   CPU0/ua_mux42_dout<24>
                                                       CPU0/UF_ALU1/pre_result<19>
    SLICE_X53Y77.C1      net (fanout=3)        1.718   CPU0/uf_alu1_result<19>
    SLICE_X53Y77.C       Tilo                  0.094   CPU0/UA_MUX03/DOUT<7>1
                                                       CPU0/UA_MUX03/DOUT<19>1
    SLICE_X49Y77.D1      net (fanout=9)        1.022   dataab_cpu<19>
    SLICE_X49Y77.COUT    Topcyd                0.392   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X49Y78.CMUX    Tcinc                 0.352   dataab_cpu<9>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X55Y77.C6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X55Y77.C       Tilo                  0.094   N750
                                                       uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X55Y77.D5      net (fanout=5)        0.233   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X55Y77.D       Tilo                  0.094   N750
                                                       uMM/selector<0>_SW0
    SLICE_X53Y78.B1      net (fanout=1)        1.146   N750
    SLICE_X53Y78.B       Tilo                  0.094   N536
                                                       uMM/selector<0>
    SLICE_X52Y73.A4      net (fanout=43)       0.764   uMM/selector<0>
    SLICE_X52Y73.A       Tilo                  0.094   N1145
                                                       uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A1      net (fanout=1)        1.707   uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write3138
    SLICE_X39Y69.B1      net (fanout=4)        0.878   datadbi_cpu<0>
    SLICE_X39Y69.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<0>
    SLICE_X39Y60.A5      net (fanout=2)        0.742   CPU0/ua_mux56_dout<0>
    SLICE_X39Y60.AMUX    Topaa                 0.383   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.A5      net (fanout=1)        0.760   CPU0/UF_ALU/sum<0>
    SLICE_X38Y69.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<0>
    SLICE_X38Y69.B6      net (fanout=40)       0.198   CPU0/uf_alu_result<0>
    SLICE_X38Y69.B       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UA_MUX09/DOUT<0>1
    SLICE_X37Y69.A3      net (fanout=4)        0.714   CPU0/ua_mux09_dout<0>
    SLICE_X37Y69.A       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UF_SFTvar/int1<1>1
    SLICE_X58Y69.B4      net (fanout=2)        1.817   CPU0/UF_SFTvar/int1<1>
    SLICE_X58Y69.B       Tilo                  0.094   CPU0/UF_SFTvar/int2<1>
                                                       CPU0/UF_SFTvar/int2<1>1
    SLICE_X59Y68.A6      net (fanout=2)        0.301   CPU0/UF_SFTvar/int2<1>
    SLICE_X59Y68.A       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int4<1>1
    SLICE_X59Y68.B6      net (fanout=2)        0.135   CPU0/UF_SFTvar/int4<1>
    SLICE_X59Y68.B       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int8<1>1
    SLICE_X58Y68.C6      net (fanout=3)        0.287   CPU0/UF_SFTvar/int8<1>
    SLICE_X58Y68.C       Tilo                  0.094   CPU0/ua_mux42_dout<1>
                                                       CPU0/UA_MUX42/DOUT<1>1
    SLICE_X56Y54.B2      net (fanout=3)        1.532   CPU0/ua_mux42_dout<1>
    SLICE_X56Y54.BMUX    Topbb                 0.375   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X57Y72.C1      net (fanout=1)        1.762   CPU0/UF_ALU1/sum<1>
    SLICE_X57Y72.C       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UF_ALU1/pre_result<1>
    SLICE_X57Y72.D5      net (fanout=3)        0.241   CPU0/uf_alu1_result<1>
    SLICE_X57Y72.D       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UA_MUX03/DOUT<1>1
    SLICE_X58Y73.B6      net (fanout=105)      0.649   dataab_cpu<1>
    SLICE_X58Y73.B       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       mem_out2_24_mux000021
    SLICE_X58Y73.A5      net (fanout=33)       0.271   mem_out2_27_cmp_eq0003
    SLICE_X58Y73.A       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       datadbi_mem_0_mux000011
    SLICE_X57Y72.B6      net (fanout=16)       0.318   N64
    SLICE_X57Y72.B       Tilo                  0.094   dataab_cpu<1>
                                                       uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C2      net (fanout=1)        1.603   uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write36138
    SLICE_X39Y69.D5      net (fanout=4)        0.241   datadbi_cpu<1>
    SLICE_X39Y69.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<1>
    SLICE_X39Y60.B5      net (fanout=2)        0.751   CPU0/ua_mux56_dout<1>
    SLICE_X39Y60.BMUX    Topbb                 0.387   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.C1      net (fanout=1)        1.257   CPU0/UF_ALU/sum<1>
    SLICE_X38Y69.C       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<1>
    SLICE_X37Y69.B6      net (fanout=46)       0.326   CPU0/uf_alu_result<1>
    SLICE_X37Y69.B       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UA_MUX09/DOUT<1>1
    SLICE_X52Y66.C2      net (fanout=3)        1.509   CPU0/ua_mux09_dout<1>
    SLICE_X52Y66.C       Tilo                  0.094   N1197
                                                       CPU0/UF_SFTvar/int4<0>_SW1
    SLICE_X53Y66.B6      net (fanout=1)        0.276   N648
    SLICE_X53Y66.B       Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_EXE/DOUT
                                                       CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B6      net (fanout=2)        0.698   CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B       Tilo                  0.094   CPU0/UF_SFTvar/int8<0>
                                                       CPU0/UF_SFTvar/int8<0>1
    SLICE_X55Y60.A5      net (fanout=7)        0.390   CPU0/UF_SFTvar/int8<0>
    SLICE_X55Y60.A       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UF_SFTvar/int16<0>1
    SLICE_X55Y60.B6      net (fanout=2)        0.145   CPU0/uf_sftvar_data_out<0>
    SLICE_X55Y60.B       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UA_MUX42/DOUT<0>1
    SLICE_X56Y54.A6      net (fanout=3)        0.651   CPU0/ua_mux42_dout<0>
    SLICE_X56Y54.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X49Y72.B2      net (fanout=1)        1.679   CPU0/UF_ALU1/sum<0>
    SLICE_X49Y72.B       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU1/pre_result<0>
    SLICE_X49Y72.C5      net (fanout=3)        0.391   CPU0/uf_alu1_result<0>
    SLICE_X49Y72.C       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UA_MUX03/DOUT<0>1
    SLICE_X49Y79.A1      net (fanout=123)      1.239   dataab_cpu<0>
    SLICE_X49Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_3
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
    SLICE_X49Y80.CMUX    Tcinc                 0.352   CPU0/ua_mux05_sel<1>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_2
    SLICE_X48Y80.D1      net (fanout=1)        0.742   uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001
    SLICE_X48Y80.D       Tilo                  0.094   uMM/selector_isInRangeOfSpecificPort<4>
                                                       uMM/selector_isInRangeOfSpecificPort_4_and0000
    SLICE_X49Y76.C6      net (fanout=4)        0.473   uMM/selector_isInRangeOfSpecificPort<4>
    SLICE_X49Y76.C       Tilo                  0.094   uMM/N4
                                                       uMM/selector<2>1
    SLICE_X49Y76.D5      net (fanout=20)       0.255   uMM/selector<2>
    SLICE_X49Y76.D       Tilo                  0.094   uMM/N4
                                                       uMM/Mmux_DataDB_master_write351
    SLICE_X49Y75.A5      net (fanout=38)       0.552   uMM/N4
    SLICE_X49Y75.A       Tilo                  0.094   CPU0/UA_PREG05/DOUT<15>
                                                       uMM/Mmux_DataDB_master_write6911
    SLICE_X49Y74.A4      net (fanout=1)        0.480   uMM/Mmux_DataDB_master_write691
    SLICE_X49Y74.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       uMM/Mmux_DataDB_master_write69138
    SLICE_X49Y74.B6      net (fanout=4)        0.143   datadbi_cpu<2>
    SLICE_X49Y74.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       CPU0/UA_MUX56/DOUT<2>
    SLICE_X39Y60.C3      net (fanout=2)        2.019   CPU0/ua_mux56_dout<2>
    SLICE_X39Y60.CMUX    Topcc                 0.432   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<2>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X48Y61.A6      net (fanout=1)        0.925   CPU0/UF_ALU/sum<2>
    SLICE_X48Y61.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<3>
                                                       CPU0/UF_ALU/pre_result<2>
    SLICE_X47Y65.D6      net (fanout=41)       1.791   CPU0/uf_alu_result<2>
    SLICE_X47Y65.D       Tilo                  0.094   CPU0/UF_SFTvar1/int4<4>
                                                       CPU0/UF_SFTvar1/int4<4>1
    SLICE_X48Y62.C6      net (fanout=2)        0.852   CPU0/UF_SFTvar1/int4<4>
    SLICE_X48Y62.C       Tilo                  0.094   CPU0/ua_mux42_dout<29>
                                                       CPU0/UF_SFTvar1/int8<4>1
    SLICE_X49Y62.C1      net (fanout=2)        0.986   CPU0/UF_SFTvar1/int8<4>
    SLICE_X49Y62.C       Tilo                  0.094   CPU0/ua_mux44_dout<4>
                                                       CPU0/UA_MUX44/DOUT<4>1
    SLICE_X56Y55.A1      net (fanout=3)        1.398   CPU0/ua_mux44_dout<4>
    SLICE_X56Y55.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<4>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X49Y66.D4      net (fanout=1)        1.073   CPU0/UF_ALU1/sum<4>
    SLICE_X49Y66.D       Tilo                  0.094   CPU0/uf_alu1_result<4>
                                                       CPU0/UF_ALU1/pre_result<4>
    SLICE_X50Y78.C6      net (fanout=4)        0.927   CPU0/uf_alu1_result<4>
    SLICE_X50Y78.C       Tilo                  0.094   mem_in_3_mux000065
                                                       CPU0/UA_MUX03/DOUT<4>1
    SLICE_X50Y79.A5      net (fanout=264)      0.537   dataab_cpu<4>
    SLICE_X50Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X50Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X50Y80.CMUX    Tcinc                 0.352   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X54Y81.A6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X54Y81.A       Tilo                  0.094   N630
                                                       uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X55Y81.C1      net (fanout=5)        0.723   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X55Y81.C       Tilo                  0.094   N538
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X55Y81.A6      net (fanout=38)       0.337   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X55Y81.A       Tilo                  0.094   N538
                                                       uMM/selector<1>1
    SLICE_X35Y60.C6      net (fanout=20)       2.451   uMM/selector<1>
    SLICE_X35Y60.C       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       uMM/Mmux_Ack2master5
    SLICE_X35Y60.D5      net (fanout=3)        0.245   dataack_cpu
    SLICE_X35Y60.D       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1
    SLICE_X24Y101.A6     net (fanout=12)       3.103   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X24Y101.A      Tilo                  0.094   CPU0/UF_GPR/N26
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11
    SLICE_X3Y105.A6      net (fanout=9)        1.389   CPU0/uf_gpr_w_enb1
    SLICE_X3Y105.A       Tilo                  0.094   i2c_core/pca9564/Mtridata_pca9564_data<7>
                                                       CPU0/UF_GPR/w_enb_tmp16_or000031
    SLICE_X0Y127.B6      net (fanout=4)        1.669   CPU0/UF_GPR/N29
    SLICE_X0Y127.B       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<21>
                                                       CPU0/UF_GPR/w_enb_tmp18_or00001
    SLICE_X3Y127.A5      net (fanout=33)       0.440   CPU0/UF_GPR/w_enb_tmp18
    SLICE_X3Y127.A       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<31>
                                                       CPU0/UF_GPR/REG18/data_out_not00011
    SLICE_X1Y129.CE      net (fanout=9)        0.805   CPU0/UF_GPR/REG18/data_out_not0001
    SLICE_X1Y129.CLK     Tceck                 0.229   CPU0/UF_GPR/REG18/data_out<3>
                                                       CPU0/UF_GPR/REG18/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                     83.809ns (13.858ns logic, 69.951ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -43.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 (FF)
  Destination:          CPU0/UF_GPR/REG18/data_out_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      83.808ns (Levels of Logic = 84)
  Clock Path Skew:      0.282ns (1.501 - 1.219)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 to CPU0/UF_GPR/REG18/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.CQ      Tcko                  0.471   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A2      net (fanout=15)       1.435   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A       Tilo                  0.094   port3_req_d
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1
    SLICE_X57Y88.C2      net (fanout=25)       0.835   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01
    SLICE_X57Y88.CMUX    Tilo                  0.392   N1223
                                                       uMM/Mmux_DataDB_master_write15701
                                                       uMM/Mmux_DataDB_master_write1570_f7
    SLICE_X53Y87.D1      net (fanout=1)        0.989   uMM/Mmux_DataDB_master_write1570
    SLICE_X53Y87.D       Tilo                  0.094   CPU0/UA_CTRL/UA_VALID_EXE/DOUT
                                                       uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C2      net (fanout=1)        1.268   uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       uMM/Mmux_DataDB_master_write15128
    SLICE_X50Y83.D5      net (fanout=4)        0.259   datadbi_cpu<13>
    SLICE_X50Y83.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       CPU0/UA_MUX56/DOUT<13>1
    SLICE_X49Y72.A4      net (fanout=2)        1.233   CPU0/ua_mux56_dout<13>
    SLICE_X49Y72.A       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU/bin<13>1
    SLICE_X39Y63.B6      net (fanout=1)        1.364   CPU0/UF_ALU/bin<13>
    SLICE_X39Y63.COUT    Topcyb                0.501   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<13>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.AMUX    Tcina                 0.271   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
    SLICE_X55Y71.A6      net (fanout=1)        1.811   CPU0/UF_ALU/sum<16>
    SLICE_X55Y71.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<17>
                                                       CPU0/UF_ALU/pre_result<16>
    SLICE_X54Y71.B6      net (fanout=8)        0.302   CPU0/uf_alu_result<16>
    SLICE_X54Y71.B       Tilo                  0.094   CPU0/ua_mux55_dout<6>
                                                       CPU0/UA_MUX09/DOUT<16>1
    SLICE_X54Y70.A2      net (fanout=4)        0.983   CPU0/ua_mux09_dout<16>
    SLICE_X54Y70.A       Tilo                  0.094   CPU0/UF_SFTvar/int1<19>
                                                       CPU0/UF_SFTvar/int1<15>1
    SLICE_X52Y70.D4      net (fanout=3)        0.682   CPU0/UF_SFTvar/int1<15>
    SLICE_X52Y70.D       Tilo                  0.094   CPU0/UF_SFTvar/int2<13>
                                                       CPU0/UF_SFTvar/int2<13>1
    SLICE_X54Y68.B2      net (fanout=3)        0.936   CPU0/UF_SFTvar/int2<13>
    SLICE_X54Y68.B       Tilo                  0.094   CPU0/ua_mux09_dout<31>
                                                       CPU0/UF_SFTvar/int4<13>1
    SLICE_X55Y68.A1      net (fanout=3)        0.838   CPU0/UF_SFTvar/int4<13>
    SLICE_X55Y68.A       Tilo                  0.094   CPU0/UF_SFTvar/int4<9>
                                                       CPU0/UF_SFTvar/int8<21>1
    SLICE_X50Y66.B6      net (fanout=6)        0.454   CPU0/UF_SFTvar/int8<21>
    SLICE_X50Y66.B       Tilo                  0.094   CPU0/uf_alu1_result<14>
                                                       CPU0/UF_SFTvar/int16<5>1
    SLICE_X54Y57.A5      net (fanout=2)        0.788   CPU0/uf_sftvar_data_out<5>
    SLICE_X54Y57.A       Tilo                  0.094   CPU0/ua_mux44_dout<5>
                                                       CPU0/UA_MUX42/DOUT<5>1
    SLICE_X56Y55.B1      net (fanout=5)        1.076   CPU0/ua_mux42_dout<5>
    SLICE_X56Y55.COUT    Topcyb                0.483   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<5>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.DMUX    Tcind                 0.405   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
    SLICE_X50Y64.B3      net (fanout=1)        1.138   CPU0/UF_ALU1/sum<19>
    SLICE_X50Y64.B       Tilo                  0.094   CPU0/ua_mux42_dout<24>
                                                       CPU0/UF_ALU1/pre_result<19>
    SLICE_X53Y77.C1      net (fanout=3)        1.718   CPU0/uf_alu1_result<19>
    SLICE_X53Y77.C       Tilo                  0.094   CPU0/UA_MUX03/DOUT<7>1
                                                       CPU0/UA_MUX03/DOUT<19>1
    SLICE_X49Y77.D1      net (fanout=9)        1.022   dataab_cpu<19>
    SLICE_X49Y77.COUT    Topcyd                0.392   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X49Y78.CMUX    Tcinc                 0.352   dataab_cpu<9>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X55Y77.C6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X55Y77.C       Tilo                  0.094   N750
                                                       uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X55Y77.D5      net (fanout=5)        0.233   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X55Y77.D       Tilo                  0.094   N750
                                                       uMM/selector<0>_SW0
    SLICE_X53Y78.B1      net (fanout=1)        1.146   N750
    SLICE_X53Y78.B       Tilo                  0.094   N536
                                                       uMM/selector<0>
    SLICE_X52Y73.A4      net (fanout=43)       0.764   uMM/selector<0>
    SLICE_X52Y73.A       Tilo                  0.094   N1145
                                                       uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A1      net (fanout=1)        1.707   uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write3138
    SLICE_X39Y69.B1      net (fanout=4)        0.878   datadbi_cpu<0>
    SLICE_X39Y69.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<0>
    SLICE_X39Y60.A5      net (fanout=2)        0.742   CPU0/ua_mux56_dout<0>
    SLICE_X39Y60.AMUX    Topaa                 0.383   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.A5      net (fanout=1)        0.760   CPU0/UF_ALU/sum<0>
    SLICE_X38Y69.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<0>
    SLICE_X38Y69.B6      net (fanout=40)       0.198   CPU0/uf_alu_result<0>
    SLICE_X38Y69.B       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UA_MUX09/DOUT<0>1
    SLICE_X37Y69.A3      net (fanout=4)        0.714   CPU0/ua_mux09_dout<0>
    SLICE_X37Y69.A       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UF_SFTvar/int1<1>1
    SLICE_X58Y69.B4      net (fanout=2)        1.817   CPU0/UF_SFTvar/int1<1>
    SLICE_X58Y69.B       Tilo                  0.094   CPU0/UF_SFTvar/int2<1>
                                                       CPU0/UF_SFTvar/int2<1>1
    SLICE_X59Y68.A6      net (fanout=2)        0.301   CPU0/UF_SFTvar/int2<1>
    SLICE_X59Y68.A       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int4<1>1
    SLICE_X59Y68.B6      net (fanout=2)        0.135   CPU0/UF_SFTvar/int4<1>
    SLICE_X59Y68.B       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int8<1>1
    SLICE_X58Y68.C6      net (fanout=3)        0.287   CPU0/UF_SFTvar/int8<1>
    SLICE_X58Y68.C       Tilo                  0.094   CPU0/ua_mux42_dout<1>
                                                       CPU0/UA_MUX42/DOUT<1>1
    SLICE_X56Y54.B2      net (fanout=3)        1.532   CPU0/ua_mux42_dout<1>
    SLICE_X56Y54.BMUX    Topbb                 0.375   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X57Y72.C1      net (fanout=1)        1.762   CPU0/UF_ALU1/sum<1>
    SLICE_X57Y72.C       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UF_ALU1/pre_result<1>
    SLICE_X57Y72.D5      net (fanout=3)        0.241   CPU0/uf_alu1_result<1>
    SLICE_X57Y72.D       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UA_MUX03/DOUT<1>1
    SLICE_X58Y73.B6      net (fanout=105)      0.649   dataab_cpu<1>
    SLICE_X58Y73.B       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       mem_out2_24_mux000021
    SLICE_X58Y73.A5      net (fanout=33)       0.271   mem_out2_27_cmp_eq0003
    SLICE_X58Y73.A       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       datadbi_mem_0_mux000011
    SLICE_X57Y72.B6      net (fanout=16)       0.318   N64
    SLICE_X57Y72.B       Tilo                  0.094   dataab_cpu<1>
                                                       uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C2      net (fanout=1)        1.603   uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write36138
    SLICE_X39Y69.D5      net (fanout=4)        0.241   datadbi_cpu<1>
    SLICE_X39Y69.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<1>
    SLICE_X39Y60.B5      net (fanout=2)        0.751   CPU0/ua_mux56_dout<1>
    SLICE_X39Y60.BMUX    Topbb                 0.387   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.C1      net (fanout=1)        1.257   CPU0/UF_ALU/sum<1>
    SLICE_X38Y69.C       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<1>
    SLICE_X37Y69.B6      net (fanout=46)       0.326   CPU0/uf_alu_result<1>
    SLICE_X37Y69.B       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UA_MUX09/DOUT<1>1
    SLICE_X52Y66.C2      net (fanout=3)        1.509   CPU0/ua_mux09_dout<1>
    SLICE_X52Y66.C       Tilo                  0.094   N1197
                                                       CPU0/UF_SFTvar/int4<0>_SW1
    SLICE_X53Y66.B6      net (fanout=1)        0.276   N648
    SLICE_X53Y66.B       Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_EXE/DOUT
                                                       CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B6      net (fanout=2)        0.698   CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B       Tilo                  0.094   CPU0/UF_SFTvar/int8<0>
                                                       CPU0/UF_SFTvar/int8<0>1
    SLICE_X55Y60.A5      net (fanout=7)        0.390   CPU0/UF_SFTvar/int8<0>
    SLICE_X55Y60.A       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UF_SFTvar/int16<0>1
    SLICE_X55Y60.B6      net (fanout=2)        0.145   CPU0/uf_sftvar_data_out<0>
    SLICE_X55Y60.B       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UA_MUX42/DOUT<0>1
    SLICE_X56Y54.A6      net (fanout=3)        0.651   CPU0/ua_mux42_dout<0>
    SLICE_X56Y54.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X49Y72.B2      net (fanout=1)        1.679   CPU0/UF_ALU1/sum<0>
    SLICE_X49Y72.B       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU1/pre_result<0>
    SLICE_X49Y72.C5      net (fanout=3)        0.391   CPU0/uf_alu1_result<0>
    SLICE_X49Y72.C       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UA_MUX03/DOUT<0>1
    SLICE_X49Y79.A1      net (fanout=123)      1.239   dataab_cpu<0>
    SLICE_X49Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_3
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
    SLICE_X49Y80.CMUX    Tcinc                 0.352   CPU0/ua_mux05_sel<1>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_2
    SLICE_X48Y80.D1      net (fanout=1)        0.742   uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001
    SLICE_X48Y80.D       Tilo                  0.094   uMM/selector_isInRangeOfSpecificPort<4>
                                                       uMM/selector_isInRangeOfSpecificPort_4_and0000
    SLICE_X49Y76.C6      net (fanout=4)        0.473   uMM/selector_isInRangeOfSpecificPort<4>
    SLICE_X49Y76.C       Tilo                  0.094   uMM/N4
                                                       uMM/selector<2>1
    SLICE_X49Y76.D5      net (fanout=20)       0.255   uMM/selector<2>
    SLICE_X49Y76.D       Tilo                  0.094   uMM/N4
                                                       uMM/Mmux_DataDB_master_write351
    SLICE_X49Y75.A5      net (fanout=38)       0.552   uMM/N4
    SLICE_X49Y75.A       Tilo                  0.094   CPU0/UA_PREG05/DOUT<15>
                                                       uMM/Mmux_DataDB_master_write6911
    SLICE_X49Y74.A4      net (fanout=1)        0.480   uMM/Mmux_DataDB_master_write691
    SLICE_X49Y74.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       uMM/Mmux_DataDB_master_write69138
    SLICE_X49Y74.B6      net (fanout=4)        0.143   datadbi_cpu<2>
    SLICE_X49Y74.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       CPU0/UA_MUX56/DOUT<2>
    SLICE_X39Y60.C3      net (fanout=2)        2.019   CPU0/ua_mux56_dout<2>
    SLICE_X39Y60.CMUX    Topcc                 0.432   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<2>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X48Y61.A6      net (fanout=1)        0.925   CPU0/UF_ALU/sum<2>
    SLICE_X48Y61.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<3>
                                                       CPU0/UF_ALU/pre_result<2>
    SLICE_X47Y65.D6      net (fanout=41)       1.791   CPU0/uf_alu_result<2>
    SLICE_X47Y65.D       Tilo                  0.094   CPU0/UF_SFTvar1/int4<4>
                                                       CPU0/UF_SFTvar1/int4<4>1
    SLICE_X48Y62.C6      net (fanout=2)        0.852   CPU0/UF_SFTvar1/int4<4>
    SLICE_X48Y62.C       Tilo                  0.094   CPU0/ua_mux42_dout<29>
                                                       CPU0/UF_SFTvar1/int8<4>1
    SLICE_X49Y62.C1      net (fanout=2)        0.986   CPU0/UF_SFTvar1/int8<4>
    SLICE_X49Y62.C       Tilo                  0.094   CPU0/ua_mux44_dout<4>
                                                       CPU0/UA_MUX44/DOUT<4>1
    SLICE_X56Y55.A1      net (fanout=3)        1.398   CPU0/ua_mux44_dout<4>
    SLICE_X56Y55.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<4>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X49Y66.D4      net (fanout=1)        1.073   CPU0/UF_ALU1/sum<4>
    SLICE_X49Y66.D       Tilo                  0.094   CPU0/uf_alu1_result<4>
                                                       CPU0/UF_ALU1/pre_result<4>
    SLICE_X50Y78.C6      net (fanout=4)        0.927   CPU0/uf_alu1_result<4>
    SLICE_X50Y78.C       Tilo                  0.094   mem_in_3_mux000065
                                                       CPU0/UA_MUX03/DOUT<4>1
    SLICE_X50Y79.A5      net (fanout=264)      0.537   dataab_cpu<4>
    SLICE_X50Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X50Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X50Y80.CMUX    Tcinc                 0.352   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X54Y81.A6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X54Y81.A       Tilo                  0.094   N630
                                                       uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X55Y81.C1      net (fanout=5)        0.723   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X55Y81.C       Tilo                  0.094   N538
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X55Y81.A6      net (fanout=38)       0.337   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X55Y81.A       Tilo                  0.094   N538
                                                       uMM/selector<1>1
    SLICE_X35Y60.C6      net (fanout=20)       2.451   uMM/selector<1>
    SLICE_X35Y60.C       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       uMM/Mmux_Ack2master5
    SLICE_X35Y60.D5      net (fanout=3)        0.245   dataack_cpu
    SLICE_X35Y60.D       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1
    SLICE_X24Y101.A6     net (fanout=12)       3.103   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X24Y101.A      Tilo                  0.094   CPU0/UF_GPR/N26
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11
    SLICE_X3Y105.A6      net (fanout=9)        1.389   CPU0/uf_gpr_w_enb1
    SLICE_X3Y105.A       Tilo                  0.094   i2c_core/pca9564/Mtridata_pca9564_data<7>
                                                       CPU0/UF_GPR/w_enb_tmp16_or000031
    SLICE_X0Y127.B6      net (fanout=4)        1.669   CPU0/UF_GPR/N29
    SLICE_X0Y127.B       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<21>
                                                       CPU0/UF_GPR/w_enb_tmp18_or00001
    SLICE_X3Y127.A5      net (fanout=33)       0.440   CPU0/UF_GPR/w_enb_tmp18
    SLICE_X3Y127.A       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<31>
                                                       CPU0/UF_GPR/REG18/data_out_not00011
    SLICE_X1Y129.CE      net (fanout=9)        0.805   CPU0/UF_GPR/REG18/data_out_not0001
    SLICE_X1Y129.CLK     Tceck                 0.229   CPU0/UF_GPR/REG18/data_out<3>
                                                       CPU0/UF_GPR/REG18/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                     83.808ns (13.861ns logic, 69.947ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -43.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 (FF)
  Destination:          CPU0/UF_GPR/REG18/data_out_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      83.789ns (Levels of Logic = 84)
  Clock Path Skew:      0.282ns (1.501 - 1.219)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 to CPU0/UF_GPR/REG18/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.CQ      Tcko                  0.471   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A2      net (fanout=15)       1.435   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A       Tilo                  0.094   port3_req_d
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1
    SLICE_X57Y88.D2      net (fanout=25)       0.839   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01
    SLICE_X57Y88.CMUX    Topdc                 0.389   N1223
                                                       uMM/Mmux_DataDB_master_write15702
                                                       uMM/Mmux_DataDB_master_write1570_f7
    SLICE_X53Y87.D1      net (fanout=1)        0.989   uMM/Mmux_DataDB_master_write1570
    SLICE_X53Y87.D       Tilo                  0.094   CPU0/UA_CTRL/UA_VALID_EXE/DOUT
                                                       uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C2      net (fanout=1)        1.268   uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       uMM/Mmux_DataDB_master_write15128
    SLICE_X50Y83.D5      net (fanout=4)        0.259   datadbi_cpu<13>
    SLICE_X50Y83.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       CPU0/UA_MUX56/DOUT<13>1
    SLICE_X49Y72.A4      net (fanout=2)        1.233   CPU0/ua_mux56_dout<13>
    SLICE_X49Y72.A       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU/bin<13>1
    SLICE_X39Y63.B6      net (fanout=1)        1.364   CPU0/UF_ALU/bin<13>
    SLICE_X39Y63.COUT    Topcyb                0.501   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<13>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.AMUX    Tcina                 0.271   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
    SLICE_X55Y71.A6      net (fanout=1)        1.811   CPU0/UF_ALU/sum<16>
    SLICE_X55Y71.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<17>
                                                       CPU0/UF_ALU/pre_result<16>
    SLICE_X54Y71.B6      net (fanout=8)        0.302   CPU0/uf_alu_result<16>
    SLICE_X54Y71.B       Tilo                  0.094   CPU0/ua_mux55_dout<6>
                                                       CPU0/UA_MUX09/DOUT<16>1
    SLICE_X54Y70.A2      net (fanout=4)        0.983   CPU0/ua_mux09_dout<16>
    SLICE_X54Y70.A       Tilo                  0.094   CPU0/UF_SFTvar/int1<19>
                                                       CPU0/UF_SFTvar/int1<15>1
    SLICE_X52Y70.D4      net (fanout=3)        0.682   CPU0/UF_SFTvar/int1<15>
    SLICE_X52Y70.D       Tilo                  0.094   CPU0/UF_SFTvar/int2<13>
                                                       CPU0/UF_SFTvar/int2<13>1
    SLICE_X54Y68.B2      net (fanout=3)        0.936   CPU0/UF_SFTvar/int2<13>
    SLICE_X54Y68.B       Tilo                  0.094   CPU0/ua_mux09_dout<31>
                                                       CPU0/UF_SFTvar/int4<13>1
    SLICE_X55Y68.A1      net (fanout=3)        0.838   CPU0/UF_SFTvar/int4<13>
    SLICE_X55Y68.A       Tilo                  0.094   CPU0/UF_SFTvar/int4<9>
                                                       CPU0/UF_SFTvar/int8<21>1
    SLICE_X50Y66.B6      net (fanout=6)        0.454   CPU0/UF_SFTvar/int8<21>
    SLICE_X50Y66.B       Tilo                  0.094   CPU0/uf_alu1_result<14>
                                                       CPU0/UF_SFTvar/int16<5>1
    SLICE_X54Y57.A5      net (fanout=2)        0.788   CPU0/uf_sftvar_data_out<5>
    SLICE_X54Y57.A       Tilo                  0.094   CPU0/ua_mux44_dout<5>
                                                       CPU0/UA_MUX42/DOUT<5>1
    SLICE_X56Y55.B1      net (fanout=5)        1.076   CPU0/ua_mux42_dout<5>
    SLICE_X56Y55.COUT    Topcyb                0.483   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<5>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.DMUX    Tcind                 0.405   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
    SLICE_X50Y64.B3      net (fanout=1)        1.138   CPU0/UF_ALU1/sum<19>
    SLICE_X50Y64.B       Tilo                  0.094   CPU0/ua_mux42_dout<24>
                                                       CPU0/UF_ALU1/pre_result<19>
    SLICE_X53Y77.C1      net (fanout=3)        1.718   CPU0/uf_alu1_result<19>
    SLICE_X53Y77.C       Tilo                  0.094   CPU0/UA_MUX03/DOUT<7>1
                                                       CPU0/UA_MUX03/DOUT<19>1
    SLICE_X49Y77.D1      net (fanout=9)        1.022   dataab_cpu<19>
    SLICE_X49Y77.COUT    Topcyd                0.392   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X49Y78.CMUX    Tcinc                 0.352   dataab_cpu<9>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X55Y77.C6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X55Y77.C       Tilo                  0.094   N750
                                                       uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X55Y77.D5      net (fanout=5)        0.233   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X55Y77.D       Tilo                  0.094   N750
                                                       uMM/selector<0>_SW0
    SLICE_X53Y78.B1      net (fanout=1)        1.146   N750
    SLICE_X53Y78.B       Tilo                  0.094   N536
                                                       uMM/selector<0>
    SLICE_X52Y73.A4      net (fanout=43)       0.764   uMM/selector<0>
    SLICE_X52Y73.A       Tilo                  0.094   N1145
                                                       uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A1      net (fanout=1)        1.707   uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write3138
    SLICE_X39Y69.B1      net (fanout=4)        0.878   datadbi_cpu<0>
    SLICE_X39Y69.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<0>
    SLICE_X39Y60.A5      net (fanout=2)        0.742   CPU0/ua_mux56_dout<0>
    SLICE_X39Y60.AMUX    Topaa                 0.383   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.A5      net (fanout=1)        0.760   CPU0/UF_ALU/sum<0>
    SLICE_X38Y69.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<0>
    SLICE_X38Y69.B6      net (fanout=40)       0.198   CPU0/uf_alu_result<0>
    SLICE_X38Y69.B       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UA_MUX09/DOUT<0>1
    SLICE_X37Y69.A3      net (fanout=4)        0.714   CPU0/ua_mux09_dout<0>
    SLICE_X37Y69.A       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UF_SFTvar/int1<1>1
    SLICE_X58Y69.B4      net (fanout=2)        1.817   CPU0/UF_SFTvar/int1<1>
    SLICE_X58Y69.B       Tilo                  0.094   CPU0/UF_SFTvar/int2<1>
                                                       CPU0/UF_SFTvar/int2<1>1
    SLICE_X59Y68.A6      net (fanout=2)        0.301   CPU0/UF_SFTvar/int2<1>
    SLICE_X59Y68.A       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int4<1>1
    SLICE_X59Y68.B6      net (fanout=2)        0.135   CPU0/UF_SFTvar/int4<1>
    SLICE_X59Y68.B       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int8<1>1
    SLICE_X58Y68.C6      net (fanout=3)        0.287   CPU0/UF_SFTvar/int8<1>
    SLICE_X58Y68.C       Tilo                  0.094   CPU0/ua_mux42_dout<1>
                                                       CPU0/UA_MUX42/DOUT<1>1
    SLICE_X56Y54.B2      net (fanout=3)        1.532   CPU0/ua_mux42_dout<1>
    SLICE_X56Y54.BMUX    Topbb                 0.375   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X57Y72.C1      net (fanout=1)        1.762   CPU0/UF_ALU1/sum<1>
    SLICE_X57Y72.C       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UF_ALU1/pre_result<1>
    SLICE_X57Y72.D5      net (fanout=3)        0.241   CPU0/uf_alu1_result<1>
    SLICE_X57Y72.D       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UA_MUX03/DOUT<1>1
    SLICE_X58Y73.B6      net (fanout=105)      0.649   dataab_cpu<1>
    SLICE_X58Y73.B       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       mem_out2_24_mux000021
    SLICE_X58Y73.A5      net (fanout=33)       0.271   mem_out2_27_cmp_eq0003
    SLICE_X58Y73.A       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       datadbi_mem_0_mux000011
    SLICE_X57Y72.B6      net (fanout=16)       0.318   N64
    SLICE_X57Y72.B       Tilo                  0.094   dataab_cpu<1>
                                                       uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C2      net (fanout=1)        1.603   uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write36138
    SLICE_X39Y69.D5      net (fanout=4)        0.241   datadbi_cpu<1>
    SLICE_X39Y69.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<1>
    SLICE_X39Y60.B5      net (fanout=2)        0.751   CPU0/ua_mux56_dout<1>
    SLICE_X39Y60.BMUX    Topbb                 0.387   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.C1      net (fanout=1)        1.257   CPU0/UF_ALU/sum<1>
    SLICE_X38Y69.C       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<1>
    SLICE_X37Y69.B6      net (fanout=46)       0.326   CPU0/uf_alu_result<1>
    SLICE_X37Y69.B       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UA_MUX09/DOUT<1>1
    SLICE_X52Y66.C2      net (fanout=3)        1.509   CPU0/ua_mux09_dout<1>
    SLICE_X52Y66.C       Tilo                  0.094   N1197
                                                       CPU0/UF_SFTvar/int4<0>_SW1
    SLICE_X53Y66.B6      net (fanout=1)        0.276   N648
    SLICE_X53Y66.B       Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_EXE/DOUT
                                                       CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B6      net (fanout=2)        0.698   CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B       Tilo                  0.094   CPU0/UF_SFTvar/int8<0>
                                                       CPU0/UF_SFTvar/int8<0>1
    SLICE_X55Y60.A5      net (fanout=7)        0.390   CPU0/UF_SFTvar/int8<0>
    SLICE_X55Y60.A       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UF_SFTvar/int16<0>1
    SLICE_X55Y60.B6      net (fanout=2)        0.145   CPU0/uf_sftvar_data_out<0>
    SLICE_X55Y60.B       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UA_MUX42/DOUT<0>1
    SLICE_X56Y54.A6      net (fanout=3)        0.651   CPU0/ua_mux42_dout<0>
    SLICE_X56Y54.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X49Y72.B2      net (fanout=1)        1.679   CPU0/UF_ALU1/sum<0>
    SLICE_X49Y72.B       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU1/pre_result<0>
    SLICE_X49Y72.C5      net (fanout=3)        0.391   CPU0/uf_alu1_result<0>
    SLICE_X49Y72.C       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UA_MUX03/DOUT<0>1
    SLICE_X49Y79.A1      net (fanout=123)      1.239   dataab_cpu<0>
    SLICE_X49Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_3
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
    SLICE_X49Y80.CMUX    Tcinc                 0.352   CPU0/ua_mux05_sel<1>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_2
    SLICE_X48Y80.D1      net (fanout=1)        0.742   uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001
    SLICE_X48Y80.D       Tilo                  0.094   uMM/selector_isInRangeOfSpecificPort<4>
                                                       uMM/selector_isInRangeOfSpecificPort_4_and0000
    SLICE_X49Y76.C6      net (fanout=4)        0.473   uMM/selector_isInRangeOfSpecificPort<4>
    SLICE_X49Y76.C       Tilo                  0.094   uMM/N4
                                                       uMM/selector<2>1
    SLICE_X49Y76.D5      net (fanout=20)       0.255   uMM/selector<2>
    SLICE_X49Y76.D       Tilo                  0.094   uMM/N4
                                                       uMM/Mmux_DataDB_master_write351
    SLICE_X49Y75.A5      net (fanout=38)       0.552   uMM/N4
    SLICE_X49Y75.A       Tilo                  0.094   CPU0/UA_PREG05/DOUT<15>
                                                       uMM/Mmux_DataDB_master_write6911
    SLICE_X49Y74.A4      net (fanout=1)        0.480   uMM/Mmux_DataDB_master_write691
    SLICE_X49Y74.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       uMM/Mmux_DataDB_master_write69138
    SLICE_X49Y74.B6      net (fanout=4)        0.143   datadbi_cpu<2>
    SLICE_X49Y74.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       CPU0/UA_MUX56/DOUT<2>
    SLICE_X39Y60.C3      net (fanout=2)        2.019   CPU0/ua_mux56_dout<2>
    SLICE_X39Y60.CMUX    Topcc                 0.432   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<2>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X48Y61.A6      net (fanout=1)        0.925   CPU0/UF_ALU/sum<2>
    SLICE_X48Y61.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<3>
                                                       CPU0/UF_ALU/pre_result<2>
    SLICE_X47Y65.D6      net (fanout=41)       1.791   CPU0/uf_alu_result<2>
    SLICE_X47Y65.D       Tilo                  0.094   CPU0/UF_SFTvar1/int4<4>
                                                       CPU0/UF_SFTvar1/int4<4>1
    SLICE_X48Y62.C6      net (fanout=2)        0.852   CPU0/UF_SFTvar1/int4<4>
    SLICE_X48Y62.C       Tilo                  0.094   CPU0/ua_mux42_dout<29>
                                                       CPU0/UF_SFTvar1/int8<4>1
    SLICE_X49Y62.C1      net (fanout=2)        0.986   CPU0/UF_SFTvar1/int8<4>
    SLICE_X49Y62.C       Tilo                  0.094   CPU0/ua_mux44_dout<4>
                                                       CPU0/UA_MUX44/DOUT<4>1
    SLICE_X56Y55.A1      net (fanout=3)        1.398   CPU0/ua_mux44_dout<4>
    SLICE_X56Y55.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<4>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X49Y66.D4      net (fanout=1)        1.073   CPU0/UF_ALU1/sum<4>
    SLICE_X49Y66.D       Tilo                  0.094   CPU0/uf_alu1_result<4>
                                                       CPU0/UF_ALU1/pre_result<4>
    SLICE_X50Y78.C6      net (fanout=4)        0.927   CPU0/uf_alu1_result<4>
    SLICE_X50Y78.C       Tilo                  0.094   mem_in_3_mux000065
                                                       CPU0/UA_MUX03/DOUT<4>1
    SLICE_X50Y79.A5      net (fanout=264)      0.537   dataab_cpu<4>
    SLICE_X50Y79.COUT    Topcya                0.489   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lutdi20
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X50Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X50Y80.CMUX    Tcinc                 0.352   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X54Y81.A6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X54Y81.A       Tilo                  0.094   N630
                                                       uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X55Y81.C1      net (fanout=5)        0.723   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X55Y81.C       Tilo                  0.094   N538
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X55Y81.A6      net (fanout=38)       0.337   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X55Y81.A       Tilo                  0.094   N538
                                                       uMM/selector<1>1
    SLICE_X35Y60.C6      net (fanout=20)       2.451   uMM/selector<1>
    SLICE_X35Y60.C       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       uMM/Mmux_Ack2master5
    SLICE_X35Y60.D5      net (fanout=3)        0.245   dataack_cpu
    SLICE_X35Y60.D       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1
    SLICE_X24Y101.A6     net (fanout=12)       3.103   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X24Y101.A      Tilo                  0.094   CPU0/UF_GPR/N26
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11
    SLICE_X3Y105.A6      net (fanout=9)        1.389   CPU0/uf_gpr_w_enb1
    SLICE_X3Y105.A       Tilo                  0.094   i2c_core/pca9564/Mtridata_pca9564_data<7>
                                                       CPU0/UF_GPR/w_enb_tmp16_or000031
    SLICE_X0Y127.B6      net (fanout=4)        1.669   CPU0/UF_GPR/N29
    SLICE_X0Y127.B       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<21>
                                                       CPU0/UF_GPR/w_enb_tmp18_or00001
    SLICE_X3Y127.A5      net (fanout=33)       0.440   CPU0/UF_GPR/w_enb_tmp18
    SLICE_X3Y127.A       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<31>
                                                       CPU0/UF_GPR/REG18/data_out_not00011
    SLICE_X1Y129.CE      net (fanout=9)        0.805   CPU0/UF_GPR/REG18/data_out_not0001
    SLICE_X1Y129.CLK     Tceck                 0.229   CPU0/UF_GPR/REG18/data_out<3>
                                                       CPU0/UF_GPR/REG18/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                     83.789ns (13.838ns logic, 69.951ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UF_GPR/REG18/data_out_2 (SLICE_X1Y129.CE), 38445181074922 paths
--------------------------------------------------------------------------------
Slack (setup path):     -43.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 (FF)
  Destination:          CPU0/UF_GPR/REG18/data_out_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      83.809ns (Levels of Logic = 84)
  Clock Path Skew:      0.282ns (1.501 - 1.219)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 to CPU0/UF_GPR/REG18/data_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.CQ      Tcko                  0.471   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A2      net (fanout=15)       1.435   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A       Tilo                  0.094   port3_req_d
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1
    SLICE_X57Y88.D2      net (fanout=25)       0.839   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01
    SLICE_X57Y88.CMUX    Topdc                 0.389   N1223
                                                       uMM/Mmux_DataDB_master_write15702
                                                       uMM/Mmux_DataDB_master_write1570_f7
    SLICE_X53Y87.D1      net (fanout=1)        0.989   uMM/Mmux_DataDB_master_write1570
    SLICE_X53Y87.D       Tilo                  0.094   CPU0/UA_CTRL/UA_VALID_EXE/DOUT
                                                       uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C2      net (fanout=1)        1.268   uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       uMM/Mmux_DataDB_master_write15128
    SLICE_X50Y83.D5      net (fanout=4)        0.259   datadbi_cpu<13>
    SLICE_X50Y83.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       CPU0/UA_MUX56/DOUT<13>1
    SLICE_X49Y72.A4      net (fanout=2)        1.233   CPU0/ua_mux56_dout<13>
    SLICE_X49Y72.A       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU/bin<13>1
    SLICE_X39Y63.B6      net (fanout=1)        1.364   CPU0/UF_ALU/bin<13>
    SLICE_X39Y63.COUT    Topcyb                0.501   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<13>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.AMUX    Tcina                 0.271   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
    SLICE_X55Y71.A6      net (fanout=1)        1.811   CPU0/UF_ALU/sum<16>
    SLICE_X55Y71.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<17>
                                                       CPU0/UF_ALU/pre_result<16>
    SLICE_X54Y71.B6      net (fanout=8)        0.302   CPU0/uf_alu_result<16>
    SLICE_X54Y71.B       Tilo                  0.094   CPU0/ua_mux55_dout<6>
                                                       CPU0/UA_MUX09/DOUT<16>1
    SLICE_X54Y70.A2      net (fanout=4)        0.983   CPU0/ua_mux09_dout<16>
    SLICE_X54Y70.A       Tilo                  0.094   CPU0/UF_SFTvar/int1<19>
                                                       CPU0/UF_SFTvar/int1<15>1
    SLICE_X52Y70.D4      net (fanout=3)        0.682   CPU0/UF_SFTvar/int1<15>
    SLICE_X52Y70.D       Tilo                  0.094   CPU0/UF_SFTvar/int2<13>
                                                       CPU0/UF_SFTvar/int2<13>1
    SLICE_X54Y68.B2      net (fanout=3)        0.936   CPU0/UF_SFTvar/int2<13>
    SLICE_X54Y68.B       Tilo                  0.094   CPU0/ua_mux09_dout<31>
                                                       CPU0/UF_SFTvar/int4<13>1
    SLICE_X55Y68.A1      net (fanout=3)        0.838   CPU0/UF_SFTvar/int4<13>
    SLICE_X55Y68.A       Tilo                  0.094   CPU0/UF_SFTvar/int4<9>
                                                       CPU0/UF_SFTvar/int8<21>1
    SLICE_X50Y66.B6      net (fanout=6)        0.454   CPU0/UF_SFTvar/int8<21>
    SLICE_X50Y66.B       Tilo                  0.094   CPU0/uf_alu1_result<14>
                                                       CPU0/UF_SFTvar/int16<5>1
    SLICE_X54Y57.A5      net (fanout=2)        0.788   CPU0/uf_sftvar_data_out<5>
    SLICE_X54Y57.A       Tilo                  0.094   CPU0/ua_mux44_dout<5>
                                                       CPU0/UA_MUX42/DOUT<5>1
    SLICE_X56Y55.B1      net (fanout=5)        1.076   CPU0/ua_mux42_dout<5>
    SLICE_X56Y55.COUT    Topcyb                0.483   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<5>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.DMUX    Tcind                 0.405   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
    SLICE_X50Y64.B3      net (fanout=1)        1.138   CPU0/UF_ALU1/sum<19>
    SLICE_X50Y64.B       Tilo                  0.094   CPU0/ua_mux42_dout<24>
                                                       CPU0/UF_ALU1/pre_result<19>
    SLICE_X53Y77.C1      net (fanout=3)        1.718   CPU0/uf_alu1_result<19>
    SLICE_X53Y77.C       Tilo                  0.094   CPU0/UA_MUX03/DOUT<7>1
                                                       CPU0/UA_MUX03/DOUT<19>1
    SLICE_X49Y77.D1      net (fanout=9)        1.022   dataab_cpu<19>
    SLICE_X49Y77.COUT    Topcyd                0.392   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X49Y78.CMUX    Tcinc                 0.352   dataab_cpu<9>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X55Y77.C6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X55Y77.C       Tilo                  0.094   N750
                                                       uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X55Y77.D5      net (fanout=5)        0.233   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X55Y77.D       Tilo                  0.094   N750
                                                       uMM/selector<0>_SW0
    SLICE_X53Y78.B1      net (fanout=1)        1.146   N750
    SLICE_X53Y78.B       Tilo                  0.094   N536
                                                       uMM/selector<0>
    SLICE_X52Y73.A4      net (fanout=43)       0.764   uMM/selector<0>
    SLICE_X52Y73.A       Tilo                  0.094   N1145
                                                       uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A1      net (fanout=1)        1.707   uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write3138
    SLICE_X39Y69.B1      net (fanout=4)        0.878   datadbi_cpu<0>
    SLICE_X39Y69.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<0>
    SLICE_X39Y60.A5      net (fanout=2)        0.742   CPU0/ua_mux56_dout<0>
    SLICE_X39Y60.AMUX    Topaa                 0.383   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.A5      net (fanout=1)        0.760   CPU0/UF_ALU/sum<0>
    SLICE_X38Y69.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<0>
    SLICE_X38Y69.B6      net (fanout=40)       0.198   CPU0/uf_alu_result<0>
    SLICE_X38Y69.B       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UA_MUX09/DOUT<0>1
    SLICE_X37Y69.A3      net (fanout=4)        0.714   CPU0/ua_mux09_dout<0>
    SLICE_X37Y69.A       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UF_SFTvar/int1<1>1
    SLICE_X58Y69.B4      net (fanout=2)        1.817   CPU0/UF_SFTvar/int1<1>
    SLICE_X58Y69.B       Tilo                  0.094   CPU0/UF_SFTvar/int2<1>
                                                       CPU0/UF_SFTvar/int2<1>1
    SLICE_X59Y68.A6      net (fanout=2)        0.301   CPU0/UF_SFTvar/int2<1>
    SLICE_X59Y68.A       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int4<1>1
    SLICE_X59Y68.B6      net (fanout=2)        0.135   CPU0/UF_SFTvar/int4<1>
    SLICE_X59Y68.B       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int8<1>1
    SLICE_X58Y68.C6      net (fanout=3)        0.287   CPU0/UF_SFTvar/int8<1>
    SLICE_X58Y68.C       Tilo                  0.094   CPU0/ua_mux42_dout<1>
                                                       CPU0/UA_MUX42/DOUT<1>1
    SLICE_X56Y54.B2      net (fanout=3)        1.532   CPU0/ua_mux42_dout<1>
    SLICE_X56Y54.BMUX    Topbb                 0.375   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X57Y72.C1      net (fanout=1)        1.762   CPU0/UF_ALU1/sum<1>
    SLICE_X57Y72.C       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UF_ALU1/pre_result<1>
    SLICE_X57Y72.D5      net (fanout=3)        0.241   CPU0/uf_alu1_result<1>
    SLICE_X57Y72.D       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UA_MUX03/DOUT<1>1
    SLICE_X58Y73.B6      net (fanout=105)      0.649   dataab_cpu<1>
    SLICE_X58Y73.B       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       mem_out2_24_mux000021
    SLICE_X58Y73.A5      net (fanout=33)       0.271   mem_out2_27_cmp_eq0003
    SLICE_X58Y73.A       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       datadbi_mem_0_mux000011
    SLICE_X57Y72.B6      net (fanout=16)       0.318   N64
    SLICE_X57Y72.B       Tilo                  0.094   dataab_cpu<1>
                                                       uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C2      net (fanout=1)        1.603   uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write36138
    SLICE_X39Y69.D5      net (fanout=4)        0.241   datadbi_cpu<1>
    SLICE_X39Y69.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<1>
    SLICE_X39Y60.B5      net (fanout=2)        0.751   CPU0/ua_mux56_dout<1>
    SLICE_X39Y60.BMUX    Topbb                 0.387   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.C1      net (fanout=1)        1.257   CPU0/UF_ALU/sum<1>
    SLICE_X38Y69.C       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<1>
    SLICE_X37Y69.B6      net (fanout=46)       0.326   CPU0/uf_alu_result<1>
    SLICE_X37Y69.B       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UA_MUX09/DOUT<1>1
    SLICE_X52Y66.C2      net (fanout=3)        1.509   CPU0/ua_mux09_dout<1>
    SLICE_X52Y66.C       Tilo                  0.094   N1197
                                                       CPU0/UF_SFTvar/int4<0>_SW1
    SLICE_X53Y66.B6      net (fanout=1)        0.276   N648
    SLICE_X53Y66.B       Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_EXE/DOUT
                                                       CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B6      net (fanout=2)        0.698   CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B       Tilo                  0.094   CPU0/UF_SFTvar/int8<0>
                                                       CPU0/UF_SFTvar/int8<0>1
    SLICE_X55Y60.A5      net (fanout=7)        0.390   CPU0/UF_SFTvar/int8<0>
    SLICE_X55Y60.A       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UF_SFTvar/int16<0>1
    SLICE_X55Y60.B6      net (fanout=2)        0.145   CPU0/uf_sftvar_data_out<0>
    SLICE_X55Y60.B       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UA_MUX42/DOUT<0>1
    SLICE_X56Y54.A6      net (fanout=3)        0.651   CPU0/ua_mux42_dout<0>
    SLICE_X56Y54.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X49Y72.B2      net (fanout=1)        1.679   CPU0/UF_ALU1/sum<0>
    SLICE_X49Y72.B       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU1/pre_result<0>
    SLICE_X49Y72.C5      net (fanout=3)        0.391   CPU0/uf_alu1_result<0>
    SLICE_X49Y72.C       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UA_MUX03/DOUT<0>1
    SLICE_X49Y79.A1      net (fanout=123)      1.239   dataab_cpu<0>
    SLICE_X49Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_3
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
    SLICE_X49Y80.CMUX    Tcinc                 0.352   CPU0/ua_mux05_sel<1>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_2
    SLICE_X48Y80.D1      net (fanout=1)        0.742   uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001
    SLICE_X48Y80.D       Tilo                  0.094   uMM/selector_isInRangeOfSpecificPort<4>
                                                       uMM/selector_isInRangeOfSpecificPort_4_and0000
    SLICE_X49Y76.C6      net (fanout=4)        0.473   uMM/selector_isInRangeOfSpecificPort<4>
    SLICE_X49Y76.C       Tilo                  0.094   uMM/N4
                                                       uMM/selector<2>1
    SLICE_X49Y76.D5      net (fanout=20)       0.255   uMM/selector<2>
    SLICE_X49Y76.D       Tilo                  0.094   uMM/N4
                                                       uMM/Mmux_DataDB_master_write351
    SLICE_X49Y75.A5      net (fanout=38)       0.552   uMM/N4
    SLICE_X49Y75.A       Tilo                  0.094   CPU0/UA_PREG05/DOUT<15>
                                                       uMM/Mmux_DataDB_master_write6911
    SLICE_X49Y74.A4      net (fanout=1)        0.480   uMM/Mmux_DataDB_master_write691
    SLICE_X49Y74.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       uMM/Mmux_DataDB_master_write69138
    SLICE_X49Y74.B6      net (fanout=4)        0.143   datadbi_cpu<2>
    SLICE_X49Y74.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       CPU0/UA_MUX56/DOUT<2>
    SLICE_X39Y60.C3      net (fanout=2)        2.019   CPU0/ua_mux56_dout<2>
    SLICE_X39Y60.CMUX    Topcc                 0.432   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<2>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X48Y61.A6      net (fanout=1)        0.925   CPU0/UF_ALU/sum<2>
    SLICE_X48Y61.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<3>
                                                       CPU0/UF_ALU/pre_result<2>
    SLICE_X47Y65.D6      net (fanout=41)       1.791   CPU0/uf_alu_result<2>
    SLICE_X47Y65.D       Tilo                  0.094   CPU0/UF_SFTvar1/int4<4>
                                                       CPU0/UF_SFTvar1/int4<4>1
    SLICE_X48Y62.C6      net (fanout=2)        0.852   CPU0/UF_SFTvar1/int4<4>
    SLICE_X48Y62.C       Tilo                  0.094   CPU0/ua_mux42_dout<29>
                                                       CPU0/UF_SFTvar1/int8<4>1
    SLICE_X49Y62.C1      net (fanout=2)        0.986   CPU0/UF_SFTvar1/int8<4>
    SLICE_X49Y62.C       Tilo                  0.094   CPU0/ua_mux44_dout<4>
                                                       CPU0/UA_MUX44/DOUT<4>1
    SLICE_X56Y55.A1      net (fanout=3)        1.398   CPU0/ua_mux44_dout<4>
    SLICE_X56Y55.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<4>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X49Y66.D4      net (fanout=1)        1.073   CPU0/UF_ALU1/sum<4>
    SLICE_X49Y66.D       Tilo                  0.094   CPU0/uf_alu1_result<4>
                                                       CPU0/UF_ALU1/pre_result<4>
    SLICE_X50Y78.C6      net (fanout=4)        0.927   CPU0/uf_alu1_result<4>
    SLICE_X50Y78.C       Tilo                  0.094   mem_in_3_mux000065
                                                       CPU0/UA_MUX03/DOUT<4>1
    SLICE_X50Y79.A5      net (fanout=264)      0.537   dataab_cpu<4>
    SLICE_X50Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X50Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X50Y80.CMUX    Tcinc                 0.352   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X54Y81.A6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X54Y81.A       Tilo                  0.094   N630
                                                       uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X55Y81.C1      net (fanout=5)        0.723   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X55Y81.C       Tilo                  0.094   N538
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X55Y81.A6      net (fanout=38)       0.337   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X55Y81.A       Tilo                  0.094   N538
                                                       uMM/selector<1>1
    SLICE_X35Y60.C6      net (fanout=20)       2.451   uMM/selector<1>
    SLICE_X35Y60.C       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       uMM/Mmux_Ack2master5
    SLICE_X35Y60.D5      net (fanout=3)        0.245   dataack_cpu
    SLICE_X35Y60.D       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1
    SLICE_X24Y101.A6     net (fanout=12)       3.103   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X24Y101.A      Tilo                  0.094   CPU0/UF_GPR/N26
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11
    SLICE_X3Y105.A6      net (fanout=9)        1.389   CPU0/uf_gpr_w_enb1
    SLICE_X3Y105.A       Tilo                  0.094   i2c_core/pca9564/Mtridata_pca9564_data<7>
                                                       CPU0/UF_GPR/w_enb_tmp16_or000031
    SLICE_X0Y127.B6      net (fanout=4)        1.669   CPU0/UF_GPR/N29
    SLICE_X0Y127.B       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<21>
                                                       CPU0/UF_GPR/w_enb_tmp18_or00001
    SLICE_X3Y127.A5      net (fanout=33)       0.440   CPU0/UF_GPR/w_enb_tmp18
    SLICE_X3Y127.A       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<31>
                                                       CPU0/UF_GPR/REG18/data_out_not00011
    SLICE_X1Y129.CE      net (fanout=9)        0.805   CPU0/UF_GPR/REG18/data_out_not0001
    SLICE_X1Y129.CLK     Tceck                 0.229   CPU0/UF_GPR/REG18/data_out<3>
                                                       CPU0/UF_GPR/REG18/data_out_2
    -------------------------------------------------  ---------------------------
    Total                                     83.809ns (13.858ns logic, 69.951ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -43.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 (FF)
  Destination:          CPU0/UF_GPR/REG18/data_out_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      83.808ns (Levels of Logic = 84)
  Clock Path Skew:      0.282ns (1.501 - 1.219)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 to CPU0/UF_GPR/REG18/data_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.CQ      Tcko                  0.471   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A2      net (fanout=15)       1.435   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A       Tilo                  0.094   port3_req_d
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1
    SLICE_X57Y88.C2      net (fanout=25)       0.835   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01
    SLICE_X57Y88.CMUX    Tilo                  0.392   N1223
                                                       uMM/Mmux_DataDB_master_write15701
                                                       uMM/Mmux_DataDB_master_write1570_f7
    SLICE_X53Y87.D1      net (fanout=1)        0.989   uMM/Mmux_DataDB_master_write1570
    SLICE_X53Y87.D       Tilo                  0.094   CPU0/UA_CTRL/UA_VALID_EXE/DOUT
                                                       uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C2      net (fanout=1)        1.268   uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       uMM/Mmux_DataDB_master_write15128
    SLICE_X50Y83.D5      net (fanout=4)        0.259   datadbi_cpu<13>
    SLICE_X50Y83.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       CPU0/UA_MUX56/DOUT<13>1
    SLICE_X49Y72.A4      net (fanout=2)        1.233   CPU0/ua_mux56_dout<13>
    SLICE_X49Y72.A       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU/bin<13>1
    SLICE_X39Y63.B6      net (fanout=1)        1.364   CPU0/UF_ALU/bin<13>
    SLICE_X39Y63.COUT    Topcyb                0.501   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<13>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.AMUX    Tcina                 0.271   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
    SLICE_X55Y71.A6      net (fanout=1)        1.811   CPU0/UF_ALU/sum<16>
    SLICE_X55Y71.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<17>
                                                       CPU0/UF_ALU/pre_result<16>
    SLICE_X54Y71.B6      net (fanout=8)        0.302   CPU0/uf_alu_result<16>
    SLICE_X54Y71.B       Tilo                  0.094   CPU0/ua_mux55_dout<6>
                                                       CPU0/UA_MUX09/DOUT<16>1
    SLICE_X54Y70.A2      net (fanout=4)        0.983   CPU0/ua_mux09_dout<16>
    SLICE_X54Y70.A       Tilo                  0.094   CPU0/UF_SFTvar/int1<19>
                                                       CPU0/UF_SFTvar/int1<15>1
    SLICE_X52Y70.D4      net (fanout=3)        0.682   CPU0/UF_SFTvar/int1<15>
    SLICE_X52Y70.D       Tilo                  0.094   CPU0/UF_SFTvar/int2<13>
                                                       CPU0/UF_SFTvar/int2<13>1
    SLICE_X54Y68.B2      net (fanout=3)        0.936   CPU0/UF_SFTvar/int2<13>
    SLICE_X54Y68.B       Tilo                  0.094   CPU0/ua_mux09_dout<31>
                                                       CPU0/UF_SFTvar/int4<13>1
    SLICE_X55Y68.A1      net (fanout=3)        0.838   CPU0/UF_SFTvar/int4<13>
    SLICE_X55Y68.A       Tilo                  0.094   CPU0/UF_SFTvar/int4<9>
                                                       CPU0/UF_SFTvar/int8<21>1
    SLICE_X50Y66.B6      net (fanout=6)        0.454   CPU0/UF_SFTvar/int8<21>
    SLICE_X50Y66.B       Tilo                  0.094   CPU0/uf_alu1_result<14>
                                                       CPU0/UF_SFTvar/int16<5>1
    SLICE_X54Y57.A5      net (fanout=2)        0.788   CPU0/uf_sftvar_data_out<5>
    SLICE_X54Y57.A       Tilo                  0.094   CPU0/ua_mux44_dout<5>
                                                       CPU0/UA_MUX42/DOUT<5>1
    SLICE_X56Y55.B1      net (fanout=5)        1.076   CPU0/ua_mux42_dout<5>
    SLICE_X56Y55.COUT    Topcyb                0.483   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<5>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.DMUX    Tcind                 0.405   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
    SLICE_X50Y64.B3      net (fanout=1)        1.138   CPU0/UF_ALU1/sum<19>
    SLICE_X50Y64.B       Tilo                  0.094   CPU0/ua_mux42_dout<24>
                                                       CPU0/UF_ALU1/pre_result<19>
    SLICE_X53Y77.C1      net (fanout=3)        1.718   CPU0/uf_alu1_result<19>
    SLICE_X53Y77.C       Tilo                  0.094   CPU0/UA_MUX03/DOUT<7>1
                                                       CPU0/UA_MUX03/DOUT<19>1
    SLICE_X49Y77.D1      net (fanout=9)        1.022   dataab_cpu<19>
    SLICE_X49Y77.COUT    Topcyd                0.392   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X49Y78.CMUX    Tcinc                 0.352   dataab_cpu<9>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X55Y77.C6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X55Y77.C       Tilo                  0.094   N750
                                                       uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X55Y77.D5      net (fanout=5)        0.233   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X55Y77.D       Tilo                  0.094   N750
                                                       uMM/selector<0>_SW0
    SLICE_X53Y78.B1      net (fanout=1)        1.146   N750
    SLICE_X53Y78.B       Tilo                  0.094   N536
                                                       uMM/selector<0>
    SLICE_X52Y73.A4      net (fanout=43)       0.764   uMM/selector<0>
    SLICE_X52Y73.A       Tilo                  0.094   N1145
                                                       uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A1      net (fanout=1)        1.707   uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write3138
    SLICE_X39Y69.B1      net (fanout=4)        0.878   datadbi_cpu<0>
    SLICE_X39Y69.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<0>
    SLICE_X39Y60.A5      net (fanout=2)        0.742   CPU0/ua_mux56_dout<0>
    SLICE_X39Y60.AMUX    Topaa                 0.383   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.A5      net (fanout=1)        0.760   CPU0/UF_ALU/sum<0>
    SLICE_X38Y69.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<0>
    SLICE_X38Y69.B6      net (fanout=40)       0.198   CPU0/uf_alu_result<0>
    SLICE_X38Y69.B       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UA_MUX09/DOUT<0>1
    SLICE_X37Y69.A3      net (fanout=4)        0.714   CPU0/ua_mux09_dout<0>
    SLICE_X37Y69.A       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UF_SFTvar/int1<1>1
    SLICE_X58Y69.B4      net (fanout=2)        1.817   CPU0/UF_SFTvar/int1<1>
    SLICE_X58Y69.B       Tilo                  0.094   CPU0/UF_SFTvar/int2<1>
                                                       CPU0/UF_SFTvar/int2<1>1
    SLICE_X59Y68.A6      net (fanout=2)        0.301   CPU0/UF_SFTvar/int2<1>
    SLICE_X59Y68.A       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int4<1>1
    SLICE_X59Y68.B6      net (fanout=2)        0.135   CPU0/UF_SFTvar/int4<1>
    SLICE_X59Y68.B       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int8<1>1
    SLICE_X58Y68.C6      net (fanout=3)        0.287   CPU0/UF_SFTvar/int8<1>
    SLICE_X58Y68.C       Tilo                  0.094   CPU0/ua_mux42_dout<1>
                                                       CPU0/UA_MUX42/DOUT<1>1
    SLICE_X56Y54.B2      net (fanout=3)        1.532   CPU0/ua_mux42_dout<1>
    SLICE_X56Y54.BMUX    Topbb                 0.375   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X57Y72.C1      net (fanout=1)        1.762   CPU0/UF_ALU1/sum<1>
    SLICE_X57Y72.C       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UF_ALU1/pre_result<1>
    SLICE_X57Y72.D5      net (fanout=3)        0.241   CPU0/uf_alu1_result<1>
    SLICE_X57Y72.D       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UA_MUX03/DOUT<1>1
    SLICE_X58Y73.B6      net (fanout=105)      0.649   dataab_cpu<1>
    SLICE_X58Y73.B       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       mem_out2_24_mux000021
    SLICE_X58Y73.A5      net (fanout=33)       0.271   mem_out2_27_cmp_eq0003
    SLICE_X58Y73.A       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       datadbi_mem_0_mux000011
    SLICE_X57Y72.B6      net (fanout=16)       0.318   N64
    SLICE_X57Y72.B       Tilo                  0.094   dataab_cpu<1>
                                                       uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C2      net (fanout=1)        1.603   uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write36138
    SLICE_X39Y69.D5      net (fanout=4)        0.241   datadbi_cpu<1>
    SLICE_X39Y69.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<1>
    SLICE_X39Y60.B5      net (fanout=2)        0.751   CPU0/ua_mux56_dout<1>
    SLICE_X39Y60.BMUX    Topbb                 0.387   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.C1      net (fanout=1)        1.257   CPU0/UF_ALU/sum<1>
    SLICE_X38Y69.C       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<1>
    SLICE_X37Y69.B6      net (fanout=46)       0.326   CPU0/uf_alu_result<1>
    SLICE_X37Y69.B       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UA_MUX09/DOUT<1>1
    SLICE_X52Y66.C2      net (fanout=3)        1.509   CPU0/ua_mux09_dout<1>
    SLICE_X52Y66.C       Tilo                  0.094   N1197
                                                       CPU0/UF_SFTvar/int4<0>_SW1
    SLICE_X53Y66.B6      net (fanout=1)        0.276   N648
    SLICE_X53Y66.B       Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_EXE/DOUT
                                                       CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B6      net (fanout=2)        0.698   CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B       Tilo                  0.094   CPU0/UF_SFTvar/int8<0>
                                                       CPU0/UF_SFTvar/int8<0>1
    SLICE_X55Y60.A5      net (fanout=7)        0.390   CPU0/UF_SFTvar/int8<0>
    SLICE_X55Y60.A       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UF_SFTvar/int16<0>1
    SLICE_X55Y60.B6      net (fanout=2)        0.145   CPU0/uf_sftvar_data_out<0>
    SLICE_X55Y60.B       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UA_MUX42/DOUT<0>1
    SLICE_X56Y54.A6      net (fanout=3)        0.651   CPU0/ua_mux42_dout<0>
    SLICE_X56Y54.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X49Y72.B2      net (fanout=1)        1.679   CPU0/UF_ALU1/sum<0>
    SLICE_X49Y72.B       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU1/pre_result<0>
    SLICE_X49Y72.C5      net (fanout=3)        0.391   CPU0/uf_alu1_result<0>
    SLICE_X49Y72.C       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UA_MUX03/DOUT<0>1
    SLICE_X49Y79.A1      net (fanout=123)      1.239   dataab_cpu<0>
    SLICE_X49Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_3
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
    SLICE_X49Y80.CMUX    Tcinc                 0.352   CPU0/ua_mux05_sel<1>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_2
    SLICE_X48Y80.D1      net (fanout=1)        0.742   uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001
    SLICE_X48Y80.D       Tilo                  0.094   uMM/selector_isInRangeOfSpecificPort<4>
                                                       uMM/selector_isInRangeOfSpecificPort_4_and0000
    SLICE_X49Y76.C6      net (fanout=4)        0.473   uMM/selector_isInRangeOfSpecificPort<4>
    SLICE_X49Y76.C       Tilo                  0.094   uMM/N4
                                                       uMM/selector<2>1
    SLICE_X49Y76.D5      net (fanout=20)       0.255   uMM/selector<2>
    SLICE_X49Y76.D       Tilo                  0.094   uMM/N4
                                                       uMM/Mmux_DataDB_master_write351
    SLICE_X49Y75.A5      net (fanout=38)       0.552   uMM/N4
    SLICE_X49Y75.A       Tilo                  0.094   CPU0/UA_PREG05/DOUT<15>
                                                       uMM/Mmux_DataDB_master_write6911
    SLICE_X49Y74.A4      net (fanout=1)        0.480   uMM/Mmux_DataDB_master_write691
    SLICE_X49Y74.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       uMM/Mmux_DataDB_master_write69138
    SLICE_X49Y74.B6      net (fanout=4)        0.143   datadbi_cpu<2>
    SLICE_X49Y74.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       CPU0/UA_MUX56/DOUT<2>
    SLICE_X39Y60.C3      net (fanout=2)        2.019   CPU0/ua_mux56_dout<2>
    SLICE_X39Y60.CMUX    Topcc                 0.432   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<2>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X48Y61.A6      net (fanout=1)        0.925   CPU0/UF_ALU/sum<2>
    SLICE_X48Y61.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<3>
                                                       CPU0/UF_ALU/pre_result<2>
    SLICE_X47Y65.D6      net (fanout=41)       1.791   CPU0/uf_alu_result<2>
    SLICE_X47Y65.D       Tilo                  0.094   CPU0/UF_SFTvar1/int4<4>
                                                       CPU0/UF_SFTvar1/int4<4>1
    SLICE_X48Y62.C6      net (fanout=2)        0.852   CPU0/UF_SFTvar1/int4<4>
    SLICE_X48Y62.C       Tilo                  0.094   CPU0/ua_mux42_dout<29>
                                                       CPU0/UF_SFTvar1/int8<4>1
    SLICE_X49Y62.C1      net (fanout=2)        0.986   CPU0/UF_SFTvar1/int8<4>
    SLICE_X49Y62.C       Tilo                  0.094   CPU0/ua_mux44_dout<4>
                                                       CPU0/UA_MUX44/DOUT<4>1
    SLICE_X56Y55.A1      net (fanout=3)        1.398   CPU0/ua_mux44_dout<4>
    SLICE_X56Y55.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<4>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X49Y66.D4      net (fanout=1)        1.073   CPU0/UF_ALU1/sum<4>
    SLICE_X49Y66.D       Tilo                  0.094   CPU0/uf_alu1_result<4>
                                                       CPU0/UF_ALU1/pre_result<4>
    SLICE_X50Y78.C6      net (fanout=4)        0.927   CPU0/uf_alu1_result<4>
    SLICE_X50Y78.C       Tilo                  0.094   mem_in_3_mux000065
                                                       CPU0/UA_MUX03/DOUT<4>1
    SLICE_X50Y79.A5      net (fanout=264)      0.537   dataab_cpu<4>
    SLICE_X50Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X50Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X50Y80.CMUX    Tcinc                 0.352   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X54Y81.A6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X54Y81.A       Tilo                  0.094   N630
                                                       uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X55Y81.C1      net (fanout=5)        0.723   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X55Y81.C       Tilo                  0.094   N538
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X55Y81.A6      net (fanout=38)       0.337   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X55Y81.A       Tilo                  0.094   N538
                                                       uMM/selector<1>1
    SLICE_X35Y60.C6      net (fanout=20)       2.451   uMM/selector<1>
    SLICE_X35Y60.C       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       uMM/Mmux_Ack2master5
    SLICE_X35Y60.D5      net (fanout=3)        0.245   dataack_cpu
    SLICE_X35Y60.D       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1
    SLICE_X24Y101.A6     net (fanout=12)       3.103   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X24Y101.A      Tilo                  0.094   CPU0/UF_GPR/N26
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11
    SLICE_X3Y105.A6      net (fanout=9)        1.389   CPU0/uf_gpr_w_enb1
    SLICE_X3Y105.A       Tilo                  0.094   i2c_core/pca9564/Mtridata_pca9564_data<7>
                                                       CPU0/UF_GPR/w_enb_tmp16_or000031
    SLICE_X0Y127.B6      net (fanout=4)        1.669   CPU0/UF_GPR/N29
    SLICE_X0Y127.B       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<21>
                                                       CPU0/UF_GPR/w_enb_tmp18_or00001
    SLICE_X3Y127.A5      net (fanout=33)       0.440   CPU0/UF_GPR/w_enb_tmp18
    SLICE_X3Y127.A       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<31>
                                                       CPU0/UF_GPR/REG18/data_out_not00011
    SLICE_X1Y129.CE      net (fanout=9)        0.805   CPU0/UF_GPR/REG18/data_out_not0001
    SLICE_X1Y129.CLK     Tceck                 0.229   CPU0/UF_GPR/REG18/data_out<3>
                                                       CPU0/UF_GPR/REG18/data_out_2
    -------------------------------------------------  ---------------------------
    Total                                     83.808ns (13.861ns logic, 69.947ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -43.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 (FF)
  Destination:          CPU0/UF_GPR/REG18/data_out_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      83.789ns (Levels of Logic = 84)
  Clock Path Skew:      0.282ns (1.501 - 1.219)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 to CPU0/UF_GPR/REG18/data_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.CQ      Tcko                  0.471   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A2      net (fanout=15)       1.435   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X55Y87.A       Tilo                  0.094   port3_req_d
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1
    SLICE_X57Y88.D2      net (fanout=25)       0.839   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01
    SLICE_X57Y88.CMUX    Topdc                 0.389   N1223
                                                       uMM/Mmux_DataDB_master_write15702
                                                       uMM/Mmux_DataDB_master_write1570_f7
    SLICE_X53Y87.D1      net (fanout=1)        0.989   uMM/Mmux_DataDB_master_write1570
    SLICE_X53Y87.D       Tilo                  0.094   CPU0/UA_CTRL/UA_VALID_EXE/DOUT
                                                       uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C2      net (fanout=1)        1.268   uMM/Mmux_DataDB_master_write1589
    SLICE_X50Y83.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       uMM/Mmux_DataDB_master_write15128
    SLICE_X50Y83.D5      net (fanout=4)        0.259   datadbi_cpu<13>
    SLICE_X50Y83.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<13>
                                                       CPU0/UA_MUX56/DOUT<13>1
    SLICE_X49Y72.A4      net (fanout=2)        1.233   CPU0/ua_mux56_dout<13>
    SLICE_X49Y72.A       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU/bin<13>1
    SLICE_X39Y63.B6      net (fanout=1)        1.364   CPU0/UF_ALU/bin<13>
    SLICE_X39Y63.COUT    Topcyb                0.501   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<13>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>
    SLICE_X39Y64.AMUX    Tcina                 0.271   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>
    SLICE_X55Y71.A6      net (fanout=1)        1.811   CPU0/UF_ALU/sum<16>
    SLICE_X55Y71.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<17>
                                                       CPU0/UF_ALU/pre_result<16>
    SLICE_X54Y71.B6      net (fanout=8)        0.302   CPU0/uf_alu_result<16>
    SLICE_X54Y71.B       Tilo                  0.094   CPU0/ua_mux55_dout<6>
                                                       CPU0/UA_MUX09/DOUT<16>1
    SLICE_X54Y70.A2      net (fanout=4)        0.983   CPU0/ua_mux09_dout<16>
    SLICE_X54Y70.A       Tilo                  0.094   CPU0/UF_SFTvar/int1<19>
                                                       CPU0/UF_SFTvar/int1<15>1
    SLICE_X52Y70.D4      net (fanout=3)        0.682   CPU0/UF_SFTvar/int1<15>
    SLICE_X52Y70.D       Tilo                  0.094   CPU0/UF_SFTvar/int2<13>
                                                       CPU0/UF_SFTvar/int2<13>1
    SLICE_X54Y68.B2      net (fanout=3)        0.936   CPU0/UF_SFTvar/int2<13>
    SLICE_X54Y68.B       Tilo                  0.094   CPU0/ua_mux09_dout<31>
                                                       CPU0/UF_SFTvar/int4<13>1
    SLICE_X55Y68.A1      net (fanout=3)        0.838   CPU0/UF_SFTvar/int4<13>
    SLICE_X55Y68.A       Tilo                  0.094   CPU0/UF_SFTvar/int4<9>
                                                       CPU0/UF_SFTvar/int8<21>1
    SLICE_X50Y66.B6      net (fanout=6)        0.454   CPU0/UF_SFTvar/int8<21>
    SLICE_X50Y66.B       Tilo                  0.094   CPU0/uf_alu1_result<14>
                                                       CPU0/UF_SFTvar/int16<5>1
    SLICE_X54Y57.A5      net (fanout=2)        0.788   CPU0/uf_sftvar_data_out<5>
    SLICE_X54Y57.A       Tilo                  0.094   CPU0/ua_mux44_dout<5>
                                                       CPU0/UA_MUX42/DOUT<5>1
    SLICE_X56Y55.B1      net (fanout=5)        1.076   CPU0/ua_mux42_dout<5>
    SLICE_X56Y55.COUT    Topcyb                0.483   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<5>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X56Y56.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<11>
    SLICE_X56Y57.COUT    Tbyp                  0.104   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.CIN     net (fanout=1)        0.000   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<15>
    SLICE_X56Y58.DMUX    Tcind                 0.405   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<19>
    SLICE_X50Y64.B3      net (fanout=1)        1.138   CPU0/UF_ALU1/sum<19>
    SLICE_X50Y64.B       Tilo                  0.094   CPU0/ua_mux42_dout<24>
                                                       CPU0/UF_ALU1/pre_result<19>
    SLICE_X53Y77.C1      net (fanout=3)        1.718   CPU0/uf_alu1_result<19>
    SLICE_X53Y77.C       Tilo                  0.094   CPU0/UA_MUX03/DOUT<7>1
                                                       CPU0/UA_MUX03/DOUT<19>1
    SLICE_X49Y77.D1      net (fanout=9)        1.022   dataab_cpu<19>
    SLICE_X49Y77.COUT    Topcyd                0.392   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<3>5
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X49Y78.CMUX    Tcinc                 0.352   dataab_cpu<9>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X55Y77.C6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X55Y77.C       Tilo                  0.094   N750
                                                       uMM/selector_isInRangeOfSpecificPort_5_and0000
    SLICE_X55Y77.D5      net (fanout=5)        0.233   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X55Y77.D       Tilo                  0.094   N750
                                                       uMM/selector<0>_SW0
    SLICE_X53Y78.B1      net (fanout=1)        1.146   N750
    SLICE_X53Y78.B       Tilo                  0.094   N536
                                                       uMM/selector<0>
    SLICE_X52Y73.A4      net (fanout=43)       0.764   uMM/selector<0>
    SLICE_X52Y73.A       Tilo                  0.094   N1145
                                                       uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A1      net (fanout=1)        1.707   uMM/Mmux_DataDB_master_write320
    SLICE_X39Y69.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write3138
    SLICE_X39Y69.B1      net (fanout=4)        0.878   datadbi_cpu<0>
    SLICE_X39Y69.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<0>
    SLICE_X39Y60.A5      net (fanout=2)        0.742   CPU0/ua_mux56_dout<0>
    SLICE_X39Y60.AMUX    Topaa                 0.383   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.A5      net (fanout=1)        0.760   CPU0/UF_ALU/sum<0>
    SLICE_X38Y69.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<0>
    SLICE_X38Y69.B6      net (fanout=40)       0.198   CPU0/uf_alu_result<0>
    SLICE_X38Y69.B       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UA_MUX09/DOUT<0>1
    SLICE_X37Y69.A3      net (fanout=4)        0.714   CPU0/ua_mux09_dout<0>
    SLICE_X37Y69.A       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UF_SFTvar/int1<1>1
    SLICE_X58Y69.B4      net (fanout=2)        1.817   CPU0/UF_SFTvar/int1<1>
    SLICE_X58Y69.B       Tilo                  0.094   CPU0/UF_SFTvar/int2<1>
                                                       CPU0/UF_SFTvar/int2<1>1
    SLICE_X59Y68.A6      net (fanout=2)        0.301   CPU0/UF_SFTvar/int2<1>
    SLICE_X59Y68.A       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int4<1>1
    SLICE_X59Y68.B6      net (fanout=2)        0.135   CPU0/UF_SFTvar/int4<1>
    SLICE_X59Y68.B       Tilo                  0.094   N889
                                                       CPU0/UF_SFTvar/int8<1>1
    SLICE_X58Y68.C6      net (fanout=3)        0.287   CPU0/UF_SFTvar/int8<1>
    SLICE_X58Y68.C       Tilo                  0.094   CPU0/ua_mux42_dout<1>
                                                       CPU0/UA_MUX42/DOUT<1>1
    SLICE_X56Y54.B2      net (fanout=3)        1.532   CPU0/ua_mux42_dout<1>
    SLICE_X56Y54.BMUX    Topbb                 0.375   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X57Y72.C1      net (fanout=1)        1.762   CPU0/UF_ALU1/sum<1>
    SLICE_X57Y72.C       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UF_ALU1/pre_result<1>
    SLICE_X57Y72.D5      net (fanout=3)        0.241   CPU0/uf_alu1_result<1>
    SLICE_X57Y72.D       Tilo                  0.094   dataab_cpu<1>
                                                       CPU0/UA_MUX03/DOUT<1>1
    SLICE_X58Y73.B6      net (fanout=105)      0.649   dataab_cpu<1>
    SLICE_X58Y73.B       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       mem_out2_24_mux000021
    SLICE_X58Y73.A5      net (fanout=33)       0.271   mem_out2_27_cmp_eq0003
    SLICE_X58Y73.A       Tilo                  0.094   mem_out2_27_cmp_eq0003
                                                       datadbi_mem_0_mux000011
    SLICE_X57Y72.B6      net (fanout=16)       0.318   N64
    SLICE_X57Y72.B       Tilo                  0.094   dataab_cpu<1>
                                                       uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C2      net (fanout=1)        1.603   uMM/Mmux_DataDB_master_write3656
    SLICE_X39Y69.C       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       uMM/Mmux_DataDB_master_write36138
    SLICE_X39Y69.D5      net (fanout=4)        0.241   datadbi_cpu<1>
    SLICE_X39Y69.D       Tilo                  0.094   CPU0/UA_PREG00/DOUT<1>
                                                       CPU0/UA_MUX56/DOUT<1>
    SLICE_X39Y60.B5      net (fanout=2)        0.751   CPU0/ua_mux56_dout<1>
    SLICE_X39Y60.BMUX    Topbb                 0.387   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<1>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X38Y69.C1      net (fanout=1)        1.257   CPU0/UF_ALU/sum<1>
    SLICE_X38Y69.C       Tilo                  0.094   CPU0/UA_PREG01/DOUT<1>
                                                       CPU0/UF_ALU/pre_result<1>
    SLICE_X37Y69.B6      net (fanout=46)       0.326   CPU0/uf_alu_result<1>
    SLICE_X37Y69.B       Tilo                  0.094   CPU0/ua_mux09_dout<1>
                                                       CPU0/UA_MUX09/DOUT<1>1
    SLICE_X52Y66.C2      net (fanout=3)        1.509   CPU0/ua_mux09_dout<1>
    SLICE_X52Y66.C       Tilo                  0.094   N1197
                                                       CPU0/UF_SFTvar/int4<0>_SW1
    SLICE_X53Y66.B6      net (fanout=1)        0.276   N648
    SLICE_X53Y66.B       Tilo                  0.094   CPU0/UA_CTRL/UA_FIRST_EXE/DOUT
                                                       CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B6      net (fanout=2)        0.698   CPU0/UF_SFTvar/int4<0>
    SLICE_X54Y60.B       Tilo                  0.094   CPU0/UF_SFTvar/int8<0>
                                                       CPU0/UF_SFTvar/int8<0>1
    SLICE_X55Y60.A5      net (fanout=7)        0.390   CPU0/UF_SFTvar/int8<0>
    SLICE_X55Y60.A       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UF_SFTvar/int16<0>1
    SLICE_X55Y60.B6      net (fanout=2)        0.145   CPU0/uf_sftvar_data_out<0>
    SLICE_X55Y60.B       Tilo                  0.094   dataab_cpu<10>
                                                       CPU0/UA_MUX42/DOUT<0>1
    SLICE_X56Y54.A6      net (fanout=3)        0.651   CPU0/ua_mux42_dout<0>
    SLICE_X56Y54.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<3>
    SLICE_X49Y72.B2      net (fanout=1)        1.679   CPU0/UF_ALU1/sum<0>
    SLICE_X49Y72.B       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UF_ALU1/pre_result<0>
    SLICE_X49Y72.C5      net (fanout=3)        0.391   CPU0/uf_alu1_result<0>
    SLICE_X49Y72.C       Tilo                  0.094   CPU0/UA_PREG07/DOUT<4>
                                                       CPU0/UA_MUX03/DOUT<0>1
    SLICE_X49Y79.A1      net (fanout=123)      1.239   dataab_cpu<0>
    SLICE_X49Y79.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_3
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
    SLICE_X49Y80.CMUX    Tcinc                 0.352   CPU0/ua_mux05_sel<1>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_2
    SLICE_X48Y80.D1      net (fanout=1)        0.742   uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001
    SLICE_X48Y80.D       Tilo                  0.094   uMM/selector_isInRangeOfSpecificPort<4>
                                                       uMM/selector_isInRangeOfSpecificPort_4_and0000
    SLICE_X49Y76.C6      net (fanout=4)        0.473   uMM/selector_isInRangeOfSpecificPort<4>
    SLICE_X49Y76.C       Tilo                  0.094   uMM/N4
                                                       uMM/selector<2>1
    SLICE_X49Y76.D5      net (fanout=20)       0.255   uMM/selector<2>
    SLICE_X49Y76.D       Tilo                  0.094   uMM/N4
                                                       uMM/Mmux_DataDB_master_write351
    SLICE_X49Y75.A5      net (fanout=38)       0.552   uMM/N4
    SLICE_X49Y75.A       Tilo                  0.094   CPU0/UA_PREG05/DOUT<15>
                                                       uMM/Mmux_DataDB_master_write6911
    SLICE_X49Y74.A4      net (fanout=1)        0.480   uMM/Mmux_DataDB_master_write691
    SLICE_X49Y74.A       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       uMM/Mmux_DataDB_master_write69138
    SLICE_X49Y74.B6      net (fanout=4)        0.143   datadbi_cpu<2>
    SLICE_X49Y74.B       Tilo                  0.094   CPU0/UA_PREG00/DOUT<3>
                                                       CPU0/UA_MUX56/DOUT<2>
    SLICE_X39Y60.C3      net (fanout=2)        2.019   CPU0/ua_mux56_dout<2>
    SLICE_X39Y60.CMUX    Topcc                 0.432   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<2>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X48Y61.A6      net (fanout=1)        0.925   CPU0/UF_ALU/sum<2>
    SLICE_X48Y61.A       Tilo                  0.094   CPU0/UA_PREG01/DOUT<3>
                                                       CPU0/UF_ALU/pre_result<2>
    SLICE_X47Y65.D6      net (fanout=41)       1.791   CPU0/uf_alu_result<2>
    SLICE_X47Y65.D       Tilo                  0.094   CPU0/UF_SFTvar1/int4<4>
                                                       CPU0/UF_SFTvar1/int4<4>1
    SLICE_X48Y62.C6      net (fanout=2)        0.852   CPU0/UF_SFTvar1/int4<4>
    SLICE_X48Y62.C       Tilo                  0.094   CPU0/ua_mux42_dout<29>
                                                       CPU0/UF_SFTvar1/int8<4>1
    SLICE_X49Y62.C1      net (fanout=2)        0.986   CPU0/UF_SFTvar1/int8<4>
    SLICE_X49Y62.C       Tilo                  0.094   CPU0/ua_mux44_dout<4>
                                                       CPU0/UA_MUX44/DOUT<4>1
    SLICE_X56Y55.A1      net (fanout=3)        1.398   CPU0/ua_mux44_dout<4>
    SLICE_X56Y55.AMUX    Topaa                 0.374   CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut<4>
                                                       CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy<7>
    SLICE_X49Y66.D4      net (fanout=1)        1.073   CPU0/UF_ALU1/sum<4>
    SLICE_X49Y66.D       Tilo                  0.094   CPU0/uf_alu1_result<4>
                                                       CPU0/UF_ALU1/pre_result<4>
    SLICE_X50Y78.C6      net (fanout=4)        0.927   CPU0/uf_alu1_result<4>
    SLICE_X50Y78.C       Tilo                  0.094   mem_in_3_mux000065
                                                       CPU0/UA_MUX03/DOUT<4>1
    SLICE_X50Y79.A5      net (fanout=264)      0.537   dataab_cpu<4>
    SLICE_X50Y79.COUT    Topcya                0.489   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lutdi20
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X50Y80.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X50Y80.CMUX    Tcinc                 0.352   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X54Y81.A6      net (fanout=1)        0.445   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X54Y81.A       Tilo                  0.094   N630
                                                       uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X55Y81.C1      net (fanout=5)        0.723   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X55Y81.C       Tilo                  0.094   N538
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X55Y81.A6      net (fanout=38)       0.337   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X55Y81.A       Tilo                  0.094   N538
                                                       uMM/selector<1>1
    SLICE_X35Y60.C6      net (fanout=20)       2.451   uMM/selector<1>
    SLICE_X35Y60.C       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       uMM/Mmux_Ack2master5
    SLICE_X35Y60.D5      net (fanout=3)        0.245   dataack_cpu
    SLICE_X35Y60.D       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1
    SLICE_X24Y101.A6     net (fanout=12)       3.103   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X24Y101.A      Tilo                  0.094   CPU0/UF_GPR/N26
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11
    SLICE_X3Y105.A6      net (fanout=9)        1.389   CPU0/uf_gpr_w_enb1
    SLICE_X3Y105.A       Tilo                  0.094   i2c_core/pca9564/Mtridata_pca9564_data<7>
                                                       CPU0/UF_GPR/w_enb_tmp16_or000031
    SLICE_X0Y127.B6      net (fanout=4)        1.669   CPU0/UF_GPR/N29
    SLICE_X0Y127.B       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<21>
                                                       CPU0/UF_GPR/w_enb_tmp18_or00001
    SLICE_X3Y127.A5      net (fanout=33)       0.440   CPU0/UF_GPR/w_enb_tmp18
    SLICE_X3Y127.A       Tilo                  0.094   CPU0/UF_GPR/REG18/data_out<31>
                                                       CPU0/UF_GPR/REG18/data_out_not00011
    SLICE_X1Y129.CE      net (fanout=9)        0.805   CPU0/UF_GPR/REG18/data_out_not0001
    SLICE_X1Y129.CLK     Tceck                 0.229   CPU0/UF_GPR/REG18/data_out<3>
                                                       CPU0/UF_GPR/REG18/data_out_2
    -------------------------------------------------  ---------------------------
    Total                                     83.789ns (13.838ns logic, 69.951ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT5_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mtridata_datadbi_ports<2>_4 (SLICE_X62Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uRx/data_loop[4].data_reg (FF)
  Destination:          Mtridata_datadbi_ports<2>_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      4.208ns (5.681 - 1.473)
  Source Clock:         CLK_100 rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: uRx/data_loop[4].data_reg to Mtridata_datadbi_ports<2>_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y84.CQ      Tcko                  0.433   data_in<4>
                                                       uRx/data_loop[4].data_reg
    SLICE_X62Y83.AX      net (fanout=2)        0.602   data_in<4>
    SLICE_X62Y83.CLK     Tckdi       (-Th)     0.229   Mtridata_datadbi_ports<2><7>
                                                       Mtridata_datadbi_ports<2>_4
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.204ns logic, 0.602ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point Mtridata_datadbi_ports<2>_6 (SLICE_X62Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uRx/data_loop[6].data_reg (FF)
  Destination:          Mtridata_datadbi_ports<2>_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 0)
  Clock Path Skew:      4.214ns (5.681 - 1.467)
  Source Clock:         CLK_100 rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: uRx/data_loop[6].data_reg to Mtridata_datadbi_ports<2>_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.AQ      Tcko                  0.433   data_in<6>
                                                       uRx/data_loop[6].data_reg
    SLICE_X62Y83.CX      net (fanout=2)        0.602   data_in<6>
    SLICE_X62Y83.CLK     Tckdi       (-Th)     0.218   Mtridata_datadbi_ports<2><7>
                                                       Mtridata_datadbi_ports<2>_6
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.215ns logic, 0.602ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point Mtridata_datadbi_ports<2>_3 (SLICE_X59Y77.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uRx/data_loop[3].data_reg (FF)
  Destination:          Mtridata_datadbi_ports<2>_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      4.187ns (5.649 - 1.462)
  Source Clock:         CLK_100 rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: uRx/data_loop[3].data_reg to Mtridata_datadbi_ports<2>_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y83.AQ      Tcko                  0.433   data_in<3>
                                                       uRx/data_loop[3].data_reg
    SLICE_X59Y77.DX      net (fanout=2)        0.624   data_in<3>
    SLICE_X59Y77.CLK     Tckdi       (-Th)     0.219   Mtridata_datadbi_ports<2><3>
                                                       Mtridata_datadbi_ports<2>_3
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.214ns logic, 0.624ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT5_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y1.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X2Y1.REGCLKBWRRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y0.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      8.332ns|     20.938ns|            0|         5386|            0|166550681056083360|
| TS_Inst_DCM_100_CLK0_BUF      |     10.000ns|      4.000ns|     20.938ns|            0|         5386|            0|166550681056083360|
|  TS_Inst_DCM_100_CLKOUT0_BUF  |     10.000ns|      7.056ns|          N/A|            0|            0|        21468|            0|
|  TS_Inst_DCM_100_CLKOUT1_BUF  |     12.500ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT2_BUF  |     15.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT3_BUF  |     20.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT4_BUF  |     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT5_BUF  |     40.000ns|     83.751ns|          N/A|         5386|            0|166550681056061888|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   83.751|    6.868|    6.071|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 5386  Score: 200147776  (Setup/Max: 200065663, Hold: 82113)

Constraints cover 166550681056045696 paths, 0 nets, and 38506 connections

Design statistics:
   Minimum period:  83.751ns{1}   (Maximum frequency:  11.940MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar  3 23:04:00 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



