<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</text>
<text>Date: Tue May  9 22:19:09 2023
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPF300TS_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>FPGA Hardware Breakpoint Auto Instantation</cell>
 <cell>Off</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>Top</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\Top.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>3623</cell>
 <cell>299544</cell>
 <cell>1.21</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>3233</cell>
 <cell>299544</cell>
 <cell>1.08</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>1536</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>17</cell>
 <cell>512</cell>
 <cell>3.32</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>17</cell>
 <cell>512</cell>
 <cell>3.32</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>256</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>0</cell>
 <cell>2772</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>22</cell>
 <cell>952</cell>
 <cell>2.31</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>924</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>5</cell>
 <cell>48</cell>
 <cell>10.42</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>1</cell>
 <cell>8</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>CRN_INT</cell>
 <cell>1</cell>
 <cell>24</cell>
 <cell>4.17</cell>
</row>
<row>
 <cell>INIT</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>OSC_RC160MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>16</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>ICB_CLKINT</cell>
 <cell>3</cell>
 <cell>72</cell>
 <cell>4.17</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>2831</cell>
 <cell>2441</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>792</cell>
 <cell>792</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>3623</cell>
 <cell>3233</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>9</cell>
 <cell>9</cell>
</row>
<row>
 <cell>10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>11</cell>
 <cell>21</cell>
</row>
<row>
 <cell>12</cell>
 <cell>17</cell>
</row>
<row>
 <cell>13</cell>
 <cell>8</cell>
</row>
<row>
 <cell>14</cell>
 <cell>2</cell>
</row>
<row>
 <cell>17</cell>
 <cell>3</cell>
</row>
<row>
 <cell>18</cell>
 <cell>3</cell>
</row>
<row>
 <cell>20</cell>
 <cell>1</cell>
</row>
<row>
 <cell>26</cell>
 <cell>2</cell>
</row>
<row>
 <cell>32</cell>
 <cell>3</cell>
</row>
<row>
 <cell>33</cell>
 <cell>7</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>77</cell>
</row>
</table>
<section><name>Detailed 4LUT Groups Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>5</cell>
 <cell>2</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>2</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>14</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1451</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Clock_Reset_0_Main_CLOCK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1311</cell>
 <cell>INT_NET</cell>
 <cell>Net   : dff_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1034</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Clock_Reset_0_UART_CLOCK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>866</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Clock_Reset_0_Synchronizer_0_Chain[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Clock_Reset_0/PF_OSC_C0_0_RCOSC_160MHZ_GL</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Data_Block_0/REG_Test_Generator_Enable</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable</cell>
</row>
<row>
 <cell>69</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset</cell>
</row>
<row>
 <cell>50</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_0/UART_TX_Protocol_0/countere</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_0/UART_TX_Protocol_0/state_reg[8]</cell>
</row>
<row>
 <cell>50</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_1/UART_TX_Protocol_0/countere</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_1/UART_TX_Protocol_0/state_reg[8]</cell>
</row>
<row>
 <cell>49</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_0/UART_TX_Protocol_0/state_reg_data[12]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]</cell>
</row>
<row>
 <cell>49</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_1/UART_TX_Protocol_0/state_reg_data[12]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_1/UART_TX_Protocol_0/state_reg[12]</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/N_64_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/N_64_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71</cell>
</row>
<row>
 <cell>45</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/middle_valid</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid</cell>
</row>
<row>
 <cell>45</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/middle_valid</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Data_Block_0/REG_Test_Generator_Enable</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable</cell>
</row>
<row>
 <cell>69</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset</cell>
</row>
<row>
 <cell>50</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_0/UART_TX_Protocol_0/countere</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_0/UART_TX_Protocol_0/state_reg[8]</cell>
</row>
<row>
 <cell>50</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_1/UART_TX_Protocol_0/countere</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_1/UART_TX_Protocol_0/state_reg[8]</cell>
</row>
<row>
 <cell>49</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_0/UART_TX_Protocol_0/state_reg_data[12]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]</cell>
</row>
<row>
 <cell>49</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_1/UART_TX_Protocol_0/state_reg_data[12]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_1/UART_TX_Protocol_0/state_reg[12]</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/N_64_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/N_64_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71</cell>
</row>
<row>
 <cell>45</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/middle_valid</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid</cell>
</row>
<row>
 <cell>45</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/middle_valid</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid</cell>
</row>
</table>
</doc>
