Circuit: * E:\Elektronika\diff_probe\DS100M08KV2\simulacije\charge_pump\logicoscilator.asc

WARNING: Less than two connections to node U2:U1:UA:TEST.  This node is used by E:U2:U1:UA:TEST.
WARNING: Less than two connections to node U2:U1:UA:VTH_DIFF.  This node is used by E:U2:U1:UA:VTHDIFF.
WARNING: Less than two connections to node U2:U1:UB:TEST.  This node is used by E:U2:U1:UB:TEST.
WARNING: Less than two connections to node U2:U1:UB:VTH_DIFF.  This node is used by E:U2:U1:UB:VTHDIFF.
WARNING: Less than two connections to node N001.  This node is used by D1.
Per .tran options, skipping operating point for transient analysis.
Changing Tseed to 1e-008
Changing Tseed to 1e-010
Changing Tseed to 1e-007
Heightened Def Con from 0.117916 to 0.117916

Date: Fri Oct 24 17:40:06 2025
Total elapsed time: 6.020 seconds.

tnom = 27
temp = 27
method = trap
totiter = 1117763
traniter = 1117763
tranpoints = 349847
accept = 280729
rejected = 69116
matrix size = 132
fillins = 22
solver = Normal
Thread vector: 7.1/2.6[7] 0.4/0.4[1] 3.8/0.9[7] 0.1/0.3[1]  2592/500
Matrix Compiler1: 4.25 KB object code size  0.7/0.4/[0.2]
Matrix Compiler2: 7.94 KB object code size  0.5/0.8/[0.3]

