#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x142e647f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x142e778f0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x142eaef00 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x148050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142eb8180_0 .net "in", 31 0, o0x148050010;  0 drivers
v0x142ec22a0_0 .var "out", 31 0;
S_0x142eadc90 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1480500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x142ec2360_0 .net "clk", 0 0, o0x1480500d0;  0 drivers
o0x148050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142ec2400_0 .net "data_address", 31 0, o0x148050100;  0 drivers
o0x148050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x142ec24b0_0 .net "data_read", 0 0, o0x148050130;  0 drivers
v0x142ec2560_0 .var "data_readdata", 31 0;
o0x148050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x142ec2610_0 .net "data_write", 0 0, o0x148050190;  0 drivers
o0x1480501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142ec26f0_0 .net "data_writedata", 31 0, o0x1480501c0;  0 drivers
S_0x142eac190 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x148050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x142ec2830_0 .net "clk", 0 0, o0x148050310;  0 drivers
v0x142ec28e0_0 .var "curr_addr", 31 0;
o0x148050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x142ec2990_0 .net "enable", 0 0, o0x148050370;  0 drivers
o0x1480503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142ec2a40_0 .net "next_addr", 31 0, o0x1480503a0;  0 drivers
o0x1480503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x142ec2af0_0 .net "reset", 0 0, o0x1480503d0;  0 drivers
E_0x142e93020 .event posedge, v0x142ec2830_0;
S_0x142e98b70 .scope module, "srav_tb" "srav_tb" 7 1;
 .timescale 0 0;
v0x142ecf6c0_0 .net "active", 0 0, L_0x142ed8060;  1 drivers
v0x142ecf770_0 .var "clk", 0 0;
v0x142ecf880_0 .var "clk_enable", 0 0;
v0x142ecf910_0 .net "data_address", 31 0, v0x142ecd6a0_0;  1 drivers
v0x142ecf9a0_0 .net "data_read", 0 0, L_0x142ed76a0;  1 drivers
v0x142ecfa30_0 .var "data_readdata", 31 0;
v0x142ecfac0_0 .net "data_write", 0 0, L_0x142ed7130;  1 drivers
v0x142ecfb50_0 .net "data_writedata", 31 0, v0x142ec64b0_0;  1 drivers
v0x142ecfc20_0 .net "instr_address", 31 0, L_0x142ed8190;  1 drivers
v0x142ecfd30_0 .var "instr_readdata", 31 0;
v0x142ecfdc0_0 .net "register_v0", 31 0, L_0x142ed59e0;  1 drivers
v0x142ecfe90_0 .var "reset", 0 0;
v0x142ecffa0_0 .var "testlower5", 4 0;
S_0x142ec2c50 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 37, 7 37 0, S_0x142e98b70;
 .timescale 0 0;
v0x142ec2e20_0 .var "expected", 31 0;
v0x142ec2ee0_0 .var "funct", 5 0;
v0x142ec2f90_0 .var "i", 4 0;
v0x142ec3050_0 .var "imm", 15 0;
v0x142ec3100_0 .var "imm_instr", 31 0;
v0x142ec31f0_0 .var "opcode", 5 0;
v0x142ec32a0_0 .var "r_instr", 31 0;
v0x142ec3350_0 .var "rd", 4 0;
v0x142ec3400_0 .var "rs", 4 0;
v0x142ec3510_0 .var "rt", 4 0;
v0x142ec35c0_0 .var "shamt", 4 0;
v0x142ec3670_0 .var "test", 31 0;
E_0x142eac6d0 .event posedge, v0x142ec67c0_0;
S_0x142ec3720 .scope module, "dut" "mips_cpu_harvard" 7 129, 8 1 0, S_0x142e98b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x142ed0ba0 .functor OR 1, L_0x142ed0850, L_0x142ed0a60, C4<0>, C4<0>;
L_0x142ed0c90 .functor BUFZ 1, L_0x142ed0340, C4<0>, C4<0>, C4<0>;
L_0x142ed10c0 .functor AND 1, L_0x142ed0340, L_0x142ed1210, C4<1>, C4<1>;
L_0x142ed1390 .functor OR 1, L_0x142ed10c0, L_0x142ed1130, C4<0>, C4<0>;
L_0x142ed14c0 .functor OR 1, L_0x142ed1390, L_0x142ed0f40, C4<0>, C4<0>;
L_0x142ed15e0 .functor OR 1, L_0x142ed14c0, L_0x142ed2880, C4<0>, C4<0>;
L_0x142ed1690 .functor OR 1, L_0x142ed15e0, L_0x142ed2310, C4<0>, C4<0>;
L_0x142ed2220 .functor AND 1, L_0x142ed1d30, L_0x142ed1e50, C4<1>, C4<1>;
L_0x142ed2310 .functor OR 1, L_0x142ed1ad0, L_0x142ed2220, C4<0>, C4<0>;
L_0x142ed2880 .functor AND 1, L_0x142ed2000, L_0x142ed2530, C4<1>, C4<1>;
L_0x142ed2de0 .functor OR 1, L_0x142ed2720, L_0x142ed2a50, C4<0>, C4<0>;
L_0x142ed0e60 .functor OR 1, L_0x142ed31d0, L_0x142ed3480, C4<0>, C4<0>;
L_0x142ed37b0 .functor AND 1, L_0x142ed2ca0, L_0x142ed0e60, C4<1>, C4<1>;
L_0x142ed39b0 .functor OR 1, L_0x142ed3640, L_0x142ed3af0, C4<0>, C4<0>;
L_0x142ed3e40 .functor OR 1, L_0x142ed39b0, L_0x142ed3d20, C4<0>, C4<0>;
L_0x142ed38a0 .functor AND 1, L_0x142ed0340, L_0x142ed3e40, C4<1>, C4<1>;
L_0x142ed3bd0 .functor AND 1, L_0x142ed0340, L_0x142ed4030, C4<1>, C4<1>;
L_0x142ed3ef0 .functor AND 1, L_0x142ed0340, L_0x142ed2100, C4<1>, C4<1>;
L_0x142ed4af0 .functor AND 1, v0x142ecd580_0, v0x142ecf3c0_0, C4<1>, C4<1>;
L_0x142ed4b60 .functor AND 1, L_0x142ed4af0, L_0x142ed1690, C4<1>, C4<1>;
L_0x142ed4c90 .functor OR 1, L_0x142ed2310, L_0x142ed2880, C4<0>, C4<0>;
L_0x142ed5a50 .functor BUFZ 32, L_0x142ed5640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142ed5b40 .functor BUFZ 32, L_0x142ed58f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142ed6ab0 .functor AND 1, v0x142ecf880_0, L_0x142ed38a0, C4<1>, C4<1>;
L_0x142ed6b20 .functor AND 1, L_0x142ed6ab0, v0x142ecd580_0, C4<1>, C4<1>;
L_0x142ed5360 .functor AND 1, L_0x142ed6b20, L_0x142ed6d00, C4<1>, C4<1>;
L_0x142ed6fe0 .functor AND 1, v0x142ecd580_0, v0x142ecf3c0_0, C4<1>, C4<1>;
L_0x142ed7130 .functor AND 1, L_0x142ed6fe0, L_0x142ed1860, C4<1>, C4<1>;
L_0x142ed6da0 .functor OR 1, L_0x142ed71e0, L_0x142ed7280, C4<0>, C4<0>;
L_0x142ed7630 .functor AND 1, L_0x142ed6da0, L_0x142ed6e90, C4<1>, C4<1>;
L_0x142ed76a0 .functor OR 1, L_0x142ed0f40, L_0x142ed7630, C4<0>, C4<0>;
L_0x142ed8060 .functor BUFZ 1, v0x142ecd580_0, C4<0>, C4<0>, C4<0>;
L_0x142ed8190 .functor BUFZ 32, v0x142ecd610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142ec8850_0 .net *"_ivl_100", 31 0, L_0x142ed2490;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec88e0_0 .net *"_ivl_103", 25 0, L_0x1480884d8;  1 drivers
L_0x148088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec8970_0 .net/2u *"_ivl_104", 31 0, L_0x148088520;  1 drivers
v0x142ec8a00_0 .net *"_ivl_106", 0 0, L_0x142ed2000;  1 drivers
v0x142ec8a90_0 .net *"_ivl_109", 5 0, L_0x142ed2680;  1 drivers
L_0x148088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x142ec8b30_0 .net/2u *"_ivl_110", 5 0, L_0x148088568;  1 drivers
v0x142ec8be0_0 .net *"_ivl_112", 0 0, L_0x142ed2530;  1 drivers
v0x142ec8c80_0 .net *"_ivl_116", 31 0, L_0x142ed29b0;  1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec8d30_0 .net *"_ivl_119", 25 0, L_0x1480885b0;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x142ec8e40_0 .net/2u *"_ivl_12", 5 0, L_0x1480880a0;  1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x142ec8ef0_0 .net/2u *"_ivl_120", 31 0, L_0x1480885f8;  1 drivers
v0x142ec8fa0_0 .net *"_ivl_122", 0 0, L_0x142ed2720;  1 drivers
v0x142ec9040_0 .net *"_ivl_124", 31 0, L_0x142ed2bc0;  1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec90f0_0 .net *"_ivl_127", 25 0, L_0x148088640;  1 drivers
L_0x148088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142ec91a0_0 .net/2u *"_ivl_128", 31 0, L_0x148088688;  1 drivers
v0x142ec9250_0 .net *"_ivl_130", 0 0, L_0x142ed2a50;  1 drivers
v0x142ec92f0_0 .net *"_ivl_134", 31 0, L_0x142ed2f30;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec9480_0 .net *"_ivl_137", 25 0, L_0x1480886d0;  1 drivers
L_0x148088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec9510_0 .net/2u *"_ivl_138", 31 0, L_0x148088718;  1 drivers
v0x142ec95c0_0 .net *"_ivl_140", 0 0, L_0x142ed2ca0;  1 drivers
v0x142ec9660_0 .net *"_ivl_143", 5 0, L_0x142ed32e0;  1 drivers
L_0x148088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x142ec9710_0 .net/2u *"_ivl_144", 5 0, L_0x148088760;  1 drivers
v0x142ec97c0_0 .net *"_ivl_146", 0 0, L_0x142ed31d0;  1 drivers
v0x142ec9860_0 .net *"_ivl_149", 5 0, L_0x142ed35a0;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x142ec9910_0 .net/2u *"_ivl_150", 5 0, L_0x1480887a8;  1 drivers
v0x142ec99c0_0 .net *"_ivl_152", 0 0, L_0x142ed3480;  1 drivers
v0x142ec9a60_0 .net *"_ivl_155", 0 0, L_0x142ed0e60;  1 drivers
v0x142ec9b00_0 .net *"_ivl_159", 1 0, L_0x142ed3910;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x142ec9bb0_0 .net/2u *"_ivl_16", 5 0, L_0x1480880e8;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x142ec9c60_0 .net/2u *"_ivl_160", 1 0, L_0x1480887f0;  1 drivers
v0x142ec9d10_0 .net *"_ivl_162", 0 0, L_0x142ed3640;  1 drivers
L_0x148088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x142ec9db0_0 .net/2u *"_ivl_164", 5 0, L_0x148088838;  1 drivers
v0x142ec9e60_0 .net *"_ivl_166", 0 0, L_0x142ed3af0;  1 drivers
v0x142ec9390_0 .net *"_ivl_169", 0 0, L_0x142ed39b0;  1 drivers
L_0x148088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x142eca0f0_0 .net/2u *"_ivl_170", 5 0, L_0x148088880;  1 drivers
v0x142eca180_0 .net *"_ivl_172", 0 0, L_0x142ed3d20;  1 drivers
v0x142eca210_0 .net *"_ivl_175", 0 0, L_0x142ed3e40;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x142eca2a0_0 .net/2u *"_ivl_178", 5 0, L_0x1480888c8;  1 drivers
v0x142eca340_0 .net *"_ivl_180", 0 0, L_0x142ed4030;  1 drivers
L_0x148088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x142eca3e0_0 .net/2u *"_ivl_184", 5 0, L_0x148088910;  1 drivers
v0x142eca490_0 .net *"_ivl_186", 0 0, L_0x142ed2100;  1 drivers
L_0x148088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x142eca530_0 .net/2u *"_ivl_194", 4 0, L_0x148088958;  1 drivers
v0x142eca5e0_0 .net *"_ivl_197", 4 0, L_0x142ed4720;  1 drivers
v0x142eca690_0 .net *"_ivl_199", 4 0, L_0x142ed45b0;  1 drivers
v0x142eca740_0 .net *"_ivl_20", 31 0, L_0x142ed06b0;  1 drivers
v0x142eca7f0_0 .net *"_ivl_200", 4 0, L_0x142ed4650;  1 drivers
v0x142eca8a0_0 .net *"_ivl_205", 0 0, L_0x142ed4af0;  1 drivers
v0x142eca940_0 .net *"_ivl_209", 0 0, L_0x142ed4c90;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x142eca9e0_0 .net/2u *"_ivl_210", 31 0, L_0x1480889a0;  1 drivers
v0x142ecaa90_0 .net *"_ivl_212", 31 0, L_0x142ed3c80;  1 drivers
v0x142ecab40_0 .net *"_ivl_214", 31 0, L_0x142ed47c0;  1 drivers
v0x142ecabf0_0 .net *"_ivl_216", 31 0, L_0x142ed5030;  1 drivers
v0x142ecaca0_0 .net *"_ivl_218", 31 0, L_0x142ed4ef0;  1 drivers
v0x142ecad50_0 .net *"_ivl_227", 0 0, L_0x142ed6ab0;  1 drivers
v0x142ecadf0_0 .net *"_ivl_229", 0 0, L_0x142ed6b20;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ecae90_0 .net *"_ivl_23", 25 0, L_0x148088130;  1 drivers
v0x142ecaf40_0 .net *"_ivl_230", 31 0, L_0x142ed6c60;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ecaff0_0 .net *"_ivl_233", 30 0, L_0x148088ac0;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142ecb0a0_0 .net/2u *"_ivl_234", 31 0, L_0x148088b08;  1 drivers
v0x142ecb150_0 .net *"_ivl_236", 0 0, L_0x142ed6d00;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142ecb1f0_0 .net/2u *"_ivl_24", 31 0, L_0x148088178;  1 drivers
v0x142ecb2a0_0 .net *"_ivl_241", 0 0, L_0x142ed6fe0;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x142ecb340_0 .net/2u *"_ivl_244", 5 0, L_0x148088b50;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x142ecb3f0_0 .net/2u *"_ivl_248", 5 0, L_0x148088b98;  1 drivers
v0x142ecb4a0_0 .net *"_ivl_255", 0 0, L_0x142ed6e90;  1 drivers
v0x142ec9f00_0 .net *"_ivl_257", 0 0, L_0x142ed7630;  1 drivers
v0x142ec9fa0_0 .net *"_ivl_26", 0 0, L_0x142ed0850;  1 drivers
v0x142eca040_0 .net *"_ivl_261", 15 0, L_0x142ed7ad0;  1 drivers
v0x142ecb530_0 .net *"_ivl_262", 17 0, L_0x142ed7360;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142ecb5e0_0 .net *"_ivl_265", 1 0, L_0x148088c28;  1 drivers
v0x142ecb690_0 .net *"_ivl_268", 15 0, L_0x142ed7d80;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142ecb740_0 .net *"_ivl_270", 1 0, L_0x148088c70;  1 drivers
v0x142ecb7f0_0 .net *"_ivl_273", 0 0, L_0x142ed7cb0;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x142ecb8a0_0 .net/2u *"_ivl_274", 13 0, L_0x148088cb8;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ecb950_0 .net/2u *"_ivl_276", 13 0, L_0x148088d00;  1 drivers
v0x142ecba00_0 .net *"_ivl_278", 13 0, L_0x142ed7e20;  1 drivers
v0x142ecbab0_0 .net *"_ivl_28", 31 0, L_0x142ed0970;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ecbb60_0 .net *"_ivl_31", 25 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142ecbc10_0 .net/2u *"_ivl_32", 31 0, L_0x148088208;  1 drivers
v0x142ecbcc0_0 .net *"_ivl_34", 0 0, L_0x142ed0a60;  1 drivers
v0x142ecbd60_0 .net *"_ivl_4", 31 0, L_0x142ed01f0;  1 drivers
v0x142ecbe10_0 .net *"_ivl_41", 2 0, L_0x142ed0d40;  1 drivers
L_0x148088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x142ecbec0_0 .net/2u *"_ivl_42", 2 0, L_0x148088250;  1 drivers
v0x142ecbf70_0 .net *"_ivl_47", 2 0, L_0x142ed1020;  1 drivers
L_0x148088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x142ecc020_0 .net/2u *"_ivl_48", 2 0, L_0x148088298;  1 drivers
v0x142ecc0d0_0 .net *"_ivl_53", 0 0, L_0x142ed1210;  1 drivers
v0x142ecc170_0 .net *"_ivl_55", 0 0, L_0x142ed10c0;  1 drivers
v0x142ecc210_0 .net *"_ivl_57", 0 0, L_0x142ed1390;  1 drivers
v0x142ecc2b0_0 .net *"_ivl_59", 0 0, L_0x142ed14c0;  1 drivers
v0x142ecc350_0 .net *"_ivl_61", 0 0, L_0x142ed15e0;  1 drivers
v0x142ecc3f0_0 .net *"_ivl_65", 2 0, L_0x142ed17a0;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x142ecc4a0_0 .net/2u *"_ivl_66", 2 0, L_0x1480882e0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ecc550_0 .net *"_ivl_7", 25 0, L_0x148088010;  1 drivers
v0x142ecc600_0 .net *"_ivl_70", 31 0, L_0x142ed1a30;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ecc6b0_0 .net *"_ivl_73", 25 0, L_0x148088328;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142ecc760_0 .net/2u *"_ivl_74", 31 0, L_0x148088370;  1 drivers
v0x142ecc810_0 .net *"_ivl_76", 0 0, L_0x142ed1ad0;  1 drivers
v0x142ecc8b0_0 .net *"_ivl_78", 31 0, L_0x142ed1c90;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ecc960_0 .net/2u *"_ivl_8", 31 0, L_0x148088058;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ecca10_0 .net *"_ivl_81", 25 0, L_0x1480883b8;  1 drivers
L_0x148088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142eccac0_0 .net/2u *"_ivl_82", 31 0, L_0x148088400;  1 drivers
v0x142eccb70_0 .net *"_ivl_84", 0 0, L_0x142ed1d30;  1 drivers
v0x142eccc10_0 .net *"_ivl_87", 0 0, L_0x142ed1bf0;  1 drivers
v0x142ecccc0_0 .net *"_ivl_88", 31 0, L_0x142ed1f00;  1 drivers
L_0x148088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142eccd70_0 .net *"_ivl_91", 30 0, L_0x148088448;  1 drivers
L_0x148088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142ecce20_0 .net/2u *"_ivl_92", 31 0, L_0x148088490;  1 drivers
v0x142ecced0_0 .net *"_ivl_94", 0 0, L_0x142ed1e50;  1 drivers
v0x142eccf70_0 .net *"_ivl_97", 0 0, L_0x142ed2220;  1 drivers
v0x142ecd010_0 .net "active", 0 0, L_0x142ed8060;  alias, 1 drivers
v0x142ecd0b0_0 .net "alu_op1", 31 0, L_0x142ed5a50;  1 drivers
v0x142ecd150_0 .net "alu_op2", 31 0, L_0x142ed5b40;  1 drivers
v0x142ecd1f0_0 .net "alui_instr", 0 0, L_0x142ed1130;  1 drivers
v0x142ecd290_0 .net "b_flag", 0 0, v0x142ec4370_0;  1 drivers
v0x142ecd340_0 .net "b_imm", 17 0, L_0x142ed7b90;  1 drivers
v0x142ecd3d0_0 .net "b_offset", 31 0, L_0x142ed7f80;  1 drivers
v0x142ecd460_0 .net "clk", 0 0, v0x142ecf770_0;  1 drivers
v0x142ecd4f0_0 .net "clk_enable", 0 0, v0x142ecf880_0;  1 drivers
v0x142ecd580_0 .var "cpu_active", 0 0;
v0x142ecd610_0 .var "curr_addr", 31 0;
v0x142ecd6a0_0 .var "data_address", 31 0;
v0x142ecd740_0 .net "data_read", 0 0, L_0x142ed76a0;  alias, 1 drivers
v0x142ecd7e0_0 .net "data_readdata", 31 0, v0x142ecfa30_0;  1 drivers
v0x142ecd8c0_0 .net "data_write", 0 0, L_0x142ed7130;  alias, 1 drivers
v0x142ecd960_0 .net "data_writedata", 31 0, v0x142ec64b0_0;  alias, 1 drivers
v0x142ecda00_0 .var "delay_slot", 31 0;
v0x142ecdaa0_0 .net "effective_addr", 31 0, v0x142ec4730_0;  1 drivers
v0x142ecdb40_0 .net "funct_code", 5 0, L_0x142ed0150;  1 drivers
v0x142ecdbf0_0 .net "hi_out", 31 0, v0x142ec6870_0;  1 drivers
v0x142ecdcb0_0 .net "hl_reg_enable", 0 0, L_0x142ed5360;  1 drivers
v0x142ecdd80_0 .net "instr_address", 31 0, L_0x142ed8190;  alias, 1 drivers
v0x142ecde20_0 .net "instr_opcode", 5 0, L_0x142ed0030;  1 drivers
v0x142ecdec0_0 .net "instr_readdata", 31 0, v0x142ecfd30_0;  1 drivers
v0x142ecdf90_0 .net "j_imm", 0 0, L_0x142ed2de0;  1 drivers
v0x142ece030_0 .net "j_reg", 0 0, L_0x142ed37b0;  1 drivers
v0x142ece0d0_0 .net "link_const", 0 0, L_0x142ed2310;  1 drivers
v0x142ece170_0 .net "link_reg", 0 0, L_0x142ed2880;  1 drivers
v0x142ece210_0 .net "lo_out", 31 0, v0x142ec6fa0_0;  1 drivers
v0x142ece2b0_0 .net "load_data", 31 0, v0x142ec5820_0;  1 drivers
v0x142ece360_0 .net "load_instr", 0 0, L_0x142ed0f40;  1 drivers
v0x142ece3f0_0 .net "lw", 0 0, L_0x142ed0460;  1 drivers
v0x142ece490_0 .net "mfhi", 0 0, L_0x142ed3bd0;  1 drivers
v0x142ece530_0 .net "mflo", 0 0, L_0x142ed3ef0;  1 drivers
v0x142ece5d0_0 .net "movefrom", 0 0, L_0x142ed0ba0;  1 drivers
v0x142ece670_0 .net "muldiv", 0 0, L_0x142ed38a0;  1 drivers
v0x142ece710_0 .var "next_delay_slot", 31 0;
v0x142ece7c0_0 .net "partial_store", 0 0, L_0x142ed6da0;  1 drivers
v0x142ece860_0 .net "r_format", 0 0, L_0x142ed0340;  1 drivers
v0x142ece900_0 .net "reg_a_read_data", 31 0, L_0x142ed5640;  1 drivers
v0x142ece9c0_0 .net "reg_a_read_index", 4 0, L_0x142ed44d0;  1 drivers
v0x142ecea70_0 .net "reg_b_read_data", 31 0, L_0x142ed58f0;  1 drivers
v0x142eceb00_0 .net "reg_b_read_index", 4 0, L_0x142ed4110;  1 drivers
v0x142ecebc0_0 .net "reg_dst", 0 0, L_0x142ed0c90;  1 drivers
v0x142ecec50_0 .net "reg_write", 0 0, L_0x142ed1690;  1 drivers
v0x142ececf0_0 .net "reg_write_data", 31 0, L_0x142ed52c0;  1 drivers
v0x142ecedb0_0 .net "reg_write_enable", 0 0, L_0x142ed4b60;  1 drivers
v0x142ecee60_0 .net "reg_write_index", 4 0, L_0x142ed4990;  1 drivers
v0x142ecef10_0 .net "register_v0", 31 0, L_0x142ed59e0;  alias, 1 drivers
v0x142ecefc0_0 .net "reset", 0 0, v0x142ecfe90_0;  1 drivers
v0x142ecf050_0 .net "result", 31 0, v0x142ec4b80_0;  1 drivers
v0x142ecf100_0 .net "result_hi", 31 0, v0x142ec4520_0;  1 drivers
v0x142ecf1d0_0 .net "result_lo", 31 0, v0x142ec4680_0;  1 drivers
v0x142ecf2a0_0 .net "sb", 0 0, L_0x142ed71e0;  1 drivers
v0x142ecf330_0 .net "sh", 0 0, L_0x142ed7280;  1 drivers
v0x142ecf3c0_0 .var "state", 0 0;
v0x142ecf460_0 .net "store_instr", 0 0, L_0x142ed1860;  1 drivers
v0x142ecf500_0 .net "sw", 0 0, L_0x142ed05d0;  1 drivers
E_0x142ec3190/0 .event edge, v0x142ec4370_0, v0x142ecda00_0, v0x142ecd3d0_0, v0x142ecdf90_0;
E_0x142ec3190/1 .event edge, v0x142ec45d0_0, v0x142ece030_0, v0x142ec7c60_0;
E_0x142ec3190 .event/or E_0x142ec3190/0, E_0x142ec3190/1;
E_0x142ec3ab0 .event edge, v0x142ec6190_0, v0x142ec4730_0;
L_0x142ed0030 .part v0x142ecfd30_0, 26, 6;
L_0x142ed0150 .part v0x142ecfd30_0, 0, 6;
L_0x142ed01f0 .concat [ 6 26 0 0], L_0x142ed0030, L_0x148088010;
L_0x142ed0340 .cmp/eq 32, L_0x142ed01f0, L_0x148088058;
L_0x142ed0460 .cmp/eq 6, L_0x142ed0030, L_0x1480880a0;
L_0x142ed05d0 .cmp/eq 6, L_0x142ed0030, L_0x1480880e8;
L_0x142ed06b0 .concat [ 6 26 0 0], L_0x142ed0030, L_0x148088130;
L_0x142ed0850 .cmp/eq 32, L_0x142ed06b0, L_0x148088178;
L_0x142ed0970 .concat [ 6 26 0 0], L_0x142ed0030, L_0x1480881c0;
L_0x142ed0a60 .cmp/eq 32, L_0x142ed0970, L_0x148088208;
L_0x142ed0d40 .part L_0x142ed0030, 3, 3;
L_0x142ed0f40 .cmp/eq 3, L_0x142ed0d40, L_0x148088250;
L_0x142ed1020 .part L_0x142ed0030, 3, 3;
L_0x142ed1130 .cmp/eq 3, L_0x142ed1020, L_0x148088298;
L_0x142ed1210 .reduce/nor L_0x142ed38a0;
L_0x142ed17a0 .part L_0x142ed0030, 3, 3;
L_0x142ed1860 .cmp/eq 3, L_0x142ed17a0, L_0x1480882e0;
L_0x142ed1a30 .concat [ 6 26 0 0], L_0x142ed0030, L_0x148088328;
L_0x142ed1ad0 .cmp/eq 32, L_0x142ed1a30, L_0x148088370;
L_0x142ed1c90 .concat [ 6 26 0 0], L_0x142ed0030, L_0x1480883b8;
L_0x142ed1d30 .cmp/eq 32, L_0x142ed1c90, L_0x148088400;
L_0x142ed1bf0 .part v0x142ecfd30_0, 20, 1;
L_0x142ed1f00 .concat [ 1 31 0 0], L_0x142ed1bf0, L_0x148088448;
L_0x142ed1e50 .cmp/eq 32, L_0x142ed1f00, L_0x148088490;
L_0x142ed2490 .concat [ 6 26 0 0], L_0x142ed0030, L_0x1480884d8;
L_0x142ed2000 .cmp/eq 32, L_0x142ed2490, L_0x148088520;
L_0x142ed2680 .part v0x142ecfd30_0, 0, 6;
L_0x142ed2530 .cmp/eq 6, L_0x142ed2680, L_0x148088568;
L_0x142ed29b0 .concat [ 6 26 0 0], L_0x142ed0030, L_0x1480885b0;
L_0x142ed2720 .cmp/eq 32, L_0x142ed29b0, L_0x1480885f8;
L_0x142ed2bc0 .concat [ 6 26 0 0], L_0x142ed0030, L_0x148088640;
L_0x142ed2a50 .cmp/eq 32, L_0x142ed2bc0, L_0x148088688;
L_0x142ed2f30 .concat [ 6 26 0 0], L_0x142ed0030, L_0x1480886d0;
L_0x142ed2ca0 .cmp/eq 32, L_0x142ed2f30, L_0x148088718;
L_0x142ed32e0 .part v0x142ecfd30_0, 0, 6;
L_0x142ed31d0 .cmp/eq 6, L_0x142ed32e0, L_0x148088760;
L_0x142ed35a0 .part v0x142ecfd30_0, 0, 6;
L_0x142ed3480 .cmp/eq 6, L_0x142ed35a0, L_0x1480887a8;
L_0x142ed3910 .part L_0x142ed0150, 3, 2;
L_0x142ed3640 .cmp/eq 2, L_0x142ed3910, L_0x1480887f0;
L_0x142ed3af0 .cmp/eq 6, L_0x142ed0150, L_0x148088838;
L_0x142ed3d20 .cmp/eq 6, L_0x142ed0150, L_0x148088880;
L_0x142ed4030 .cmp/eq 6, L_0x142ed0150, L_0x1480888c8;
L_0x142ed2100 .cmp/eq 6, L_0x142ed0150, L_0x148088910;
L_0x142ed44d0 .part v0x142ecfd30_0, 21, 5;
L_0x142ed4110 .part v0x142ecfd30_0, 16, 5;
L_0x142ed4720 .part v0x142ecfd30_0, 11, 5;
L_0x142ed45b0 .part v0x142ecfd30_0, 16, 5;
L_0x142ed4650 .functor MUXZ 5, L_0x142ed45b0, L_0x142ed4720, L_0x142ed0c90, C4<>;
L_0x142ed4990 .functor MUXZ 5, L_0x142ed4650, L_0x148088958, L_0x142ed2310, C4<>;
L_0x142ed3c80 .arith/sum 32, v0x142ecda00_0, L_0x1480889a0;
L_0x142ed47c0 .functor MUXZ 32, v0x142ec4b80_0, v0x142ec5820_0, L_0x142ed0f40, C4<>;
L_0x142ed5030 .functor MUXZ 32, L_0x142ed47c0, v0x142ec6fa0_0, L_0x142ed3ef0, C4<>;
L_0x142ed4ef0 .functor MUXZ 32, L_0x142ed5030, v0x142ec6870_0, L_0x142ed3bd0, C4<>;
L_0x142ed52c0 .functor MUXZ 32, L_0x142ed4ef0, L_0x142ed3c80, L_0x142ed4c90, C4<>;
L_0x142ed6c60 .concat [ 1 31 0 0], v0x142ecf3c0_0, L_0x148088ac0;
L_0x142ed6d00 .cmp/eq 32, L_0x142ed6c60, L_0x148088b08;
L_0x142ed71e0 .cmp/eq 6, L_0x142ed0030, L_0x148088b50;
L_0x142ed7280 .cmp/eq 6, L_0x142ed0030, L_0x148088b98;
L_0x142ed6e90 .reduce/nor v0x142ecf3c0_0;
L_0x142ed7ad0 .part v0x142ecfd30_0, 0, 16;
L_0x142ed7360 .concat [ 16 2 0 0], L_0x142ed7ad0, L_0x148088c28;
L_0x142ed7d80 .part L_0x142ed7360, 0, 16;
L_0x142ed7b90 .concat [ 2 16 0 0], L_0x148088c70, L_0x142ed7d80;
L_0x142ed7cb0 .part L_0x142ed7b90, 17, 1;
L_0x142ed7e20 .functor MUXZ 14, L_0x148088d00, L_0x148088cb8, L_0x142ed7cb0, C4<>;
L_0x142ed7f80 .concat [ 18 14 0 0], L_0x142ed7b90, L_0x142ed7e20;
S_0x142ec3ae0 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x142ec3720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x142ec3e40_0 .net *"_ivl_10", 15 0, L_0x142ed6440;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec3f00_0 .net/2u *"_ivl_14", 15 0, L_0x148088a78;  1 drivers
v0x142ec3fb0_0 .net *"_ivl_17", 15 0, L_0x142ed6580;  1 drivers
v0x142ec4070_0 .net *"_ivl_5", 0 0, L_0x142ed5d90;  1 drivers
v0x142ec4120_0 .net *"_ivl_6", 15 0, L_0x142ed3380;  1 drivers
v0x142ec4210_0 .net *"_ivl_9", 15 0, L_0x142ed6140;  1 drivers
v0x142ec42c0_0 .net "addr_rt", 4 0, L_0x142ed67f0;  1 drivers
v0x142ec4370_0 .var "b_flag", 0 0;
v0x142ec4410_0 .net "funct", 5 0, L_0x142ed4d80;  1 drivers
v0x142ec4520_0 .var "hi", 31 0;
v0x142ec45d0_0 .net "instructionword", 31 0, v0x142ecfd30_0;  alias, 1 drivers
v0x142ec4680_0 .var "lo", 31 0;
v0x142ec4730_0 .var "memaddroffset", 31 0;
v0x142ec47e0_0 .var "multresult", 63 0;
v0x142ec4890_0 .net "op1", 31 0, L_0x142ed5a50;  alias, 1 drivers
v0x142ec4940_0 .net "op2", 31 0, L_0x142ed5b40;  alias, 1 drivers
v0x142ec49f0_0 .net "opcode", 5 0, L_0x142ed5cf0;  1 drivers
v0x142ec4b80_0 .var "result", 31 0;
v0x142ec4c10_0 .net "shamt", 4 0, L_0x142ed6750;  1 drivers
v0x142ec4cc0_0 .net/s "sign_op1", 31 0, L_0x142ed5a50;  alias, 1 drivers
v0x142ec4d80_0 .net/s "sign_op2", 31 0, L_0x142ed5b40;  alias, 1 drivers
v0x142ec4e10_0 .net "simmediatedata", 31 0, L_0x142ed64e0;  1 drivers
v0x142ec4ea0_0 .net "simmediatedatas", 31 0, L_0x142ed64e0;  alias, 1 drivers
v0x142ec4f30_0 .net "uimmediatedata", 31 0, L_0x142ed6620;  1 drivers
v0x142ec4fc0_0 .net "unsign_op1", 31 0, L_0x142ed5a50;  alias, 1 drivers
v0x142ec5090_0 .net "unsign_op2", 31 0, L_0x142ed5b40;  alias, 1 drivers
v0x142ec5170_0 .var "unsigned_result", 31 0;
E_0x142ec3db0/0 .event edge, v0x142ec49f0_0, v0x142ec4410_0, v0x142ec4940_0, v0x142ec4c10_0;
E_0x142ec3db0/1 .event edge, v0x142ec4890_0, v0x142ec47e0_0, v0x142ec42c0_0, v0x142ec4e10_0;
E_0x142ec3db0/2 .event edge, v0x142ec4f30_0, v0x142ec5170_0;
E_0x142ec3db0 .event/or E_0x142ec3db0/0, E_0x142ec3db0/1, E_0x142ec3db0/2;
L_0x142ed5cf0 .part v0x142ecfd30_0, 26, 6;
L_0x142ed4d80 .part v0x142ecfd30_0, 0, 6;
L_0x142ed5d90 .part v0x142ecfd30_0, 15, 1;
LS_0x142ed3380_0_0 .concat [ 1 1 1 1], L_0x142ed5d90, L_0x142ed5d90, L_0x142ed5d90, L_0x142ed5d90;
LS_0x142ed3380_0_4 .concat [ 1 1 1 1], L_0x142ed5d90, L_0x142ed5d90, L_0x142ed5d90, L_0x142ed5d90;
LS_0x142ed3380_0_8 .concat [ 1 1 1 1], L_0x142ed5d90, L_0x142ed5d90, L_0x142ed5d90, L_0x142ed5d90;
LS_0x142ed3380_0_12 .concat [ 1 1 1 1], L_0x142ed5d90, L_0x142ed5d90, L_0x142ed5d90, L_0x142ed5d90;
L_0x142ed3380 .concat [ 4 4 4 4], LS_0x142ed3380_0_0, LS_0x142ed3380_0_4, LS_0x142ed3380_0_8, LS_0x142ed3380_0_12;
L_0x142ed6140 .part v0x142ecfd30_0, 0, 16;
L_0x142ed6440 .concat [ 16 0 0 0], L_0x142ed6140;
L_0x142ed64e0 .concat [ 16 16 0 0], L_0x142ed6440, L_0x142ed3380;
L_0x142ed6580 .part v0x142ecfd30_0, 0, 16;
L_0x142ed6620 .concat [ 16 16 0 0], L_0x142ed6580, L_0x148088a78;
L_0x142ed6750 .part v0x142ecfd30_0, 6, 5;
L_0x142ed67f0 .part v0x142ecfd30_0, 16, 5;
S_0x142ec52c0 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x142ec3720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x142ec5560_0 .net "address", 31 0, v0x142ec4730_0;  alias, 1 drivers
v0x142ec5610_0 .net "datafromMem", 31 0, v0x142ecfa30_0;  alias, 1 drivers
v0x142ec56b0_0 .net "instr_word", 31 0, v0x142ecfd30_0;  alias, 1 drivers
v0x142ec5780_0 .net "opcode", 5 0, L_0x142ed68f0;  1 drivers
v0x142ec5820_0 .var "out_transformed", 31 0;
v0x142ec5910_0 .net "regword", 31 0, L_0x142ed58f0;  alias, 1 drivers
v0x142ec59c0_0 .net "whichbyte", 1 0, L_0x142ed6990;  1 drivers
E_0x142ec5500/0 .event edge, v0x142ec5780_0, v0x142ec5610_0, v0x142ec59c0_0, v0x142ec45d0_0;
E_0x142ec5500/1 .event edge, v0x142ec5910_0;
E_0x142ec5500 .event/or E_0x142ec5500/0, E_0x142ec5500/1;
L_0x142ed68f0 .part v0x142ecfd30_0, 26, 6;
L_0x142ed6990 .part v0x142ec4730_0, 0, 2;
S_0x142ec5af0 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x142ec3720;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x142ec5d90_0 .net *"_ivl_1", 1 0, L_0x142ed7890;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142ec5e50_0 .net *"_ivl_5", 0 0, L_0x148088be0;  1 drivers
v0x142ec5f00_0 .net "bytenum", 2 0, L_0x142ed7540;  1 drivers
v0x142ec5fc0_0 .net "dataword", 31 0, v0x142ecfa30_0;  alias, 1 drivers
v0x142ec6080_0 .net "eff_addr", 31 0, v0x142ec4730_0;  alias, 1 drivers
v0x142ec6190_0 .net "opcode", 5 0, L_0x142ed0030;  alias, 1 drivers
v0x142ec6220_0 .net "regbyte", 7 0, L_0x142ed7970;  1 drivers
v0x142ec62d0_0 .net "reghalfword", 15 0, L_0x142ed7a10;  1 drivers
v0x142ec6380_0 .net "regword", 31 0, L_0x142ed58f0;  alias, 1 drivers
v0x142ec64b0_0 .var "storedata", 31 0;
E_0x142ec5d30/0 .event edge, v0x142ec6190_0, v0x142ec5910_0, v0x142ec5f00_0, v0x142ec6220_0;
E_0x142ec5d30/1 .event edge, v0x142ec5610_0, v0x142ec62d0_0;
E_0x142ec5d30 .event/or E_0x142ec5d30/0, E_0x142ec5d30/1;
L_0x142ed7890 .part v0x142ec4730_0, 0, 2;
L_0x142ed7540 .concat [ 2 1 0 0], L_0x142ed7890, L_0x148088be0;
L_0x142ed7970 .part L_0x142ed58f0, 0, 8;
L_0x142ed7a10 .part L_0x142ed58f0, 0, 16;
S_0x142ec6580 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x142ec3720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x142ec67c0_0 .net "clk", 0 0, v0x142ecf770_0;  alias, 1 drivers
v0x142ec6870_0 .var "data", 31 0;
v0x142ec6920_0 .net "data_in", 31 0, v0x142ec4520_0;  alias, 1 drivers
v0x142ec69f0_0 .net "data_out", 31 0, v0x142ec6870_0;  alias, 1 drivers
v0x142ec6a90_0 .net "enable", 0 0, L_0x142ed5360;  alias, 1 drivers
v0x142ec6b70_0 .net "reset", 0 0, v0x142ecfe90_0;  alias, 1 drivers
S_0x142ec6c90 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x142ec3720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x142ec6f10_0 .net "clk", 0 0, v0x142ecf770_0;  alias, 1 drivers
v0x142ec6fa0_0 .var "data", 31 0;
v0x142ec7030_0 .net "data_in", 31 0, v0x142ec4680_0;  alias, 1 drivers
v0x142ec7100_0 .net "data_out", 31 0, v0x142ec6fa0_0;  alias, 1 drivers
v0x142ec71a0_0 .net "enable", 0 0, L_0x142ed5360;  alias, 1 drivers
v0x142ec7270_0 .net "reset", 0 0, v0x142ecfe90_0;  alias, 1 drivers
S_0x142ec7380 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x142ec3720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x142ed5640 .functor BUFZ 32, L_0x142ed51d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142ed58f0 .functor BUFZ 32, L_0x142ed5730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142ec8010_2 .array/port v0x142ec8010, 2;
L_0x142ed59e0 .functor BUFZ 32, v0x142ec8010_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142ec76b0_0 .net *"_ivl_0", 31 0, L_0x142ed51d0;  1 drivers
v0x142ec7770_0 .net *"_ivl_10", 6 0, L_0x142ed57d0;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142ec7810_0 .net *"_ivl_13", 1 0, L_0x148088a30;  1 drivers
v0x142ec78b0_0 .net *"_ivl_2", 6 0, L_0x142ed5520;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142ec7960_0 .net *"_ivl_5", 1 0, L_0x1480889e8;  1 drivers
v0x142ec7a50_0 .net *"_ivl_8", 31 0, L_0x142ed5730;  1 drivers
v0x142ec7b00_0 .net "r_clk", 0 0, v0x142ecf770_0;  alias, 1 drivers
v0x142ec7bd0_0 .net "r_clk_enable", 0 0, v0x142ecf880_0;  alias, 1 drivers
v0x142ec7c60_0 .net "read_data1", 31 0, L_0x142ed5640;  alias, 1 drivers
v0x142ec7d70_0 .net "read_data2", 31 0, L_0x142ed58f0;  alias, 1 drivers
v0x142ec7e00_0 .net "read_reg1", 4 0, L_0x142ed44d0;  alias, 1 drivers
v0x142ec7eb0_0 .net "read_reg2", 4 0, L_0x142ed4110;  alias, 1 drivers
v0x142ec7f60_0 .net "register_v0", 31 0, L_0x142ed59e0;  alias, 1 drivers
v0x142ec8010 .array "registers", 0 31, 31 0;
v0x142ec83b0_0 .net "reset", 0 0, v0x142ecfe90_0;  alias, 1 drivers
v0x142ec8480_0 .net "write_control", 0 0, L_0x142ed4b60;  alias, 1 drivers
v0x142ec8510_0 .net "write_data", 31 0, L_0x142ed52c0;  alias, 1 drivers
v0x142ec86a0_0 .net "write_reg", 4 0, L_0x142ed4990;  alias, 1 drivers
L_0x142ed51d0 .array/port v0x142ec8010, L_0x142ed5520;
L_0x142ed5520 .concat [ 5 2 0 0], L_0x142ed44d0, L_0x1480889e8;
L_0x142ed5730 .array/port v0x142ec8010, L_0x142ed57d0;
L_0x142ed57d0 .concat [ 5 2 0 0], L_0x142ed4110, L_0x148088a30;
    .scope S_0x142eac190;
T_0 ;
    %wait E_0x142e93020;
    %load/vec4 v0x142ec2af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x142ec28e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x142ec2990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x142ec2a40_0;
    %assign/vec4 v0x142ec28e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x142ec7380;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ec8010, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x142ec7380;
T_2 ;
    %wait E_0x142eac6d0;
    %load/vec4 v0x142ec83b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x142ec7bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x142ec8480_0;
    %load/vec4 v0x142ec86a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x142ec8510_0;
    %load/vec4 v0x142ec86a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ec8010, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x142ec3ae0;
T_3 ;
    %wait E_0x142ec3db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
    %load/vec4 v0x142ec49f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.0 ;
    %load/vec4 v0x142ec4410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %jmp T_3.46;
T_3.25 ;
    %load/vec4 v0x142ec4d80_0;
    %ix/getv 4, v0x142ec4c10_0;
    %shiftl 4;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.26 ;
    %load/vec4 v0x142ec4d80_0;
    %ix/getv 4, v0x142ec4c10_0;
    %shiftr 4;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.27 ;
    %load/vec4 v0x142ec4d80_0;
    %ix/getv 4, v0x142ec4c10_0;
    %shiftr/s 4;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.28 ;
    %load/vec4 v0x142ec4d80_0;
    %load/vec4 v0x142ec4fc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.29 ;
    %load/vec4 v0x142ec4d80_0;
    %load/vec4 v0x142ec4fc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.30 ;
    %load/vec4 v0x142ec4d80_0;
    %load/vec4 v0x142ec4fc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.31 ;
    %load/vec4 v0x142ec4cc0_0;
    %pad/s 64;
    %load/vec4 v0x142ec4d80_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x142ec47e0_0, 0, 64;
    %load/vec4 v0x142ec47e0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x142ec4520_0, 0, 32;
    %load/vec4 v0x142ec47e0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x142ec4680_0, 0, 32;
    %jmp T_3.46;
T_3.32 ;
    %load/vec4 v0x142ec4fc0_0;
    %pad/u 64;
    %load/vec4 v0x142ec5090_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x142ec47e0_0, 0, 64;
    %load/vec4 v0x142ec47e0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x142ec4520_0, 0, 32;
    %load/vec4 v0x142ec47e0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x142ec4680_0, 0, 32;
    %jmp T_3.46;
T_3.33 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4d80_0;
    %mod/s;
    %store/vec4 v0x142ec4520_0, 0, 32;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4d80_0;
    %div/s;
    %store/vec4 v0x142ec4680_0, 0, 32;
    %jmp T_3.46;
T_3.34 ;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec5090_0;
    %mod;
    %store/vec4 v0x142ec4520_0, 0, 32;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec5090_0;
    %div;
    %store/vec4 v0x142ec4680_0, 0, 32;
    %jmp T_3.46;
T_3.35 ;
    %load/vec4 v0x142ec4890_0;
    %store/vec4 v0x142ec4520_0, 0, 32;
    %jmp T_3.46;
T_3.36 ;
    %load/vec4 v0x142ec4890_0;
    %store/vec4 v0x142ec4680_0, 0, 32;
    %jmp T_3.46;
T_3.37 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4d80_0;
    %add;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.38 ;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec5090_0;
    %add;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.39 ;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec5090_0;
    %sub;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.40 ;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec5090_0;
    %and;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.41 ;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec5090_0;
    %or;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.42 ;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec5090_0;
    %xor;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.43 ;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec5090_0;
    %or;
    %inv;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.44 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4d80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec5090_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.50, 8;
T_3.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.50, 8;
 ; End of false expr.
    %blend;
T_3.50;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.46;
T_3.46 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.1 ;
    %load/vec4 v0x142ec42c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %jmp T_3.55;
T_3.51 ;
    %load/vec4 v0x142ec4cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
T_3.57 ;
    %jmp T_3.55;
T_3.52 ;
    %load/vec4 v0x142ec4cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
T_3.59 ;
    %jmp T_3.55;
T_3.53 ;
    %load/vec4 v0x142ec4cc0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
T_3.61 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x142ec4cc0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
T_3.63 ;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.2 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4d80_0;
    %cmp/e;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
T_3.65 ;
    %jmp T_3.24;
T_3.3 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4940_0;
    %cmp/ne;
    %jmp/0xz  T_3.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
T_3.67 ;
    %jmp T_3.24;
T_3.4 ;
    %load/vec4 v0x142ec4cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
T_3.69 ;
    %jmp T_3.24;
T_3.5 ;
    %load/vec4 v0x142ec4cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
    %jmp T_3.71;
T_3.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ec4370_0, 0, 1;
T_3.71 ;
    %jmp T_3.24;
T_3.6 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4e10_0;
    %add;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.24;
T_3.7 ;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec4e10_0;
    %add;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.24;
T_3.8 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4e10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.24;
T_3.9 ;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec4ea0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.75, 8;
T_3.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.75, 8;
 ; End of false expr.
    %blend;
T_3.75;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.24;
T_3.10 ;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec4f30_0;
    %and;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.24;
T_3.11 ;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec4f30_0;
    %or;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.24;
T_3.12 ;
    %load/vec4 v0x142ec4fc0_0;
    %load/vec4 v0x142ec4f30_0;
    %xor;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x142ec4f30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x142ec5170_0, 0, 32;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4e10_0;
    %add;
    %store/vec4 v0x142ec4730_0, 0, 32;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4e10_0;
    %add;
    %store/vec4 v0x142ec4730_0, 0, 32;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4e10_0;
    %add;
    %store/vec4 v0x142ec4730_0, 0, 32;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4e10_0;
    %add;
    %store/vec4 v0x142ec4730_0, 0, 32;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4e10_0;
    %add;
    %store/vec4 v0x142ec4730_0, 0, 32;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4e10_0;
    %add;
    %store/vec4 v0x142ec4730_0, 0, 32;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4e10_0;
    %add;
    %store/vec4 v0x142ec4730_0, 0, 32;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4e10_0;
    %add;
    %store/vec4 v0x142ec4730_0, 0, 32;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4e10_0;
    %add;
    %store/vec4 v0x142ec4730_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x142ec4cc0_0;
    %load/vec4 v0x142ec4e10_0;
    %add;
    %store/vec4 v0x142ec4730_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %load/vec4 v0x142ec5170_0;
    %store/vec4 v0x142ec4b80_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x142ec52c0;
T_4 ;
    %wait E_0x142ec5500;
    %load/vec4 v0x142ec5780_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x142ec59c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x142ec5610_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x142ec5610_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x142ec5610_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x142ec5610_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x142ec59c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x142ec59c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x142ec5610_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x142ec5610_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x142ec5610_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x142ec5610_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x142ec59c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x142ec5610_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x142ec5610_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x142ec56b0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x142ec59c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x142ec5910_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x142ec5910_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x142ec5910_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x142ec59c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5910_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5910_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x142ec5610_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x142ec5910_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec5820_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x142ec6c90;
T_5 ;
    %wait E_0x142eac6d0;
    %load/vec4 v0x142ec7270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x142ec6fa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x142ec71a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x142ec7030_0;
    %assign/vec4 v0x142ec6fa0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x142ec6580;
T_6 ;
    %wait E_0x142eac6d0;
    %load/vec4 v0x142ec6b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x142ec6870_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x142ec6a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x142ec6920_0;
    %assign/vec4 v0x142ec6870_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x142ec5af0;
T_7 ;
    %wait E_0x142ec5d30;
    %load/vec4 v0x142ec6190_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x142ec6380_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142ec64b0_0, 4, 8;
    %load/vec4 v0x142ec6380_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142ec64b0_0, 4, 8;
    %load/vec4 v0x142ec6380_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142ec64b0_0, 4, 8;
    %load/vec4 v0x142ec6380_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142ec64b0_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x142ec6190_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x142ec5f00_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x142ec6220_0;
    %load/vec4 v0x142ec5fc0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec64b0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x142ec5fc0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x142ec6220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5fc0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x142ec64b0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x142ec5fc0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x142ec6220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec5fc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec64b0_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x142ec5fc0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x142ec6220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec64b0_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x142ec6190_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x142ec5f00_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x142ec62d0_0;
    %load/vec4 v0x142ec5fc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec64b0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x142ec5fc0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x142ec62d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec64b0_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x142ec3720;
T_8 ;
    %wait E_0x142ec3ab0;
    %load/vec4 v0x142ecde20_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x142ecdaa0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x142ecd6a0_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x142ec3720;
T_9 ;
    %wait E_0x142ec3190;
    %load/vec4 v0x142ecd290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x142ecda00_0;
    %load/vec4 v0x142ecd3d0_0;
    %add;
    %store/vec4 v0x142ece710_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x142ecdf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x142ecda00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x142ecdec0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x142ece710_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x142ece030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x142ece900_0;
    %store/vec4 v0x142ece710_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x142ecda00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x142ece710_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x142ec3720;
T_10 ;
    %wait E_0x142eac6d0;
    %load/vec4 v0x142ecd4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x142ecefc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x142ecd610_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x142ecda00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x142ecd580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142ecf3c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x142ecd580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x142ecf3c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x142ecf3c0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x142ecf3c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142ecf3c0_0, 0;
    %load/vec4 v0x142ecda00_0;
    %assign/vec4 v0x142ecd610_0, 0;
    %load/vec4 v0x142ece710_0;
    %assign/vec4 v0x142ecda00_0, 0;
    %load/vec4 v0x142ecd610_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142ecd580_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x142e98b70;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ecf770_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x142ecf770_0;
    %inv;
    %store/vec4 v0x142ecf770_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x142e98b70;
T_12 ;
    %fork t_1, S_0x142ec2c50;
    %jmp t_0;
    .scope S_0x142ec2c50;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ecfe90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ecf880_0, 0, 1;
    %wait E_0x142eac6d0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ecfe90_0, 0, 1;
    %wait E_0x142eac6d0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x142ec2f90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x142ecfa30_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x142ec31f0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x142ec3400_0, 0, 5;
    %load/vec4 v0x142ec2f90_0;
    %store/vec4 v0x142ec3510_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142ec3050_0, 0, 16;
    %load/vec4 v0x142ec31f0_0;
    %load/vec4 v0x142ec3400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec3510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec3050_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec3100_0, 0, 32;
    %load/vec4 v0x142ec3100_0;
    %store/vec4 v0x142ecfd30_0, 0, 32;
    %load/vec4 v0x142ecfa30_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x142ecfa30_0, 0, 32;
    %vpi_call/w 7 77 "$display", "%h", v0x142ecfa30_0 {0 0 0};
    %wait E_0x142eac6d0;
    %delay 2, 0;
    %load/vec4 v0x142ecfac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x142ecf9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 81 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x142ec2f90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x142ec2f90_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x142ec2f90_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x142ec31f0_0, 0, 6;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x142ec2ee0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x142ec35c0_0, 0, 5;
    %load/vec4 v0x142ec2f90_0;
    %subi 1, 0, 5;
    %store/vec4 v0x142ec3400_0, 0, 5;
    %load/vec4 v0x142ec2f90_0;
    %store/vec4 v0x142ec3510_0, 0, 5;
    %load/vec4 v0x142ec2f90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x142ec3350_0, 0, 5;
    %load/vec4 v0x142ec31f0_0;
    %load/vec4 v0x142ec3400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec3510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec3350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec35c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec2ee0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec32a0_0, 0, 32;
    %load/vec4 v0x142ec32a0_0;
    %store/vec4 v0x142ecfd30_0, 0, 32;
    %wait E_0x142eac6d0;
    %delay 2, 0;
    %load/vec4 v0x142ec2f90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x142ec2f90_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x142ec2f90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x142ec3670_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x142ec31f0_0, 0, 6;
    %load/vec4 v0x142ec2f90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x142ec3400_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x142ec3510_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142ec3050_0, 0, 16;
    %load/vec4 v0x142ec31f0_0;
    %load/vec4 v0x142ec3400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec3510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ec3050_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ec3100_0, 0, 32;
    %load/vec4 v0x142ec3100_0;
    %store/vec4 v0x142ecfd30_0, 0, 32;
    %wait E_0x142eac6d0;
    %delay 2, 0;
    %load/vec4 v0x142ec3670_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x142ecffa0_0, 0, 5;
    %load/vec4 v0x142ec3670_0;
    %addi 3703181876, 0, 32;
    %load/vec4 v0x142ec2f90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0x142ec3670_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x142ec2e20_0, 0, 32;
    %load/vec4 v0x142ec2f90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %load/vec4 v0x142ec3670_0;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %load/vec4 v0x142ec3670_0;
    %addi 3703181876, 0, 32;
    %vpi_call/w 7 122 "$display", "%h, %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x142ecfdc0_0;
    %load/vec4 v0x142ec2e20_0;
    %cmp/e;
    %jmp/0xz  T_12.14, 4;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 7 123 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x142ec2e20_0, v0x142ecfdc0_0 {0 0 0};
T_12.15 ;
    %load/vec4 v0x142ec2f90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x142ec2f90_0, 0, 5;
    %load/vec4 v0x142ec3670_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x142ec3670_0, 0, 32;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x142e98b70;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/srav_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
