INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/new/square.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/new/fsm_rw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_rw
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/new/additionneur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity additionneur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/new/cmp_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cmp_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/new/compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity compteur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/new/rdc_load_Nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rdc_load_Nbits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/new/reg_1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_1b
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/new/registre.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity registre
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/new/tx_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmetteur_UART
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/SyncBase.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SyncBase
ERROR: [VRFC 10-149] 'syncasync' is not compiled in library xil_defaultlib [C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/SyncBase.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/SyncBase.vhd:74]
INFO: [VRFC 10-240] VHDL file C:/Users/abgae1/Downloads/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/SyncBase.vhd ignored due to errors
