module assign04(output [0:7] ra);

   assign ra = ra;
endmodule
