
Drivers_Dev.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000005e0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000768  08000768  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000768  08000768  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000768  08000768  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000768  08000768  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000768  08000768  00010768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800076c  0800076c  0001076c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000770  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  00020004  2**0
                  CONTENTS
 10 .bss          0000001c  20000004  20000004  00020004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00020004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000a12  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000283  00000000  00000000  00020a46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c0  00000000  00000000  00020cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000098  00000000  00000000  00020d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000018c9  00000000  00000000  00020e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000dd4  00000000  00000000  000226f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00005fb7  00000000  00000000  000234c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0002947c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000024c  00000000  00000000  000294d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000750 	.word	0x08000750

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000750 	.word	0x08000750

080001c8 <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	460b      	mov	r3, r1
 80001d2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80001d4:	78fb      	ldrb	r3, [r7, #3]
 80001d6:	2b01      	cmp	r3, #1
 80001d8:	d161      	bne.n	800029e <GPIO_PeriClockControl+0xd6>
	{
		if(pGPIOx == GPIOA)
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80001e0:	d106      	bne.n	80001f0 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80001e2:	4b32      	ldr	r3, [pc, #200]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 80001e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001e6:	4a31      	ldr	r2, [pc, #196]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 80001e8:	f043 0301 	orr.w	r3, r3, #1
 80001ec:	6313      	str	r3, [r2, #48]	; 0x30
	else
	{
		//TODO
	}

}
 80001ee:	e056      	b.n	800029e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOB)
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	4a2f      	ldr	r2, [pc, #188]	; (80002b0 <GPIO_PeriClockControl+0xe8>)
 80001f4:	4293      	cmp	r3, r2
 80001f6:	d106      	bne.n	8000206 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80001f8:	4b2c      	ldr	r3, [pc, #176]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 80001fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001fc:	4a2b      	ldr	r2, [pc, #172]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 80001fe:	f043 0302 	orr.w	r3, r3, #2
 8000202:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000204:	e04b      	b.n	800029e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOC)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	4a2a      	ldr	r2, [pc, #168]	; (80002b4 <GPIO_PeriClockControl+0xec>)
 800020a:	4293      	cmp	r3, r2
 800020c:	d106      	bne.n	800021c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800020e:	4b27      	ldr	r3, [pc, #156]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 8000210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000212:	4a26      	ldr	r2, [pc, #152]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 8000214:	f043 0304 	orr.w	r3, r3, #4
 8000218:	6313      	str	r3, [r2, #48]	; 0x30
}
 800021a:	e040      	b.n	800029e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOD)
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	4a26      	ldr	r2, [pc, #152]	; (80002b8 <GPIO_PeriClockControl+0xf0>)
 8000220:	4293      	cmp	r3, r2
 8000222:	d106      	bne.n	8000232 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000224:	4b21      	ldr	r3, [pc, #132]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 8000226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000228:	4a20      	ldr	r2, [pc, #128]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 800022a:	f043 0308 	orr.w	r3, r3, #8
 800022e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000230:	e035      	b.n	800029e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOE)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	4a21      	ldr	r2, [pc, #132]	; (80002bc <GPIO_PeriClockControl+0xf4>)
 8000236:	4293      	cmp	r3, r2
 8000238:	d106      	bne.n	8000248 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800023a:	4b1c      	ldr	r3, [pc, #112]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 800023c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800023e:	4a1b      	ldr	r2, [pc, #108]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 8000240:	f043 0310 	orr.w	r3, r3, #16
 8000244:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000246:	e02a      	b.n	800029e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOF)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4a1d      	ldr	r2, [pc, #116]	; (80002c0 <GPIO_PeriClockControl+0xf8>)
 800024c:	4293      	cmp	r3, r2
 800024e:	d106      	bne.n	800025e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000250:	4b16      	ldr	r3, [pc, #88]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 8000252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000254:	4a15      	ldr	r2, [pc, #84]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 8000256:	f043 0320 	orr.w	r3, r3, #32
 800025a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800025c:	e01f      	b.n	800029e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOG)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	4a18      	ldr	r2, [pc, #96]	; (80002c4 <GPIO_PeriClockControl+0xfc>)
 8000262:	4293      	cmp	r3, r2
 8000264:	d106      	bne.n	8000274 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000266:	4b11      	ldr	r3, [pc, #68]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 8000268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800026a:	4a10      	ldr	r2, [pc, #64]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 800026c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000270:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000272:	e014      	b.n	800029e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOH)
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <GPIO_PeriClockControl+0x100>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d106      	bne.n	800028a <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 800027c:	4b0b      	ldr	r3, [pc, #44]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 800027e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000280:	4a0a      	ldr	r2, [pc, #40]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 8000282:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000286:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000288:	e009      	b.n	800029e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOI)
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	4a0f      	ldr	r2, [pc, #60]	; (80002cc <GPIO_PeriClockControl+0x104>)
 800028e:	4293      	cmp	r3, r2
 8000290:	d105      	bne.n	800029e <GPIO_PeriClockControl+0xd6>
			GPIOI_PCLK_EN();
 8000292:	4b06      	ldr	r3, [pc, #24]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 8000294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000296:	4a05      	ldr	r2, [pc, #20]	; (80002ac <GPIO_PeriClockControl+0xe4>)
 8000298:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800029c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800029e:	bf00      	nop
 80002a0:	370c      	adds	r7, #12
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	40021000 	.word	0x40021000
 80002b0:	48000400 	.word	0x48000400
 80002b4:	48000800 	.word	0x48000800
 80002b8:	48000c00 	.word	0x48000c00
 80002bc:	48001000 	.word	0x48001000
 80002c0:	48001400 	.word	0x48001400
 80002c4:	48001800 	.word	0x48001800
 80002c8:	48001c00 	.word	0x48001c00
 80002cc:	48002000 	.word	0x48002000

080002d0 <GPIO_Init>:
 *
 * @Note              -

 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b086      	sub	sp, #24
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
	 uint32_t temp=0; //temp. register
 80002d8:	2300      	movs	r3, #0
 80002da:	617b      	str	r3, [r7, #20]

	 //enable the peripheral clock

	 GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	2101      	movs	r1, #1
 80002e2:	4618      	mov	r0, r3
 80002e4:	f7ff ff70 	bl	80001c8 <GPIO_PeriClockControl>

	//1 . configure the mode of gpio pin

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	795b      	ldrb	r3, [r3, #5]
 80002ec:	2b03      	cmp	r3, #3
 80002ee:	d820      	bhi.n	8000332 <GPIO_Init+0x62>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ) );
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	795b      	ldrb	r3, [r3, #5]
 80002f4:	461a      	mov	r2, r3
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	791b      	ldrb	r3, [r3, #4]
 80002fa:	005b      	lsls	r3, r3, #1
 80002fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000300:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	681a      	ldr	r2, [r3, #0]
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	791b      	ldrb	r3, [r3, #4]
 800030c:	005b      	lsls	r3, r3, #1
 800030e:	2103      	movs	r1, #3
 8000310:	fa01 f303 	lsl.w	r3, r1, r3
 8000314:	43db      	mvns	r3, r3
 8000316:	4619      	mov	r1, r3
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	400a      	ands	r2, r1
 800031e:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	6819      	ldr	r1, [r3, #0]
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	697a      	ldr	r2, [r7, #20]
 800032c:	430a      	orrs	r2, r1
 800032e:	601a      	str	r2, [r3, #0]
 8000330:	e0c9      	b.n	80004c6 <GPIO_Init+0x1f6>

	}else
	{
		//this part will code later . ( interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_FT )
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	795b      	ldrb	r3, [r3, #5]
 8000336:	2b04      	cmp	r3, #4
 8000338:	d117      	bne.n	800036a <GPIO_Init+0x9a>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800033a:	4b4b      	ldr	r3, [pc, #300]	; (8000468 <GPIO_Init+0x198>)
 800033c:	68db      	ldr	r3, [r3, #12]
 800033e:	687a      	ldr	r2, [r7, #4]
 8000340:	7912      	ldrb	r2, [r2, #4]
 8000342:	4611      	mov	r1, r2
 8000344:	2201      	movs	r2, #1
 8000346:	408a      	lsls	r2, r1
 8000348:	4611      	mov	r1, r2
 800034a:	4a47      	ldr	r2, [pc, #284]	; (8000468 <GPIO_Init+0x198>)
 800034c:	430b      	orrs	r3, r1
 800034e:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000350:	4b45      	ldr	r3, [pc, #276]	; (8000468 <GPIO_Init+0x198>)
 8000352:	689b      	ldr	r3, [r3, #8]
 8000354:	687a      	ldr	r2, [r7, #4]
 8000356:	7912      	ldrb	r2, [r2, #4]
 8000358:	4611      	mov	r1, r2
 800035a:	2201      	movs	r2, #1
 800035c:	408a      	lsls	r2, r1
 800035e:	43d2      	mvns	r2, r2
 8000360:	4611      	mov	r1, r2
 8000362:	4a41      	ldr	r2, [pc, #260]	; (8000468 <GPIO_Init+0x198>)
 8000364:	400b      	ands	r3, r1
 8000366:	6093      	str	r3, [r2, #8]
 8000368:	e035      	b.n	80003d6 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT )
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	795b      	ldrb	r3, [r3, #5]
 800036e:	2b05      	cmp	r3, #5
 8000370:	d117      	bne.n	80003a2 <GPIO_Init+0xd2>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000372:	4b3d      	ldr	r3, [pc, #244]	; (8000468 <GPIO_Init+0x198>)
 8000374:	689b      	ldr	r3, [r3, #8]
 8000376:	687a      	ldr	r2, [r7, #4]
 8000378:	7912      	ldrb	r2, [r2, #4]
 800037a:	4611      	mov	r1, r2
 800037c:	2201      	movs	r2, #1
 800037e:	408a      	lsls	r2, r1
 8000380:	4611      	mov	r1, r2
 8000382:	4a39      	ldr	r2, [pc, #228]	; (8000468 <GPIO_Init+0x198>)
 8000384:	430b      	orrs	r3, r1
 8000386:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000388:	4b37      	ldr	r3, [pc, #220]	; (8000468 <GPIO_Init+0x198>)
 800038a:	68db      	ldr	r3, [r3, #12]
 800038c:	687a      	ldr	r2, [r7, #4]
 800038e:	7912      	ldrb	r2, [r2, #4]
 8000390:	4611      	mov	r1, r2
 8000392:	2201      	movs	r2, #1
 8000394:	408a      	lsls	r2, r1
 8000396:	43d2      	mvns	r2, r2
 8000398:	4611      	mov	r1, r2
 800039a:	4a33      	ldr	r2, [pc, #204]	; (8000468 <GPIO_Init+0x198>)
 800039c:	400b      	ands	r3, r1
 800039e:	60d3      	str	r3, [r2, #12]
 80003a0:	e019      	b.n	80003d6 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT )
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	795b      	ldrb	r3, [r3, #5]
 80003a6:	2b06      	cmp	r3, #6
 80003a8:	d115      	bne.n	80003d6 <GPIO_Init+0x106>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003aa:	4b2f      	ldr	r3, [pc, #188]	; (8000468 <GPIO_Init+0x198>)
 80003ac:	689b      	ldr	r3, [r3, #8]
 80003ae:	687a      	ldr	r2, [r7, #4]
 80003b0:	7912      	ldrb	r2, [r2, #4]
 80003b2:	4611      	mov	r1, r2
 80003b4:	2201      	movs	r2, #1
 80003b6:	408a      	lsls	r2, r1
 80003b8:	4611      	mov	r1, r2
 80003ba:	4a2b      	ldr	r2, [pc, #172]	; (8000468 <GPIO_Init+0x198>)
 80003bc:	430b      	orrs	r3, r1
 80003be:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003c0:	4b29      	ldr	r3, [pc, #164]	; (8000468 <GPIO_Init+0x198>)
 80003c2:	68db      	ldr	r3, [r3, #12]
 80003c4:	687a      	ldr	r2, [r7, #4]
 80003c6:	7912      	ldrb	r2, [r2, #4]
 80003c8:	4611      	mov	r1, r2
 80003ca:	2201      	movs	r2, #1
 80003cc:	408a      	lsls	r2, r1
 80003ce:	4611      	mov	r1, r2
 80003d0:	4a25      	ldr	r2, [pc, #148]	; (8000468 <GPIO_Init+0x198>)
 80003d2:	430b      	orrs	r3, r1
 80003d4:	60d3      	str	r3, [r2, #12]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	791b      	ldrb	r3, [r3, #4]
 80003da:	089b      	lsrs	r3, r3, #2
 80003dc:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	791b      	ldrb	r3, [r3, #4]
 80003e2:	f003 0303 	and.w	r3, r3, #3
 80003e6:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80003f0:	d04c      	beq.n	800048c <GPIO_Init+0x1bc>
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	4a1d      	ldr	r2, [pc, #116]	; (800046c <GPIO_Init+0x19c>)
 80003f8:	4293      	cmp	r3, r2
 80003fa:	d032      	beq.n	8000462 <GPIO_Init+0x192>
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	4a1b      	ldr	r2, [pc, #108]	; (8000470 <GPIO_Init+0x1a0>)
 8000402:	4293      	cmp	r3, r2
 8000404:	d02b      	beq.n	800045e <GPIO_Init+0x18e>
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	4a1a      	ldr	r2, [pc, #104]	; (8000474 <GPIO_Init+0x1a4>)
 800040c:	4293      	cmp	r3, r2
 800040e:	d024      	beq.n	800045a <GPIO_Init+0x18a>
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4a18      	ldr	r2, [pc, #96]	; (8000478 <GPIO_Init+0x1a8>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d01d      	beq.n	8000456 <GPIO_Init+0x186>
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	4a17      	ldr	r2, [pc, #92]	; (800047c <GPIO_Init+0x1ac>)
 8000420:	4293      	cmp	r3, r2
 8000422:	d016      	beq.n	8000452 <GPIO_Init+0x182>
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	4a15      	ldr	r2, [pc, #84]	; (8000480 <GPIO_Init+0x1b0>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d00f      	beq.n	800044e <GPIO_Init+0x17e>
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a14      	ldr	r2, [pc, #80]	; (8000484 <GPIO_Init+0x1b4>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d008      	beq.n	800044a <GPIO_Init+0x17a>
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a12      	ldr	r2, [pc, #72]	; (8000488 <GPIO_Init+0x1b8>)
 800043e:	4293      	cmp	r3, r2
 8000440:	d101      	bne.n	8000446 <GPIO_Init+0x176>
 8000442:	2308      	movs	r3, #8
 8000444:	e023      	b.n	800048e <GPIO_Init+0x1be>
 8000446:	2300      	movs	r3, #0
 8000448:	e021      	b.n	800048e <GPIO_Init+0x1be>
 800044a:	2307      	movs	r3, #7
 800044c:	e01f      	b.n	800048e <GPIO_Init+0x1be>
 800044e:	2306      	movs	r3, #6
 8000450:	e01d      	b.n	800048e <GPIO_Init+0x1be>
 8000452:	2305      	movs	r3, #5
 8000454:	e01b      	b.n	800048e <GPIO_Init+0x1be>
 8000456:	2304      	movs	r3, #4
 8000458:	e019      	b.n	800048e <GPIO_Init+0x1be>
 800045a:	2303      	movs	r3, #3
 800045c:	e017      	b.n	800048e <GPIO_Init+0x1be>
 800045e:	2302      	movs	r3, #2
 8000460:	e015      	b.n	800048e <GPIO_Init+0x1be>
 8000462:	2301      	movs	r3, #1
 8000464:	e013      	b.n	800048e <GPIO_Init+0x1be>
 8000466:	bf00      	nop
 8000468:	40013c00 	.word	0x40013c00
 800046c:	48000400 	.word	0x48000400
 8000470:	48000800 	.word	0x48000800
 8000474:	48000c00 	.word	0x48000c00
 8000478:	48001000 	.word	0x48001000
 800047c:	48001400 	.word	0x48001400
 8000480:	48001800 	.word	0x48001800
 8000484:	48001c00 	.word	0x48001c00
 8000488:	48002000 	.word	0x48002000
 800048c:	2300      	movs	r3, #0
 800048e:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000490:	4b59      	ldr	r3, [pc, #356]	; (80005f8 <GPIO_Init+0x328>)
 8000492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000494:	4a58      	ldr	r2, [pc, #352]	; (80005f8 <GPIO_Init+0x328>)
 8000496:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800049a:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 800049c:	7c7a      	ldrb	r2, [r7, #17]
 800049e:	7cbb      	ldrb	r3, [r7, #18]
 80004a0:	009b      	lsls	r3, r3, #2
 80004a2:	fa02 f103 	lsl.w	r1, r2, r3
 80004a6:	4a55      	ldr	r2, [pc, #340]	; (80005fc <GPIO_Init+0x32c>)
 80004a8:	7cfb      	ldrb	r3, [r7, #19]
 80004aa:	3302      	adds	r3, #2
 80004ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3 . enable the exti interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 80004b0:	4b53      	ldr	r3, [pc, #332]	; (8000600 <GPIO_Init+0x330>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	687a      	ldr	r2, [r7, #4]
 80004b6:	7912      	ldrb	r2, [r2, #4]
 80004b8:	4611      	mov	r1, r2
 80004ba:	2201      	movs	r2, #1
 80004bc:	408a      	lsls	r2, r1
 80004be:	4611      	mov	r1, r2
 80004c0:	4a4f      	ldr	r2, [pc, #316]	; (8000600 <GPIO_Init+0x330>)
 80004c2:	430b      	orrs	r3, r1
 80004c4:	6013      	str	r3, [r2, #0]
	}

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	799b      	ldrb	r3, [r3, #6]
 80004ca:	461a      	mov	r2, r3
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	791b      	ldrb	r3, [r3, #4]
 80004d0:	005b      	lsls	r3, r3, #1
 80004d2:	fa02 f303 	lsl.w	r3, r2, r3
 80004d6:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	689a      	ldr	r2, [r3, #8]
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	791b      	ldrb	r3, [r3, #4]
 80004e2:	005b      	lsls	r3, r3, #1
 80004e4:	2103      	movs	r1, #3
 80004e6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ea:	43db      	mvns	r3, r3
 80004ec:	4619      	mov	r1, r3
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	400a      	ands	r2, r1
 80004f4:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	6899      	ldr	r1, [r3, #8]
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	697a      	ldr	r2, [r7, #20]
 8000502:	430a      	orrs	r2, r1
 8000504:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	79db      	ldrb	r3, [r3, #7]
 800050a:	461a      	mov	r2, r3
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	791b      	ldrb	r3, [r3, #4]
 8000510:	005b      	lsls	r3, r3, #1
 8000512:	fa02 f303 	lsl.w	r3, r2, r3
 8000516:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	68da      	ldr	r2, [r3, #12]
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	791b      	ldrb	r3, [r3, #4]
 8000522:	005b      	lsls	r3, r3, #1
 8000524:	2103      	movs	r1, #3
 8000526:	fa01 f303 	lsl.w	r3, r1, r3
 800052a:	43db      	mvns	r3, r3
 800052c:	4619      	mov	r1, r3
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	400a      	ands	r2, r1
 8000534:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	68d9      	ldr	r1, [r3, #12]
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	697a      	ldr	r2, [r7, #20]
 8000542:	430a      	orrs	r2, r1
 8000544:	60da      	str	r2, [r3, #12]


	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	7a1b      	ldrb	r3, [r3, #8]
 800054a:	461a      	mov	r2, r3
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	791b      	ldrb	r3, [r3, #4]
 8000550:	fa02 f303 	lsl.w	r3, r2, r3
 8000554:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	685a      	ldr	r2, [r3, #4]
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	791b      	ldrb	r3, [r3, #4]
 8000560:	4619      	mov	r1, r3
 8000562:	2301      	movs	r3, #1
 8000564:	408b      	lsls	r3, r1
 8000566:	43db      	mvns	r3, r3
 8000568:	4619      	mov	r1, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	400a      	ands	r2, r1
 8000570:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	6859      	ldr	r1, [r3, #4]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	697a      	ldr	r2, [r7, #20]
 800057e:	430a      	orrs	r2, r1
 8000580:	605a      	str	r2, [r3, #4]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	795b      	ldrb	r3, [r3, #5]
 8000586:	2b02      	cmp	r3, #2
 8000588:	d131      	bne.n	80005ee <GPIO_Init+0x31e>
	{
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	791b      	ldrb	r3, [r3, #4]
 800058e:	08db      	lsrs	r3, r3, #3
 8000590:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber  % 8;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	791b      	ldrb	r3, [r3, #4]
 8000596:	f003 0307 	and.w	r3, r3, #7
 800059a:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 * temp2 ) ); //clearing
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	7c3a      	ldrb	r2, [r7, #16]
 80005a2:	3208      	adds	r2, #8
 80005a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80005a8:	7bfb      	ldrb	r3, [r7, #15]
 80005aa:	009b      	lsls	r3, r3, #2
 80005ac:	220f      	movs	r2, #15
 80005ae:	fa02 f303 	lsl.w	r3, r2, r3
 80005b2:	43db      	mvns	r3, r3
 80005b4:	4618      	mov	r0, r3
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	7c3a      	ldrb	r2, [r7, #16]
 80005bc:	4001      	ands	r1, r0
 80005be:	3208      	adds	r2, #8
 80005c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	7c3a      	ldrb	r2, [r7, #16]
 80005ca:	3208      	adds	r2, #8
 80005cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	7a5b      	ldrb	r3, [r3, #9]
 80005d4:	461a      	mov	r2, r3
 80005d6:	7bfb      	ldrb	r3, [r7, #15]
 80005d8:	009b      	lsls	r3, r3, #2
 80005da:	fa02 f303 	lsl.w	r3, r2, r3
 80005de:	4618      	mov	r0, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	7c3a      	ldrb	r2, [r7, #16]
 80005e6:	4301      	orrs	r1, r0
 80005e8:	3208      	adds	r2, #8
 80005ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 80005ee:	bf00      	nop
 80005f0:	3718      	adds	r7, #24
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	40021000 	.word	0x40021000
 80005fc:	40013800 	.word	0x40013800
 8000600:	40013c00 	.word	0x40013c00

08000604 <GPIO_ToggleOutputPin>:
 *
 * @Note              -

 */
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 8000604:	b480      	push	{r7}
 8000606:	b083      	sub	sp, #12
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	460b      	mov	r3, r1
 800060e:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR  ^= ( 1 << PinNumber);
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	695b      	ldr	r3, [r3, #20]
 8000614:	78fa      	ldrb	r2, [r7, #3]
 8000616:	2101      	movs	r1, #1
 8000618:	fa01 f202 	lsl.w	r2, r1, r2
 800061c:	405a      	eors	r2, r3
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	615a      	str	r2, [r3, #20]
}
 8000622:	bf00      	nop
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
	...

08000630 <delay>:

#include "Nucelol476RG.h"

#include "Nucelo476RG_gpio.h"
void delay(void)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000 ; i ++);
 8000636:	2300      	movs	r3, #0
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	e002      	b.n	8000642 <delay+0x12>
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	3301      	adds	r3, #1
 8000640:	607b      	str	r3, [r7, #4]
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	4a04      	ldr	r2, [pc, #16]	; (8000658 <delay+0x28>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d9f8      	bls.n	800063c <delay+0xc>
}
 800064a:	bf00      	nop
 800064c:	bf00      	nop
 800064e:	370c      	adds	r7, #12
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	0007a11f 	.word	0x0007a11f

0800065c <main>:

uint32_t *pRCCGPIOA =  (uint32_t*)0x4002104C;

int main(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0
//	*pMODEGPIOC &= ~(3<<26); // PC13 AS INPUT MODE;


	GPIO_Handle_t GpioLed;

		GpioLed.pGPIOx = GPIOA;
 8000662:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000666:	607b      	str	r3, [r7, #4]
	 // GpioLed.pGPIOx = (GPIO_RegDef_t*)GPIOA_BASEADDR;
		GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 8000668:	2305      	movs	r3, #5
 800066a:	723b      	strb	r3, [r7, #8]
		GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 800066c:	2301      	movs	r3, #1
 800066e:	727b      	strb	r3, [r7, #9]
		GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000670:	2302      	movs	r3, #2
 8000672:	72bb      	strb	r3, [r7, #10]
		GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000674:	2300      	movs	r3, #0
 8000676:	733b      	strb	r3, [r7, #12]
		GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000678:	2300      	movs	r3, #0
 800067a:	72fb      	strb	r3, [r7, #11]
	    *pRCCGPIOA |= 0x05;
 800067c:	4b0c      	ldr	r3, [pc, #48]	; (80006b0 <main+0x54>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	681a      	ldr	r2, [r3, #0]
 8000682:	4b0b      	ldr	r3, [pc, #44]	; (80006b0 <main+0x54>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	f042 0205 	orr.w	r2, r2, #5
 800068a:	601a      	str	r2, [r3, #0]
	    GPIO_PeriClockControl(GPIOA,ENABLE);
 800068c:	2101      	movs	r1, #1
 800068e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000692:	f7ff fd99 	bl	80001c8 <GPIO_PeriClockControl>

		GPIO_Init(&GpioLed);
 8000696:	1d3b      	adds	r3, r7, #4
 8000698:	4618      	mov	r0, r3
 800069a:	f7ff fe19 	bl	80002d0 <GPIO_Init>

		while(1)
		{   GPIO_ToggleOutputPin(GPIOA,GPIO_PIN_NO_5);
 800069e:	2105      	movs	r1, #5
 80006a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006a4:	f7ff ffae 	bl	8000604 <GPIO_ToggleOutputPin>
		   // GPIO_WriteToOutputPin(GPIOA,GPIO_PIN_NO_5,GPIO_PIN_SET);
			delay();
 80006a8:	f7ff ffc2 	bl	8000630 <delay>
		{   GPIO_ToggleOutputPin(GPIOA,GPIO_PIN_NO_5);
 80006ac:	e7f7      	b.n	800069e <main+0x42>
 80006ae:	bf00      	nop
 80006b0:	20000000 	.word	0x20000000

080006b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006b4:	480d      	ldr	r0, [pc, #52]	; (80006ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006b6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80006b8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006bc:	480c      	ldr	r0, [pc, #48]	; (80006f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80006be:	490d      	ldr	r1, [pc, #52]	; (80006f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006c0:	4a0d      	ldr	r2, [pc, #52]	; (80006f8 <LoopForever+0xe>)
  movs r3, #0
 80006c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006c4:	e002      	b.n	80006cc <LoopCopyDataInit>

080006c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ca:	3304      	adds	r3, #4

080006cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006d0:	d3f9      	bcc.n	80006c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006d2:	4a0a      	ldr	r2, [pc, #40]	; (80006fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80006d4:	4c0a      	ldr	r4, [pc, #40]	; (8000700 <LoopForever+0x16>)
  movs r3, #0
 80006d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006d8:	e001      	b.n	80006de <LoopFillZerobss>

080006da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006dc:	3204      	adds	r2, #4

080006de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006e0:	d3fb      	bcc.n	80006da <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80006e2:	f000 f811 	bl	8000708 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006e6:	f7ff ffb9 	bl	800065c <main>

080006ea <LoopForever>:

LoopForever:
    b LoopForever
 80006ea:	e7fe      	b.n	80006ea <LoopForever>
  ldr   r0, =_estack
 80006ec:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80006f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006f4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80006f8:	08000770 	.word	0x08000770
  ldr r2, =_sbss
 80006fc:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000700:	20000020 	.word	0x20000020

08000704 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000704:	e7fe      	b.n	8000704 <ADC1_2_IRQHandler>
	...

08000708 <__libc_init_array>:
 8000708:	b570      	push	{r4, r5, r6, lr}
 800070a:	4d0d      	ldr	r5, [pc, #52]	; (8000740 <__libc_init_array+0x38>)
 800070c:	4c0d      	ldr	r4, [pc, #52]	; (8000744 <__libc_init_array+0x3c>)
 800070e:	1b64      	subs	r4, r4, r5
 8000710:	10a4      	asrs	r4, r4, #2
 8000712:	2600      	movs	r6, #0
 8000714:	42a6      	cmp	r6, r4
 8000716:	d109      	bne.n	800072c <__libc_init_array+0x24>
 8000718:	4d0b      	ldr	r5, [pc, #44]	; (8000748 <__libc_init_array+0x40>)
 800071a:	4c0c      	ldr	r4, [pc, #48]	; (800074c <__libc_init_array+0x44>)
 800071c:	f000 f818 	bl	8000750 <_init>
 8000720:	1b64      	subs	r4, r4, r5
 8000722:	10a4      	asrs	r4, r4, #2
 8000724:	2600      	movs	r6, #0
 8000726:	42a6      	cmp	r6, r4
 8000728:	d105      	bne.n	8000736 <__libc_init_array+0x2e>
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000730:	4798      	blx	r3
 8000732:	3601      	adds	r6, #1
 8000734:	e7ee      	b.n	8000714 <__libc_init_array+0xc>
 8000736:	f855 3b04 	ldr.w	r3, [r5], #4
 800073a:	4798      	blx	r3
 800073c:	3601      	adds	r6, #1
 800073e:	e7f2      	b.n	8000726 <__libc_init_array+0x1e>
 8000740:	08000768 	.word	0x08000768
 8000744:	08000768 	.word	0x08000768
 8000748:	08000768 	.word	0x08000768
 800074c:	0800076c 	.word	0x0800076c

08000750 <_init>:
 8000750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000752:	bf00      	nop
 8000754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000756:	bc08      	pop	{r3}
 8000758:	469e      	mov	lr, r3
 800075a:	4770      	bx	lr

0800075c <_fini>:
 800075c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800075e:	bf00      	nop
 8000760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000762:	bc08      	pop	{r3}
 8000764:	469e      	mov	lr, r3
 8000766:	4770      	bx	lr
