<stg><name>conv2</name>


<trans_list>

<trans id="2219" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3371" from="10" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3372" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3282" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3283" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3284" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3285" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3286" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3287" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3288" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3289" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3290" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3291" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3292" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3293" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3294" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3295" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3296" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3297" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3298" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3299" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3300" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3301" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3302" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3303" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3304" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3305" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3306" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3307" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3308" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3309" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3310" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3311" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3312" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3313" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3314" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3315" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3316" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3317" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3318" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3319" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3321" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3322" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3323" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3324" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3325" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3326" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3327" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3328" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3329" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3330" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3331" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3332" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3333" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3334" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3335" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3336" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3337" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3338" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3339" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3340" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3341" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3342" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3343" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3344" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3345" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3346" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3347" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3348" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3349" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3350" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3351" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3352" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3353" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3354" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3355" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3356" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3358" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3359" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3360" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3361" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3362" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3363" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3364" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3365" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3366" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3367" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3368" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3369" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3370" from="99" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader178.preheader:3  %input_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_V_offset)

]]></Node>
<StgValue><ssdm name="input_V_offset_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
.preheader178.preheader:4  %sext_ln59 = sext i32 %input_V_offset_read to i64

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader178.preheader:5  %input_V_addr = getelementptr i8* %input_V, i64 %sext_ln59

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
.preheader178.preheader:10  %temp_V = alloca [1568 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="105" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="106" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="107" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="108" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader178.preheader:0  %bias_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bias_V_offset)

]]></Node>
<StgValue><ssdm name="bias_V_offset_read"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader178.preheader:1  %weight_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weight_V_offset)

]]></Node>
<StgValue><ssdm name="weight_V_offset_read"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader178.preheader:2  %outputConv_V_offset_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputConv_V_offset)

]]></Node>
<StgValue><ssdm name="outputConv_V_offset_s"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader178.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader178.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader178.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader178.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader178.preheader:11  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader178.preheader:12  br label %.preheader178

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader178:0  %i_0 = phi i11 [ %i, %0 ], [ 0, %.preheader178.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader178:1  %icmp_ln64 = icmp eq i11 %i_0, -480

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader178:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 1568, i64 1568)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader178:3  %i = add i11 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader178:4  br i1 %icmp_ln64, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1">
<![CDATA[
:1  %input_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr)

]]></Node>
<StgValue><ssdm name="input_V_addr_read"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([1568 x i8]* %temp_V, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln67"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="33" op_0_bw="32">
<![CDATA[
:1  %sext_ln1117_72 = sext i32 %bias_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_ln1117_72"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="33" op_0_bw="32">
<![CDATA[
:2  %sext_ln203 = sext i32 %weight_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="34" op_0_bw="32">
<![CDATA[
:3  %sext_ln73 = sext i32 %outputConv_V_offset_s to i34

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader176

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln65 = zext i11 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temp_V_addr = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="temp_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:3  store i8 %input_V_addr_read, i8* %temp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader178

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader176:0  %indvar_flatten202 = phi i12 [ 0, %1 ], [ %add_ln73, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten202"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader176:1  %co_0 = phi i5 [ 0, %1 ], [ %select_ln103_1, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="co_0"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader176:2  %indvar_flatten = phi i8 [ 0, %1 ], [ %select_ln75_28, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader176:3  %h_0 = phi i4 [ 0, %1 ], [ %select_ln75_27, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader176:4  %w_0 = phi i4 [ 0, %1 ], [ %w, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="w_0"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="5">
<![CDATA[
.preheader176:5  %trunc_ln93 = trunc i5 %co_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader176:6  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln93, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="10">
<![CDATA[
.preheader176:7  %zext_ln93 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader176:8  %shl_ln93_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln93, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln93_1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="7">
<![CDATA[
.preheader176:9  %zext_ln93_1 = zext i7 %shl_ln93_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:10  %out1 = add i11 %zext_ln93, %zext_ln93_1

]]></Node>
<StgValue><ssdm name="out1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="4">
<![CDATA[
.preheader176:11  %zext_ln75 = zext i4 %h_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader176:12  %shl_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %h_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8">
<![CDATA[
.preheader176:13  %zext_ln103 = zext i8 %shl_ln1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader176:14  %shl_ln103_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln103_1"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="5">
<![CDATA[
.preheader176:15  %zext_ln103_1 = zext i5 %shl_ln103_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader176:16  %sub_ln103 = sub i9 %zext_ln103, %zext_ln103_1

]]></Node>
<StgValue><ssdm name="sub_ln103"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="9">
<![CDATA[
.preheader176:17  %sext_ln103 = sext i9 %sub_ln103 to i11

]]></Node>
<StgValue><ssdm name="sext_ln103"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="9">
<![CDATA[
.preheader176:18  %sext_ln103_1 = sext i9 %sub_ln103 to i10

]]></Node>
<StgValue><ssdm name="sext_ln103_1"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader176:19  %add_ln88 = add i5 -1, %zext_ln75

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader176:20  %icmp_ln91 = icmp ne i4 %h_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader176:21  %shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln88, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader176:22  %shl_ln92_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln88, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_1"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="6">
<![CDATA[
.preheader176:23  %sext_ln92 = sext i6 %shl_ln92_1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader176:24  %sub_ln92 = sub i9 %shl_ln2, %sext_ln92

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="9">
<![CDATA[
.preheader176:25  %sext_ln92_1 = sext i9 %sub_ln92 to i11

]]></Node>
<StgValue><ssdm name="sext_ln92_1"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="9">
<![CDATA[
.preheader176:26  %sext_ln92_2 = sext i9 %sub_ln92 to i10

]]></Node>
<StgValue><ssdm name="sext_ln92_2"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader176:27  %h = add i4 1, %h_0

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader176:28  %icmp_ln91_3 = icmp ult i4 %h, -2

]]></Node>
<StgValue><ssdm name="icmp_ln91_3"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader176:29  %shl_ln92_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %h, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_2"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8">
<![CDATA[
.preheader176:30  %zext_ln92 = zext i8 %shl_ln92_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader176:31  %shl_ln92_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_3"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="5">
<![CDATA[
.preheader176:32  %zext_ln92_1 = zext i5 %shl_ln92_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader176:33  %sub_ln92_1 = sub i9 %zext_ln92, %zext_ln92_1

]]></Node>
<StgValue><ssdm name="sub_ln92_1"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="9">
<![CDATA[
.preheader176:34  %sext_ln92_3 = sext i9 %sub_ln92_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln92_3"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="9">
<![CDATA[
.preheader176:35  %sext_ln92_4 = sext i9 %sub_ln92_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln92_4"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader176:36  %add_ln92_9 = add i9 196, %sub_ln92

]]></Node>
<StgValue><ssdm name="add_ln92_9"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader176:37  %add_ln92_11 = add i9 196, %sub_ln103

]]></Node>
<StgValue><ssdm name="add_ln92_11"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader176:38  %add_ln92_13 = add i9 196, %sub_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92_13"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:39  %add_ln92_15 = add i10 392, %sext_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln92_15"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:40  %add_ln92_17 = add i10 392, %sext_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln92_17"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:41  %add_ln92_20 = add i10 392, %sext_ln92_4

]]></Node>
<StgValue><ssdm name="add_ln92_20"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:42  %add_ln92_22 = add i10 -436, %sext_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln92_22"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:43  %add_ln92_24 = add i10 -436, %sext_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln92_24"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:44  %add_ln92_26 = add i10 -436, %sext_ln92_4

]]></Node>
<StgValue><ssdm name="add_ln92_26"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:45  %add_ln92_28 = add i10 -240, %sext_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln92_28"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:46  %add_ln92_30 = add i10 -240, %sext_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln92_30"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader176:47  %add_ln92_32 = add i10 -240, %sext_ln92_4

]]></Node>
<StgValue><ssdm name="add_ln92_32"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:48  %add_ln92_34 = add i11 980, %sext_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92_34"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:49  %add_ln92_37 = add i11 980, %sext_ln103

]]></Node>
<StgValue><ssdm name="add_ln92_37"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:50  %add_ln92_39 = add i11 980, %sext_ln92_3

]]></Node>
<StgValue><ssdm name="add_ln92_39"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:51  %add_ln92_41 = add i11 -872, %sext_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92_41"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:52  %add_ln92_43 = add i11 -872, %sext_ln103

]]></Node>
<StgValue><ssdm name="add_ln92_43"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:53  %add_ln92_45 = add i11 -872, %sext_ln92_3

]]></Node>
<StgValue><ssdm name="add_ln92_45"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:54  %add_ln92_47 = add i11 -676, %sext_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92_47"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:55  %add_ln92_49 = add i11 -676, %sext_ln103

]]></Node>
<StgValue><ssdm name="add_ln92_49"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader176:56  %add_ln92_51 = add i11 -676, %sext_ln92_3

]]></Node>
<StgValue><ssdm name="add_ln92_51"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader176:57  %icmp_ln73 = icmp eq i12 %indvar_flatten202, -960

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader176:58  %add_ln73 = add i12 1, %indvar_flatten202

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader176:59  br i1 %icmp_ln73, label %2, label %hls_label_2_begin

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2_begin:1  %icmp_ln75 = icmp eq i8 %indvar_flatten, -60

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_2_begin:2  %select_ln103 = select i1 %icmp_ln75, i4 0, i4 %h_0

]]></Node>
<StgValue><ssdm name="select_ln103"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2_begin:3  %add_ln73_1 = add i5 1, %co_0

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_2_begin:4  %select_ln103_1 = select i1 %icmp_ln75, i5 %add_ln73_1, i5 %co_0

]]></Node>
<StgValue><ssdm name="select_ln103_1"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="33" op_0_bw="5">
<![CDATA[
hls_label_2_begin:5  %zext_ln93_4 = zext i5 %select_ln103_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln93_4"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="5">
<![CDATA[
hls_label_2_begin:6  %trunc_ln93_1 = trunc i5 %add_ln73_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln93_1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
hls_label_2_begin:7  %shl_ln93_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln93_1, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln93_mid1"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="10">
<![CDATA[
hls_label_2_begin:8  %zext_ln93_2 = zext i10 %shl_ln93_mid1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
hls_label_2_begin:9  %shl_ln93_1_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln93_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln93_1_mid1"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="7">
<![CDATA[
hls_label_2_begin:10  %zext_ln93_3 = zext i7 %shl_ln93_1_mid1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln93_3"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:11  %add_ln93_1 = add i11 %zext_ln93_3, %zext_ln93_2

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_2_begin:12  %select_ln103_4 = select i1 %icmp_ln75, i5 %add_ln73_1, i5 %co_0

]]></Node>
<StgValue><ssdm name="select_ln103_4"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:15  %select_ln103_3 = select i1 %icmp_ln75, i11 %add_ln93_1, i11 %out1

]]></Node>
<StgValue><ssdm name="select_ln103_3"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:162  %xor_ln103 = xor i1 %icmp_ln75, true

]]></Node>
<StgValue><ssdm name="xor_ln103"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:163  %and_ln103 = and i1 %icmp_ln91, %xor_ln103

]]></Node>
<StgValue><ssdm name="and_ln103"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_begin:188  %icmp_ln77 = icmp eq i4 %w_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:189  %and_ln103_1 = and i1 %icmp_ln77, %xor_ln103

]]></Node>
<StgValue><ssdm name="and_ln103_1"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_begin:190  %add_ln88_2 = add i4 1, %select_ln103

]]></Node>
<StgValue><ssdm name="add_ln88_2"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="4">
<![CDATA[
hls_label_2_begin:191  %zext_ln88 = zext i4 %add_ln88_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:206  %or_ln75 = or i1 %and_ln103_1, %icmp_ln75

]]></Node>
<StgValue><ssdm name="or_ln75"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_2_begin:207  %select_ln75 = select i1 %or_ln75, i4 0, i4 %w_0

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2_begin:209  %add_ln88_3 = add i5 -1, %zext_ln88

]]></Node>
<StgValue><ssdm name="add_ln88_3"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_begin:210  %icmp_ln91_4 = icmp ne i4 %add_ln88_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln91_4"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2_begin:211  %select_ln75_2 = select i1 %and_ln103_1, i1 %icmp_ln91_4, i1 %and_ln103

]]></Node>
<StgValue><ssdm name="select_ln75_2"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin:270  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_2_begin:272  %add_ln79 = add i33 %sext_ln1117_72, %zext_ln93_4

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="33">
<![CDATA[
hls_label_2_begin:273  %sext_ln79 = sext i33 %add_ln79 to i64

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:274  %bias_V_addr = getelementptr i8* %input_V, i64 %sext_ln79

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2_end:16  %add_ln75 = add i8 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_2_end:17  %select_ln75_28 = select i1 %icmp_ln75, i8 1, i8 %add_ln75

]]></Node>
<StgValue><ssdm name="select_ln75_28"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:16  %zext_ln103_3 = zext i11 %select_ln103_3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_3"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:161  %select_ln103_5 = select i1 %icmp_ln75, i9 0, i9 %sub_ln103

]]></Node>
<StgValue><ssdm name="select_ln103_5"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:164  %select_ln103_6 = select i1 %icmp_ln75, i9 -14, i9 %sub_ln92

]]></Node>
<StgValue><ssdm name="select_ln103_6"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:165  %or_ln103_5 = or i1 %icmp_ln75, %icmp_ln91_3

]]></Node>
<StgValue><ssdm name="or_ln103_5"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:166  %select_ln103_7 = select i1 %icmp_ln75, i9 14, i9 %sub_ln92_1

]]></Node>
<StgValue><ssdm name="select_ln103_7"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:167  %select_ln103_8 = select i1 %icmp_ln75, i9 182, i9 %add_ln92_9

]]></Node>
<StgValue><ssdm name="select_ln103_8"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:168  %select_ln103_9 = select i1 %icmp_ln75, i9 196, i9 %add_ln92_11

]]></Node>
<StgValue><ssdm name="select_ln103_9"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:169  %select_ln103_10 = select i1 %icmp_ln75, i9 210, i9 %add_ln92_13

]]></Node>
<StgValue><ssdm name="select_ln103_10"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:170  %select_ln103_11 = select i1 %icmp_ln75, i10 378, i10 %add_ln92_15

]]></Node>
<StgValue><ssdm name="select_ln103_11"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:171  %select_ln103_12 = select i1 %icmp_ln75, i10 392, i10 %add_ln92_17

]]></Node>
<StgValue><ssdm name="select_ln103_12"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:172  %select_ln103_13 = select i1 %icmp_ln75, i10 406, i10 %add_ln92_20

]]></Node>
<StgValue><ssdm name="select_ln103_13"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:173  %select_ln103_14 = select i1 %icmp_ln75, i10 -450, i10 %add_ln92_22

]]></Node>
<StgValue><ssdm name="select_ln103_14"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:174  %select_ln103_15 = select i1 %icmp_ln75, i10 -436, i10 %add_ln92_24

]]></Node>
<StgValue><ssdm name="select_ln103_15"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:175  %select_ln103_16 = select i1 %icmp_ln75, i10 -422, i10 %add_ln92_26

]]></Node>
<StgValue><ssdm name="select_ln103_16"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:176  %select_ln103_17 = select i1 %icmp_ln75, i10 -254, i10 %add_ln92_28

]]></Node>
<StgValue><ssdm name="select_ln103_17"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:177  %select_ln103_18 = select i1 %icmp_ln75, i10 -240, i10 %add_ln92_30

]]></Node>
<StgValue><ssdm name="select_ln103_18"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:178  %select_ln103_19 = select i1 %icmp_ln75, i10 -226, i10 %add_ln92_32

]]></Node>
<StgValue><ssdm name="select_ln103_19"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:179  %select_ln103_20 = select i1 %icmp_ln75, i11 966, i11 %add_ln92_34

]]></Node>
<StgValue><ssdm name="select_ln103_20"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:180  %select_ln103_21 = select i1 %icmp_ln75, i11 980, i11 %add_ln92_37

]]></Node>
<StgValue><ssdm name="select_ln103_21"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:181  %select_ln103_22 = select i1 %icmp_ln75, i11 994, i11 %add_ln92_39

]]></Node>
<StgValue><ssdm name="select_ln103_22"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:182  %select_ln103_23 = select i1 %icmp_ln75, i11 -886, i11 %add_ln92_41

]]></Node>
<StgValue><ssdm name="select_ln103_23"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:183  %select_ln103_24 = select i1 %icmp_ln75, i11 -872, i11 %add_ln92_43

]]></Node>
<StgValue><ssdm name="select_ln103_24"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:184  %select_ln103_25 = select i1 %icmp_ln75, i11 -858, i11 %add_ln92_45

]]></Node>
<StgValue><ssdm name="select_ln103_25"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:185  %select_ln103_26 = select i1 %icmp_ln75, i11 -690, i11 %add_ln92_47

]]></Node>
<StgValue><ssdm name="select_ln103_26"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:186  %select_ln103_27 = select i1 %icmp_ln75, i11 -676, i11 %add_ln92_49

]]></Node>
<StgValue><ssdm name="select_ln103_27"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:187  %select_ln103_28 = select i1 %icmp_ln75, i11 -662, i11 %add_ln92_51

]]></Node>
<StgValue><ssdm name="select_ln103_28"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_2_begin:192  %shl_ln92_2_dup = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln88_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_2_dup"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="8">
<![CDATA[
hls_label_2_begin:193  %zext_ln92_2 = zext i8 %shl_ln92_2_dup to i9

]]></Node>
<StgValue><ssdm name="zext_ln92_2"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
hls_label_2_begin:194  %shl_ln92_3_dup = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln88_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_3_dup"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="5">
<![CDATA[
hls_label_2_begin:195  %zext_ln92_3 = zext i5 %shl_ln92_3_dup to i9

]]></Node>
<StgValue><ssdm name="zext_ln92_3"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2_begin:196  %sub_ln92_2 = sub i9 %zext_ln92_2, %zext_ln92_3

]]></Node>
<StgValue><ssdm name="sub_ln92_2"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="9">
<![CDATA[
hls_label_2_begin:197  %sext_ln92_5 = sext i9 %sub_ln92_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln92_5"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="9">
<![CDATA[
hls_label_2_begin:198  %sext_ln92_6 = sext i9 %sub_ln92_2 to i10

]]></Node>
<StgValue><ssdm name="sext_ln92_6"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2_begin:199  %add_ln92_93 = add i9 196, %sub_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln92_93"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:200  %add_ln92_94 = add i10 392, %sext_ln92_6

]]></Node>
<StgValue><ssdm name="add_ln92_94"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:201  %add_ln92_95 = add i10 -436, %sext_ln92_6

]]></Node>
<StgValue><ssdm name="add_ln92_95"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:202  %add_ln92_96 = add i10 -240, %sext_ln92_6

]]></Node>
<StgValue><ssdm name="add_ln92_96"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:203  %add_ln92_97 = add i11 980, %sext_ln92_5

]]></Node>
<StgValue><ssdm name="add_ln92_97"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:204  %add_ln92_98 = add i11 -872, %sext_ln92_5

]]></Node>
<StgValue><ssdm name="add_ln92_98"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:205  %add_ln92_99 = add i11 -676, %sext_ln92_5

]]></Node>
<StgValue><ssdm name="add_ln92_99"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:208  %select_ln75_1 = select i1 %and_ln103_1, i9 %sub_ln92_2, i9 %select_ln103_5

]]></Node>
<StgValue><ssdm name="select_ln75_1"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
hls_label_2_begin:212  %shl_ln92_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln88_3, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_mid1"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
hls_label_2_begin:213  %shl_ln92_1_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln88_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_1_mid1"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="6">
<![CDATA[
hls_label_2_begin:214  %sext_ln92_7 = sext i6 %shl_ln92_1_mid1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln92_7"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2_begin:215  %sub_ln92_3 = sub i9 %shl_ln92_mid1, %sext_ln92_7

]]></Node>
<StgValue><ssdm name="sub_ln92_3"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:216  %select_ln75_3 = select i1 %and_ln103_1, i9 %sub_ln92_3, i9 %select_ln103_6

]]></Node>
<StgValue><ssdm name="select_ln75_3"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="9">
<![CDATA[
hls_label_2_begin:217  %sext_ln92_8 = sext i9 %sub_ln92_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln92_8"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="9">
<![CDATA[
hls_label_2_begin:218  %sext_ln92_9 = sext i9 %sub_ln92_3 to i10

]]></Node>
<StgValue><ssdm name="sext_ln92_9"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_begin:219  %add_ln88_4 = add i4 2, %select_ln103

]]></Node>
<StgValue><ssdm name="add_ln88_4"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_begin:220  %icmp_ln91_5 = icmp ult i4 %add_ln88_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln91_5"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2_begin:221  %select_ln75_4 = select i1 %and_ln103_1, i1 %icmp_ln91_5, i1 %or_ln103_5

]]></Node>
<StgValue><ssdm name="select_ln75_4"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_2_begin:222  %shl_ln92_2_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln88_4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_2_mid1"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="8">
<![CDATA[
hls_label_2_begin:223  %zext_ln92_4 = zext i8 %shl_ln92_2_mid1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln92_4"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
hls_label_2_begin:224  %shl_ln92_3_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln88_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_3_mid1"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="5">
<![CDATA[
hls_label_2_begin:225  %zext_ln92_5 = zext i5 %shl_ln92_3_mid1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln92_5"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2_begin:226  %sub_ln92_4 = sub i9 %zext_ln92_4, %zext_ln92_5

]]></Node>
<StgValue><ssdm name="sub_ln92_4"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:227  %select_ln75_5 = select i1 %and_ln103_1, i9 %sub_ln92_4, i9 %select_ln103_7

]]></Node>
<StgValue><ssdm name="select_ln75_5"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="9">
<![CDATA[
hls_label_2_begin:228  %sext_ln92_10 = sext i9 %sub_ln92_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln92_10"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="9">
<![CDATA[
hls_label_2_begin:229  %sext_ln92_11 = sext i9 %sub_ln92_4 to i10

]]></Node>
<StgValue><ssdm name="sext_ln92_11"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2_begin:230  %add_ln92_100 = add i9 196, %sub_ln92_3

]]></Node>
<StgValue><ssdm name="add_ln92_100"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:231  %select_ln75_6 = select i1 %and_ln103_1, i9 %add_ln92_100, i9 %select_ln103_8

]]></Node>
<StgValue><ssdm name="select_ln75_6"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:232  %select_ln75_7 = select i1 %and_ln103_1, i9 %add_ln92_93, i9 %select_ln103_9

]]></Node>
<StgValue><ssdm name="select_ln75_7"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2_begin:233  %add_ln92_101 = add i9 196, %sub_ln92_4

]]></Node>
<StgValue><ssdm name="add_ln92_101"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:234  %select_ln75_8 = select i1 %and_ln103_1, i9 %add_ln92_101, i9 %select_ln103_10

]]></Node>
<StgValue><ssdm name="select_ln75_8"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:235  %add_ln92_102 = add i10 392, %sext_ln92_9

]]></Node>
<StgValue><ssdm name="add_ln92_102"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:236  %select_ln75_9 = select i1 %and_ln103_1, i10 %add_ln92_102, i10 %select_ln103_11

]]></Node>
<StgValue><ssdm name="select_ln75_9"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:237  %select_ln75_10 = select i1 %and_ln103_1, i10 %add_ln92_94, i10 %select_ln103_12

]]></Node>
<StgValue><ssdm name="select_ln75_10"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:238  %add_ln92_103 = add i10 392, %sext_ln92_11

]]></Node>
<StgValue><ssdm name="add_ln92_103"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:239  %select_ln75_11 = select i1 %and_ln103_1, i10 %add_ln92_103, i10 %select_ln103_13

]]></Node>
<StgValue><ssdm name="select_ln75_11"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:240  %add_ln92_104 = add i10 -436, %sext_ln92_9

]]></Node>
<StgValue><ssdm name="add_ln92_104"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:241  %select_ln75_12 = select i1 %and_ln103_1, i10 %add_ln92_104, i10 %select_ln103_14

]]></Node>
<StgValue><ssdm name="select_ln75_12"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:242  %select_ln75_13 = select i1 %and_ln103_1, i10 %add_ln92_95, i10 %select_ln103_15

]]></Node>
<StgValue><ssdm name="select_ln75_13"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:243  %add_ln92_105 = add i10 -436, %sext_ln92_11

]]></Node>
<StgValue><ssdm name="add_ln92_105"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:244  %select_ln75_14 = select i1 %and_ln103_1, i10 %add_ln92_105, i10 %select_ln103_16

]]></Node>
<StgValue><ssdm name="select_ln75_14"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:245  %add_ln92_106 = add i10 -240, %sext_ln92_9

]]></Node>
<StgValue><ssdm name="add_ln92_106"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:246  %select_ln75_15 = select i1 %and_ln103_1, i10 %add_ln92_106, i10 %select_ln103_17

]]></Node>
<StgValue><ssdm name="select_ln75_15"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:247  %select_ln75_16 = select i1 %and_ln103_1, i10 %add_ln92_96, i10 %select_ln103_18

]]></Node>
<StgValue><ssdm name="select_ln75_16"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2_begin:248  %add_ln92_107 = add i10 -240, %sext_ln92_11

]]></Node>
<StgValue><ssdm name="add_ln92_107"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2_begin:249  %select_ln75_17 = select i1 %and_ln103_1, i10 %add_ln92_107, i10 %select_ln103_19

]]></Node>
<StgValue><ssdm name="select_ln75_17"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:250  %add_ln92_108 = add i11 980, %sext_ln92_8

]]></Node>
<StgValue><ssdm name="add_ln92_108"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:251  %select_ln75_18 = select i1 %and_ln103_1, i11 %add_ln92_108, i11 %select_ln103_20

]]></Node>
<StgValue><ssdm name="select_ln75_18"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:252  %select_ln75_19 = select i1 %and_ln103_1, i11 %add_ln92_97, i11 %select_ln103_21

]]></Node>
<StgValue><ssdm name="select_ln75_19"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:253  %add_ln92_109 = add i11 980, %sext_ln92_10

]]></Node>
<StgValue><ssdm name="add_ln92_109"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:254  %select_ln75_20 = select i1 %and_ln103_1, i11 %add_ln92_109, i11 %select_ln103_22

]]></Node>
<StgValue><ssdm name="select_ln75_20"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:255  %add_ln92_110 = add i11 -872, %sext_ln92_8

]]></Node>
<StgValue><ssdm name="add_ln92_110"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:256  %select_ln75_21 = select i1 %and_ln103_1, i11 %add_ln92_110, i11 %select_ln103_23

]]></Node>
<StgValue><ssdm name="select_ln75_21"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:257  %select_ln75_22 = select i1 %and_ln103_1, i11 %add_ln92_98, i11 %select_ln103_24

]]></Node>
<StgValue><ssdm name="select_ln75_22"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:258  %add_ln92_111 = add i11 -872, %sext_ln92_10

]]></Node>
<StgValue><ssdm name="add_ln92_111"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:259  %select_ln75_23 = select i1 %and_ln103_1, i11 %add_ln92_111, i11 %select_ln103_25

]]></Node>
<StgValue><ssdm name="select_ln75_23"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:260  %add_ln92_112 = add i11 -676, %sext_ln92_8

]]></Node>
<StgValue><ssdm name="add_ln92_112"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:261  %select_ln75_24 = select i1 %and_ln103_1, i11 %add_ln92_112, i11 %select_ln103_26

]]></Node>
<StgValue><ssdm name="select_ln75_24"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:262  %select_ln75_25 = select i1 %and_ln103_1, i11 %add_ln92_99, i11 %select_ln103_27

]]></Node>
<StgValue><ssdm name="select_ln75_25"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:263  %add_ln92_113 = add i11 -676, %sext_ln92_10

]]></Node>
<StgValue><ssdm name="add_ln92_113"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_2_begin:264  %select_ln75_26 = select i1 %and_ln103_1, i11 %add_ln92_113, i11 %select_ln103_28

]]></Node>
<StgValue><ssdm name="select_ln75_26"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_2_begin:265  %select_ln75_27 = select i1 %and_ln103_1, i4 %add_ln88_2, i4 %select_ln103

]]></Node>
<StgValue><ssdm name="select_ln75_27"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="4">
<![CDATA[
hls_label_2_begin:269  %zext_ln77_3 = zext i4 %select_ln75 to i5

]]></Node>
<StgValue><ssdm name="zext_ln77_3"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2_begin:277  %add_ln89 = add i5 -1, %zext_ln77_3

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="5">
<![CDATA[
hls_label_2_begin:280  %sext_ln89_2 = sext i5 %add_ln89 to i9

]]></Node>
<StgValue><ssdm name="sext_ln89_2"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_begin:281  %icmp_ln91_1 = icmp ne i4 %select_ln75, 0

]]></Node>
<StgValue><ssdm name="icmp_ln91_1"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:282  %and_ln91 = and i1 %select_ln75_2, %icmp_ln91_1

]]></Node>
<StgValue><ssdm name="and_ln91"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:0  %add_ln92 = add i9 %sext_ln89_2, %select_ln75_3

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:1  %sext_ln97 = sext i9 %add_ln92 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:2  %temp_V_addr_1 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97

]]></Node>
<StgValue><ssdm name="temp_V_addr_1"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:3  %temp_V_load = load i8* %temp_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:5  %add_ln1117 = add i33 %zext_ln103_3, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:6  %sext_ln1117_73 = sext i33 %add_ln1117 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_73"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:7  %bias_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln1117_73

]]></Node>
<StgValue><ssdm name="bias_V_addr_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:17  %or_ln103 = or i11 %select_ln103_3, 1

]]></Node>
<StgValue><ssdm name="or_ln103"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:18  %zext_ln103_4 = zext i11 %or_ln103 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_4"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="4">
<![CDATA[
hls_label_2_begin:268  %zext_ln77_2 = zext i4 %select_ln75 to i9

]]></Node>
<StgValue><ssdm name="zext_ln77_2"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:3  %temp_V_load = load i8* %temp_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:0  %add_ln92_1 = add i9 %zext_ln77_2, %select_ln75_3

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:1  %sext_ln97_1 = sext i9 %add_ln92_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97_1"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:2  %temp_V_addr_2 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_1

]]></Node>
<StgValue><ssdm name="temp_V_addr_2"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:3  %temp_V_load_1 = load i8* %temp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_1"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:5  %add_ln1117_1 = add i33 %zext_ln103_4, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_1"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:6  %sext_ln1117_74 = sext i33 %add_ln1117_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_74"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:7  %bias_V_addr_2 = getelementptr i8* %input_V, i64 %sext_ln1117_74

]]></Node>
<StgValue><ssdm name="bias_V_addr_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:19  %or_ln103_1 = or i11 %select_ln103_3, 2

]]></Node>
<StgValue><ssdm name="or_ln103_1"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:20  %zext_ln103_5 = zext i11 %or_ln103_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_5"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.0.0.1:1  %w = add i4 %select_ln75, 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="4">
<![CDATA[
.preheader.0.0.1:4  %zext_ln89_2 = zext i4 %w to i9

]]></Node>
<StgValue><ssdm name="zext_ln89_2"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:3  %temp_V_load_1 = load i8* %temp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_1"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.0.0.2:1  %icmp_ln91_2 = icmp ult i4 %w, -2

]]></Node>
<StgValue><ssdm name="icmp_ln91_2"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0.0.2:2  %and_ln91_1 = and i1 %select_ln75_2, %icmp_ln91_2

]]></Node>
<StgValue><ssdm name="and_ln91_1"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:0  %add_ln92_2 = add i9 %zext_ln89_2, %select_ln75_3

]]></Node>
<StgValue><ssdm name="add_ln92_2"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:1  %sext_ln97_2 = sext i9 %add_ln92_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97_2"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:2  %temp_V_addr_3 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_2

]]></Node>
<StgValue><ssdm name="temp_V_addr_3"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:3  %temp_V_load_2 = load i8* %temp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_2"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:5  %add_ln1117_2 = add i33 %zext_ln103_5, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_2"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:6  %sext_ln1117_75 = sext i33 %add_ln1117_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_75"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:7  %bias_V_addr_3 = getelementptr i8* %input_V, i64 %sext_ln1117_75

]]></Node>
<StgValue><ssdm name="bias_V_addr_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:21  %or_ln103_2 = or i11 %select_ln103_3, 3

]]></Node>
<StgValue><ssdm name="or_ln103_2"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:22  %zext_ln103_6 = zext i11 %or_ln103_2 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_6"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:3  %temp_V_load_2 = load i8* %temp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_2"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:0  %add_ln92_3 = add i9 %sext_ln89_2, %select_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln92_3"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:1  %sext_ln97_3 = sext i9 %add_ln92_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97_3"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:2  %temp_V_addr_4 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_3

]]></Node>
<StgValue><ssdm name="temp_V_addr_4"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:3  %temp_V_load_3 = load i8* %temp_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_3"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:5  %add_ln1117_3 = add i33 %zext_ln103_6, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_3"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:6  %sext_ln1117_76 = sext i33 %add_ln1117_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_76"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:7  %bias_V_addr_4 = getelementptr i8* %input_V, i64 %sext_ln1117_76

]]></Node>
<StgValue><ssdm name="bias_V_addr_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="11">
<![CDATA[
hls_label_2_begin:23  %zext_ln103_7 = zext i11 %or_ln103_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln103_7"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2_begin:24  %add_ln103 = add i12 1, %zext_ln103_7

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="33" op_0_bw="12">
<![CDATA[
hls_label_2_begin:25  %zext_ln103_8 = zext i12 %add_ln103 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_8"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2_begin:26  %add_ln103_1 = add i12 2, %zext_ln103_7

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="33" op_0_bw="12">
<![CDATA[
hls_label_2_begin:27  %zext_ln103_9 = zext i12 %add_ln103_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_9"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:3  %temp_V_load_3 = load i8* %temp_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_3"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:1  %add_ln92_4 = add i9 %zext_ln77_2, %select_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln92_4"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:2  %sext_ln97_4 = sext i9 %add_ln92_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97_4"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:3  %temp_V_addr_5 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_4

]]></Node>
<StgValue><ssdm name="temp_V_addr_5"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:4  %temp_V_load_4 = load i8* %temp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_4"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:6  %add_ln1117_4 = add i33 %zext_ln103_8, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_4"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:7  %sext_ln1117_77 = sext i33 %add_ln1117_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_77"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:8  %bias_V_addr_5 = getelementptr i8* %input_V, i64 %sext_ln1117_77

]]></Node>
<StgValue><ssdm name="bias_V_addr_5"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:5  %add_ln1117_5 = add i33 %zext_ln103_9, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_5"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:6  %sext_ln1117_78 = sext i33 %add_ln1117_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_78"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:7  %bias_V_addr_6 = getelementptr i8* %input_V, i64 %sext_ln1117_78

]]></Node>
<StgValue><ssdm name="bias_V_addr_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="398" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:4  %temp_V_load_4 = load i8* %temp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_4"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:0  %add_ln92_5 = add i9 %zext_ln89_2, %select_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln92_5"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:1  %sext_ln97_5 = sext i9 %add_ln92_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97_5"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:2  %temp_V_addr_6 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_5

]]></Node>
<StgValue><ssdm name="temp_V_addr_6"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:3  %temp_V_load_5 = load i8* %temp_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:28  %or_ln103_3 = or i11 %select_ln103_3, 6

]]></Node>
<StgValue><ssdm name="or_ln103_3"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:29  %zext_ln103_10 = zext i11 %or_ln103_3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_10"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_2_begin:275  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:3  %temp_V_load_5 = load i8* %temp_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_5"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0.2:1  %and_ln91_2 = and i1 %select_ln75_4, %icmp_ln91_1

]]></Node>
<StgValue><ssdm name="and_ln91_2"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:0  %add_ln92_6 = add i9 %select_ln75_5, %sext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_6"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:1  %zext_ln97 = zext i9 %add_ln92_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:2  %temp_V_addr_7 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="temp_V_addr_7"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:3  %temp_V_load_6 = load i8* %temp_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_6"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:5  %add_ln1117_6 = add i33 %zext_ln103_10, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_6"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:6  %sext_ln1117_79 = sext i33 %add_ln1117_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_79"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:7  %bias_V_addr_7 = getelementptr i8* %input_V, i64 %sext_ln1117_79

]]></Node>
<StgValue><ssdm name="bias_V_addr_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:30  %or_ln103_4 = or i11 %select_ln103_3, 7

]]></Node>
<StgValue><ssdm name="or_ln103_4"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:31  %zext_ln103_11 = zext i11 %or_ln103_4 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_11"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1">
<![CDATA[
hls_label_2_begin:276  %sum_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr)

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:8  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:3  %temp_V_load_6 = load i8* %temp_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_6"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:0  %add_ln92_7 = add i9 %select_ln75_5, %zext_ln77_2

]]></Node>
<StgValue><ssdm name="add_ln92_7"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:1  %zext_ln97_1 = zext i9 %add_ln92_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:2  %temp_V_addr_8 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_1

]]></Node>
<StgValue><ssdm name="temp_V_addr_8"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:3  %temp_V_load_7 = load i8* %temp_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_7"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:5  %add_ln1117_7 = add i33 %zext_ln103_11, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_7"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:6  %sext_ln1117_80 = sext i33 %add_ln1117_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_80"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:7  %bias_V_addr_8 = getelementptr i8* %input_V, i64 %sext_ln1117_80

]]></Node>
<StgValue><ssdm name="bias_V_addr_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="445" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="11">
<![CDATA[
hls_label_2_begin:32  %zext_ln103_12 = zext i11 %or_ln103_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln103_12"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2_begin:33  %add_ln103_2 = add i12 2, %zext_ln103_12

]]></Node>
<StgValue><ssdm name="add_ln103_2"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="33" op_0_bw="12">
<![CDATA[
hls_label_2_begin:34  %zext_ln103_13 = zext i12 %add_ln103_2 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_13"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_begin:283  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0, label %.preheader.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:9  %bias_V_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_1)

]]></Node>
<StgValue><ssdm name="bias_V_addr_1_read"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:8  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:3  %temp_V_load_7 = load i8* %temp_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_7"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0.2.2:1  %and_ln91_3 = and i1 %select_ln75_4, %icmp_ln91_2

]]></Node>
<StgValue><ssdm name="and_ln91_3"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:0  %add_ln92_8 = add i9 %select_ln75_5, %zext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_8"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:1  %zext_ln97_2 = zext i9 %add_ln92_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_2"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:2  %temp_V_addr_9 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_2

]]></Node>
<StgValue><ssdm name="temp_V_addr_9"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:3  %temp_V_load_8 = load i8* %temp_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_8"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:5  %add_ln1117_8 = add i33 %zext_ln103_13, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_8"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:6  %sext_ln1117_81 = sext i33 %add_ln1117_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_81"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:7  %bias_V_addr_9 = getelementptr i8* %input_V, i64 %sext_ln1117_81

]]></Node>
<StgValue><ssdm name="bias_V_addr_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="466" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:35  %add_ln103_3 = add i11 9, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_3"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:36  %zext_ln103_14 = zext i11 %add_ln103_3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_14"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:4  %sext_ln1117 = sext i8 %temp_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:10  %sext_ln1118 = sext i8 %bias_V_addr_1_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:11  %mul_ln1118 = mul i11 %sext_ln1117, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:12  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:13  %add_ln703 = add i8 %sum_V, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0:14  br label %.preheader.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:9  %bias_V_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_2)

]]></Node>
<StgValue><ssdm name="bias_V_addr_2_read"/></StgValue>
</operation>

<operation id="475" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:8  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:3  %temp_V_load_8 = load i8* %temp_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_8"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:0  %add_ln92_10 = add i9 %select_ln75_6, %sext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_10"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:1  %zext_ln97_3 = zext i9 %add_ln92_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_3"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:2  %temp_V_addr_10 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_3

]]></Node>
<StgValue><ssdm name="temp_V_addr_10"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:3  %temp_V_load_9 = load i8* %temp_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_9"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:5  %add_ln1117_9 = add i33 %zext_ln103_14, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_9"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:6  %sext_ln1117_82 = sext i33 %add_ln1117_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_82"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:7  %bias_V_addr_10 = getelementptr i8* %input_V, i64 %sext_ln1117_82

]]></Node>
<StgValue><ssdm name="bias_V_addr_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="490" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:37  %add_ln103_4 = add i11 10, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_4"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:38  %zext_ln103_15 = zext i11 %add_ln103_4 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_15"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.0.1:0  %sum_3_0_0_0 = phi i8 [ %add_ln703, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0 ], [ %sum_V, %hls_label_2_begin ]

]]></Node>
<StgValue><ssdm name="sum_3_0_0_0"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.0.1:5  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1, label %.preheader.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:4  %sext_ln1117_1 = sext i8 %temp_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_1"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:10  %sext_ln1118_112 = sext i8 %bias_V_addr_2_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_112"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:11  %mul_ln1118_112 = mul i11 %sext_ln1117_1, %sext_ln1118_112

]]></Node>
<StgValue><ssdm name="mul_ln1118_112"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:12  %trunc_ln708_1 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_112, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:13  %add_ln703_112 = add i8 %sum_3_0_0_0, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln703_112"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1:14  br label %.preheader.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:9  %bias_V_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_3)

]]></Node>
<StgValue><ssdm name="bias_V_addr_3_read"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:8  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:3  %temp_V_load_9 = load i8* %temp_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_9"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="509" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:0  %add_ln92_12 = add i9 %select_ln75_6, %zext_ln77_2

]]></Node>
<StgValue><ssdm name="add_ln92_12"/></StgValue>
</operation>

<operation id="510" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:1  %zext_ln97_4 = zext i9 %add_ln92_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_4"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:2  %temp_V_addr_11 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_4

]]></Node>
<StgValue><ssdm name="temp_V_addr_11"/></StgValue>
</operation>

<operation id="512" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:3  %temp_V_load_10 = load i8* %temp_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_10"/></StgValue>
</operation>

<operation id="513" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:5  %add_ln1117_10 = add i33 %zext_ln103_15, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_10"/></StgValue>
</operation>

<operation id="514" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:6  %sext_ln1117_83 = sext i33 %add_ln1117_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_83"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:7  %bias_V_addr_11 = getelementptr i8* %input_V, i64 %sext_ln1117_83

]]></Node>
<StgValue><ssdm name="bias_V_addr_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="516" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:39  %add_ln103_5 = add i11 11, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_5"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:40  %zext_ln103_16 = zext i11 %add_ln103_5 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_16"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.0.2:0  %sum_3_0_0_1 = phi i8 [ %add_ln703_112, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1 ], [ %sum_3_0_0_0, %.preheader.0.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_0_1"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.0.2:3  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2, label %.preheader.preheader.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:4  %sext_ln1117_2 = sext i8 %temp_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_2"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:10  %sext_ln1118_113 = sext i8 %bias_V_addr_3_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_113"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:11  %mul_ln1118_113 = mul i11 %sext_ln1117_2, %sext_ln1118_113

]]></Node>
<StgValue><ssdm name="mul_ln1118_113"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:12  %trunc_ln708_2 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_113, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:13  %add_ln703_113 = add i8 %sum_3_0_0_1, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="add_ln703_113"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2:14  br label %.preheader.preheader.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:9  %bias_V_addr_4_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_4)

]]></Node>
<StgValue><ssdm name="bias_V_addr_4_read"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:9  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:3  %temp_V_load_10 = load i8* %temp_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_10"/></StgValue>
</operation>

<operation id="534" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="535" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:0  %add_ln92_14 = add i9 %select_ln75_6, %zext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_14"/></StgValue>
</operation>

<operation id="536" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:1  %zext_ln97_5 = zext i9 %add_ln92_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_5"/></StgValue>
</operation>

<operation id="537" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:2  %temp_V_addr_12 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_5

]]></Node>
<StgValue><ssdm name="temp_V_addr_12"/></StgValue>
</operation>

<operation id="538" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:3  %temp_V_load_11 = load i8* %temp_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_11"/></StgValue>
</operation>

<operation id="539" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:5  %add_ln1117_11 = add i33 %zext_ln103_16, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_11"/></StgValue>
</operation>

<operation id="540" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:6  %sext_ln1117_84 = sext i33 %add_ln1117_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_84"/></StgValue>
</operation>

<operation id="541" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:7  %bias_V_addr_12 = getelementptr i8* %input_V, i64 %sext_ln1117_84

]]></Node>
<StgValue><ssdm name="bias_V_addr_12"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="542" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:41  %add_ln103_6 = add i11 12, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_6"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:42  %zext_ln103_17 = zext i11 %add_ln103_6 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_17"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.0.1:0  %sum_3_0_0_2 = phi i8 [ %add_ln703_113, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2 ], [ %sum_3_0_0_1, %.preheader.0.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_0_2"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.0.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:4  %sext_ln1117_3 = sext i8 %temp_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_3"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:10  %sext_ln1118_114 = sext i8 %bias_V_addr_4_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_114"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:11  %mul_ln1118_114 = mul i11 %sext_ln1117_3, %sext_ln1118_114

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:12  %trunc_ln708_3 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_114, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:13  %add_ln703_114 = add i8 %sum_3_0_0_2, %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln703_114"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:10  %bias_V_addr_5_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_5)

]]></Node>
<StgValue><ssdm name="bias_V_addr_5_read"/></StgValue>
</operation>

<operation id="553" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:8  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="554" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="555" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="556" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:3  %temp_V_load_11 = load i8* %temp_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_11"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:0  %add_ln92_16 = add i9 %select_ln75_7, %sext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_16"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:1  %zext_ln97_6 = zext i9 %add_ln92_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_6"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:2  %temp_V_addr_13 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_6

]]></Node>
<StgValue><ssdm name="temp_V_addr_13"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:3  %temp_V_load_12 = load i8* %temp_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_12"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:5  %add_ln1117_12 = add i33 %zext_ln103_17, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_12"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:6  %sext_ln1117_85 = sext i33 %add_ln1117_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_85"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:7  %bias_V_addr_13 = getelementptr i8* %input_V, i64 %sext_ln1117_85

]]></Node>
<StgValue><ssdm name="bias_V_addr_13"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="568" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:43  %add_ln103_7 = add i11 13, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_7"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:44  %zext_ln103_18 = zext i11 %add_ln103_7 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_18"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:0  %sum_3_0_1_0 = phi i8 [ %add_ln703_114, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0 ], [ %sum_3_0_0_2, %.preheader.preheader.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_1_0"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:5  %sext_ln1117_4 = sext i8 %temp_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_4"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:11  %sext_ln1118_115 = sext i8 %bias_V_addr_5_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_115"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:12  %mul_ln1118_115 = mul i11 %sext_ln1117_4, %sext_ln1118_115

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:13  %trunc_ln708_4 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_115, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:14  %add_ln703_115 = add i8 %sum_3_0_1_0, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="add_ln703_115"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2, label %.preheader.preheader.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:9  %bias_V_addr_6_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_6)

]]></Node>
<StgValue><ssdm name="bias_V_addr_6_read"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:8  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="582" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="583" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="584" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:3  %temp_V_load_12 = load i8* %temp_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_12"/></StgValue>
</operation>

<operation id="585" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="586" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:1  %add_ln92_18 = add i9 %select_ln75_7, %zext_ln77_2

]]></Node>
<StgValue><ssdm name="add_ln92_18"/></StgValue>
</operation>

<operation id="587" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:2  %zext_ln97_7 = zext i9 %add_ln92_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_7"/></StgValue>
</operation>

<operation id="588" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:3  %temp_V_addr_14 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_7

]]></Node>
<StgValue><ssdm name="temp_V_addr_14"/></StgValue>
</operation>

<operation id="589" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:4  %temp_V_load_13 = load i8* %temp_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_13"/></StgValue>
</operation>

<operation id="590" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:6  %add_ln1117_13 = add i33 %zext_ln103_18, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_13"/></StgValue>
</operation>

<operation id="591" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:7  %sext_ln1117_86 = sext i33 %add_ln1117_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_86"/></StgValue>
</operation>

<operation id="592" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:8  %bias_V_addr_14 = getelementptr i8* %input_V, i64 %sext_ln1117_86

]]></Node>
<StgValue><ssdm name="bias_V_addr_14"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="593" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:45  %add_ln103_8 = add i11 14, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_8"/></StgValue>
</operation>

<operation id="594" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:46  %zext_ln103_19 = zext i11 %add_ln103_8 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_19"/></StgValue>
</operation>

<operation id="595" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:4  %sext_ln1117_5 = sext i8 %temp_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_5"/></StgValue>
</operation>

<operation id="596" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:10  %sext_ln1118_116 = sext i8 %bias_V_addr_6_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_116"/></StgValue>
</operation>

<operation id="597" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:11  %mul_ln1118_116 = mul i11 %sext_ln1117_5, %sext_ln1118_116

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="598" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:12  %trunc_ln708_5 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_116, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="599" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:13  %add_ln703_116 = add i8 %add_ln703_115, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln703_116"/></StgValue>
</operation>

<operation id="600" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2:14  br label %.preheader.preheader.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="601" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:9  %bias_V_addr_7_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_7)

]]></Node>
<StgValue><ssdm name="bias_V_addr_7_read"/></StgValue>
</operation>

<operation id="602" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:8  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="603" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="604" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="605" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="606" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="607" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="608" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:4  %temp_V_load_13 = load i8* %temp_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_13"/></StgValue>
</operation>

<operation id="609" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="610" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:0  %add_ln92_19 = add i9 %select_ln75_7, %zext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_19"/></StgValue>
</operation>

<operation id="611" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:1  %zext_ln97_8 = zext i9 %add_ln92_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_8"/></StgValue>
</operation>

<operation id="612" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:2  %temp_V_addr_15 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_8

]]></Node>
<StgValue><ssdm name="temp_V_addr_15"/></StgValue>
</operation>

<operation id="613" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:3  %temp_V_load_14 = load i8* %temp_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_14"/></StgValue>
</operation>

<operation id="614" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:5  %add_ln1117_14 = add i33 %zext_ln103_19, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_14"/></StgValue>
</operation>

<operation id="615" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:6  %sext_ln1117_87 = sext i33 %add_ln1117_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_87"/></StgValue>
</operation>

<operation id="616" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:7  %bias_V_addr_15 = getelementptr i8* %input_V, i64 %sext_ln1117_87

]]></Node>
<StgValue><ssdm name="bias_V_addr_15"/></StgValue>
</operation>

<operation id="617" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:0  %add_ln92_21 = add i9 %select_ln75_8, %sext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_21"/></StgValue>
</operation>

<operation id="618" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:0  %add_ln92_23 = add i9 %select_ln75_8, %zext_ln77_2

]]></Node>
<StgValue><ssdm name="add_ln92_23"/></StgValue>
</operation>

<operation id="619" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:0  %add_ln92_25 = add i9 %select_ln75_8, %zext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln92_25"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="620" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:47  %add_ln103_9 = add i11 15, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_9"/></StgValue>
</operation>

<operation id="621" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:48  %zext_ln103_20 = zext i11 %add_ln103_9 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_20"/></StgValue>
</operation>

<operation id="622" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.0.2:0  %sum_3_0_1_2 = phi i8 [ %add_ln703_116, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2 ], [ %add_ln703_115, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_1_2"/></StgValue>
</operation>

<operation id="623" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.0.2:2  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0, label %.preheader.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="624" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:4  %sext_ln1117_6 = sext i8 %temp_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_6"/></StgValue>
</operation>

<operation id="625" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:10  %sext_ln1118_117 = sext i8 %bias_V_addr_7_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_117"/></StgValue>
</operation>

<operation id="626" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:11  %mul_ln1118_117 = mul i11 %sext_ln1118_117, %sext_ln1117_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="627" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:12  %trunc_ln708_6 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_117, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="628" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:13  %add_ln703_117 = add i8 %trunc_ln708_6, %sum_3_0_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_117"/></StgValue>
</operation>

<operation id="629" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0:14  br label %.preheader.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="630" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:9  %bias_V_addr_8_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_8)

]]></Node>
<StgValue><ssdm name="bias_V_addr_8_read"/></StgValue>
</operation>

<operation id="631" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:8  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="632" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="633" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="634" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="635" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="636" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="637" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:3  %temp_V_load_14 = load i8* %temp_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_14"/></StgValue>
</operation>

<operation id="638" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="639" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:1  %zext_ln97_9 = zext i9 %add_ln92_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_9"/></StgValue>
</operation>

<operation id="640" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:2  %temp_V_addr_16 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_9

]]></Node>
<StgValue><ssdm name="temp_V_addr_16"/></StgValue>
</operation>

<operation id="641" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:3  %temp_V_load_15 = load i8* %temp_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_15"/></StgValue>
</operation>

<operation id="642" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:5  %add_ln1117_15 = add i33 %zext_ln103_20, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_15"/></StgValue>
</operation>

<operation id="643" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:6  %sext_ln1117_88 = sext i33 %add_ln1117_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_88"/></StgValue>
</operation>

<operation id="644" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:7  %bias_V_addr_16 = getelementptr i8* %input_V, i64 %sext_ln1117_88

]]></Node>
<StgValue><ssdm name="bias_V_addr_16"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="645" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:49  %add_ln103_10 = add i11 16, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_10"/></StgValue>
</operation>

<operation id="646" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:50  %zext_ln103_21 = zext i11 %add_ln103_10 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_21"/></StgValue>
</operation>

<operation id="647" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.2.1:0  %sum_3_0_2_0 = phi i8 [ %add_ln703_117, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0 ], [ %sum_3_0_1_2, %.preheader.preheader.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_2_0"/></StgValue>
</operation>

<operation id="648" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1, label %.preheader.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="649" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:4  %sext_ln1117_7 = sext i8 %temp_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_7"/></StgValue>
</operation>

<operation id="650" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:10  %sext_ln1118_118 = sext i8 %bias_V_addr_8_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_118"/></StgValue>
</operation>

<operation id="651" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:11  %mul_ln1118_118 = mul i11 %sext_ln1118_118, %sext_ln1117_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="652" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:12  %trunc_ln708_7 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_118, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="653" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:13  %add_ln703_118 = add i8 %trunc_ln708_7, %sum_3_0_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_118"/></StgValue>
</operation>

<operation id="654" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1:14  br label %.preheader.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="655" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:9  %bias_V_addr_9_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_9)

]]></Node>
<StgValue><ssdm name="bias_V_addr_9_read"/></StgValue>
</operation>

<operation id="656" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:8  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="657" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="658" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="659" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="660" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="661" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="662" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:3  %temp_V_load_15 = load i8* %temp_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_15"/></StgValue>
</operation>

<operation id="663" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="664" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:1  %zext_ln97_10 = zext i9 %add_ln92_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_10"/></StgValue>
</operation>

<operation id="665" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:2  %temp_V_addr_17 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_10

]]></Node>
<StgValue><ssdm name="temp_V_addr_17"/></StgValue>
</operation>

<operation id="666" st_id="27" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:3  %temp_V_load_16 = load i8* %temp_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_16"/></StgValue>
</operation>

<operation id="667" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:5  %add_ln1117_16 = add i33 %zext_ln103_21, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_16"/></StgValue>
</operation>

<operation id="668" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:6  %sext_ln1117_89 = sext i33 %add_ln1117_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_89"/></StgValue>
</operation>

<operation id="669" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:7  %bias_V_addr_17 = getelementptr i8* %input_V, i64 %sext_ln1117_89

]]></Node>
<StgValue><ssdm name="bias_V_addr_17"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="670" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:51  %add_ln103_11 = add i11 17, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_11"/></StgValue>
</operation>

<operation id="671" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:52  %zext_ln103_22 = zext i11 %add_ln103_11 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_22"/></StgValue>
</operation>

<operation id="672" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.2.2:0  %sum_3_0_2_1 = phi i8 [ %add_ln703_118, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1 ], [ %sum_3_0_2_0, %.preheader.0.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_2_1"/></StgValue>
</operation>

<operation id="673" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.2.2:2  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2, label %.preheader.0.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="674" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:4  %sext_ln1117_8 = sext i8 %temp_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_8"/></StgValue>
</operation>

<operation id="675" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:10  %sext_ln1118_119 = sext i8 %bias_V_addr_9_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_119"/></StgValue>
</operation>

<operation id="676" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:11  %mul_ln1118_119 = mul i11 %sext_ln1118_119, %sext_ln1117_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="677" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:12  %trunc_ln708_8 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_119, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="678" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:13  %add_ln703_119 = add i8 %trunc_ln708_8, %sum_3_0_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_119"/></StgValue>
</operation>

<operation id="679" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2:14  br label %.preheader.0.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="680" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:9  %bias_V_addr_10_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_10)

]]></Node>
<StgValue><ssdm name="bias_V_addr_10_read"/></StgValue>
</operation>

<operation id="681" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:8  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="682" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="683" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="684" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="685" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="686" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="687" st_id="28" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:3  %temp_V_load_16 = load i8* %temp_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_16"/></StgValue>
</operation>

<operation id="688" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="689" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:1  %zext_ln97_11 = zext i9 %add_ln92_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_11"/></StgValue>
</operation>

<operation id="690" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:2  %temp_V_addr_18 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_11

]]></Node>
<StgValue><ssdm name="temp_V_addr_18"/></StgValue>
</operation>

<operation id="691" st_id="28" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:3  %temp_V_load_17 = load i8* %temp_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_17"/></StgValue>
</operation>

<operation id="692" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:5  %add_ln1117_17 = add i33 %zext_ln103_22, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_17"/></StgValue>
</operation>

<operation id="693" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:6  %sext_ln1117_90 = sext i33 %add_ln1117_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_90"/></StgValue>
</operation>

<operation id="694" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:7  %bias_V_addr_18 = getelementptr i8* %input_V, i64 %sext_ln1117_90

]]></Node>
<StgValue><ssdm name="bias_V_addr_18"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="695" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:53  %add_ln103_12 = add i11 18, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_12"/></StgValue>
</operation>

<operation id="696" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:54  %zext_ln103_23 = zext i11 %add_ln103_12 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_23"/></StgValue>
</operation>

<operation id="697" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="5">
<![CDATA[
hls_label_2_begin:279  %sext_ln89_1 = sext i5 %add_ln89 to i10

]]></Node>
<StgValue><ssdm name="sext_ln89_1"/></StgValue>
</operation>

<operation id="698" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.2.3:0  %sum_3_0_2_2 = phi i8 [ %add_ln703_119, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2 ], [ %sum_3_0_2_1, %.preheader.0.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_0_2_2"/></StgValue>
</operation>

<operation id="699" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0, label %.preheader.1.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="700" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:4  %sext_ln1117_9 = sext i8 %temp_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_9"/></StgValue>
</operation>

<operation id="701" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:10  %sext_ln1118_120 = sext i8 %bias_V_addr_10_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_120"/></StgValue>
</operation>

<operation id="702" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:11  %mul_ln1118_120 = mul i11 %sext_ln1118_120, %sext_ln1117_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="703" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:12  %trunc_ln708_9 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_120, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="704" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:13  %add_ln703_120 = add i8 %trunc_ln708_9, %sum_3_0_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_120"/></StgValue>
</operation>

<operation id="705" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0:14  br label %.preheader.1.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="706" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:9  %bias_V_addr_11_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_11)

]]></Node>
<StgValue><ssdm name="bias_V_addr_11_read"/></StgValue>
</operation>

<operation id="707" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:8  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="708" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="709" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="710" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="711" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="712" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="713" st_id="29" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:3  %temp_V_load_17 = load i8* %temp_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_17"/></StgValue>
</operation>

<operation id="714" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="715" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:0  %add_ln92_27 = add i10 %select_ln75_9, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_27"/></StgValue>
</operation>

<operation id="716" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:1  %zext_ln97_12 = zext i10 %add_ln92_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_12"/></StgValue>
</operation>

<operation id="717" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:2  %temp_V_addr_19 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_12

]]></Node>
<StgValue><ssdm name="temp_V_addr_19"/></StgValue>
</operation>

<operation id="718" st_id="29" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:3  %temp_V_load_18 = load i8* %temp_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_18"/></StgValue>
</operation>

<operation id="719" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:5  %add_ln1117_18 = add i33 %zext_ln103_23, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_18"/></StgValue>
</operation>

<operation id="720" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:6  %sext_ln1117_91 = sext i33 %add_ln1117_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_91"/></StgValue>
</operation>

<operation id="721" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:7  %bias_V_addr_19 = getelementptr i8* %input_V, i64 %sext_ln1117_91

]]></Node>
<StgValue><ssdm name="bias_V_addr_19"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="722" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:55  %add_ln103_13 = add i11 19, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_13"/></StgValue>
</operation>

<operation id="723" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:56  %zext_ln103_24 = zext i11 %add_ln103_13 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_24"/></StgValue>
</operation>

<operation id="724" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="4">
<![CDATA[
hls_label_2_begin:267  %zext_ln77_1 = zext i4 %select_ln75 to i10

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="725" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.0.1:0  %sum_3_1_0_0 = phi i8 [ %add_ln703_120, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0 ], [ %sum_3_0_2_2, %.preheader.0.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_0_0"/></StgValue>
</operation>

<operation id="726" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1, label %.preheader.1.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="727" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:4  %sext_ln1117_10 = sext i8 %temp_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_10"/></StgValue>
</operation>

<operation id="728" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:10  %sext_ln1118_121 = sext i8 %bias_V_addr_11_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_121"/></StgValue>
</operation>

<operation id="729" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:11  %mul_ln1118_121 = mul i11 %sext_ln1118_121, %sext_ln1117_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="730" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:12  %trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_121, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="731" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:13  %add_ln703_121 = add i8 %trunc_ln708_s, %sum_3_1_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_121"/></StgValue>
</operation>

<operation id="732" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1:14  br label %.preheader.1.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="733" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:9  %bias_V_addr_12_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_12)

]]></Node>
<StgValue><ssdm name="bias_V_addr_12_read"/></StgValue>
</operation>

<operation id="734" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:8  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="735" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="736" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="737" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="738" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="739" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="740" st_id="30" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:3  %temp_V_load_18 = load i8* %temp_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_18"/></StgValue>
</operation>

<operation id="741" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="742" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:0  %add_ln92_29 = add i10 %select_ln75_9, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_29"/></StgValue>
</operation>

<operation id="743" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:1  %zext_ln97_13 = zext i10 %add_ln92_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_13"/></StgValue>
</operation>

<operation id="744" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:2  %temp_V_addr_20 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_13

]]></Node>
<StgValue><ssdm name="temp_V_addr_20"/></StgValue>
</operation>

<operation id="745" st_id="30" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:3  %temp_V_load_19 = load i8* %temp_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_19"/></StgValue>
</operation>

<operation id="746" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:5  %add_ln1117_19 = add i33 %zext_ln103_24, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_19"/></StgValue>
</operation>

<operation id="747" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:6  %sext_ln1117_92 = sext i33 %add_ln1117_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_92"/></StgValue>
</operation>

<operation id="748" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:7  %bias_V_addr_20 = getelementptr i8* %input_V, i64 %sext_ln1117_92

]]></Node>
<StgValue><ssdm name="bias_V_addr_20"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="749" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:57  %add_ln103_14 = add i11 20, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_14"/></StgValue>
</operation>

<operation id="750" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:58  %zext_ln103_25 = zext i11 %add_ln103_14 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_25"/></StgValue>
</operation>

<operation id="751" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="4">
<![CDATA[
.preheader.0.0.1:3  %zext_ln89_1 = zext i4 %w to i10

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="752" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.0.2:0  %sum_3_1_0_1 = phi i8 [ %add_ln703_121, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1 ], [ %sum_3_1_0_0, %.preheader.1.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_0_1"/></StgValue>
</operation>

<operation id="753" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2, label %.preheader.preheader.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="754" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:4  %sext_ln1117_11 = sext i8 %temp_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_11"/></StgValue>
</operation>

<operation id="755" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:10  %sext_ln1118_122 = sext i8 %bias_V_addr_12_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_122"/></StgValue>
</operation>

<operation id="756" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:11  %mul_ln1118_122 = mul i11 %sext_ln1118_122, %sext_ln1117_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="757" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:12  %trunc_ln708_10 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_122, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="758" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:13  %add_ln703_122 = add i8 %trunc_ln708_10, %sum_3_1_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_122"/></StgValue>
</operation>

<operation id="759" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2:14  br label %.preheader.preheader.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="760" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:9  %bias_V_addr_13_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_13)

]]></Node>
<StgValue><ssdm name="bias_V_addr_13_read"/></StgValue>
</operation>

<operation id="761" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:9  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="762" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="763" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="764" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="765" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="766" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="767" st_id="31" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:3  %temp_V_load_19 = load i8* %temp_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_19"/></StgValue>
</operation>

<operation id="768" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="769" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:0  %add_ln92_31 = add i10 %select_ln75_9, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_31"/></StgValue>
</operation>

<operation id="770" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:1  %zext_ln97_14 = zext i10 %add_ln92_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_14"/></StgValue>
</operation>

<operation id="771" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:2  %temp_V_addr_21 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_14

]]></Node>
<StgValue><ssdm name="temp_V_addr_21"/></StgValue>
</operation>

<operation id="772" st_id="31" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:3  %temp_V_load_20 = load i8* %temp_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_20"/></StgValue>
</operation>

<operation id="773" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:5  %add_ln1117_20 = add i33 %zext_ln103_25, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_20"/></StgValue>
</operation>

<operation id="774" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:6  %sext_ln1117_93 = sext i33 %add_ln1117_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_93"/></StgValue>
</operation>

<operation id="775" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:7  %bias_V_addr_21 = getelementptr i8* %input_V, i64 %sext_ln1117_93

]]></Node>
<StgValue><ssdm name="bias_V_addr_21"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="776" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:59  %add_ln103_15 = add i11 21, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_15"/></StgValue>
</operation>

<operation id="777" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:60  %zext_ln103_26 = zext i11 %add_ln103_15 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_26"/></StgValue>
</operation>

<operation id="778" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.1.1:0  %sum_3_1_0_2 = phi i8 [ %add_ln703_122, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2 ], [ %sum_3_1_0_1, %.preheader.1.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_0_2"/></StgValue>
</operation>

<operation id="779" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.1.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="780" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:4  %sext_ln1117_12 = sext i8 %temp_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_12"/></StgValue>
</operation>

<operation id="781" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:10  %sext_ln1118_123 = sext i8 %bias_V_addr_13_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_123"/></StgValue>
</operation>

<operation id="782" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:11  %mul_ln1118_123 = mul i11 %sext_ln1118_123, %sext_ln1117_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>

<operation id="783" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:12  %trunc_ln708_11 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_123, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="784" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:13  %add_ln703_123 = add i8 %trunc_ln708_11, %sum_3_1_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_123"/></StgValue>
</operation>

<operation id="785" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="786" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:10  %bias_V_addr_14_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_14)

]]></Node>
<StgValue><ssdm name="bias_V_addr_14_read"/></StgValue>
</operation>

<operation id="787" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:8  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="788" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="789" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="790" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="791" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="792" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="793" st_id="32" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:3  %temp_V_load_20 = load i8* %temp_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_20"/></StgValue>
</operation>

<operation id="794" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="795" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:0  %add_ln92_33 = add i10 %select_ln75_10, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_33"/></StgValue>
</operation>

<operation id="796" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:1  %zext_ln97_15 = zext i10 %add_ln92_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_15"/></StgValue>
</operation>

<operation id="797" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:2  %temp_V_addr_22 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_15

]]></Node>
<StgValue><ssdm name="temp_V_addr_22"/></StgValue>
</operation>

<operation id="798" st_id="32" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:3  %temp_V_load_21 = load i8* %temp_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_21"/></StgValue>
</operation>

<operation id="799" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:5  %add_ln1117_21 = add i33 %zext_ln103_26, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_21"/></StgValue>
</operation>

<operation id="800" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:6  %sext_ln1117_94 = sext i33 %add_ln1117_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_94"/></StgValue>
</operation>

<operation id="801" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:7  %bias_V_addr_22 = getelementptr i8* %input_V, i64 %sext_ln1117_94

]]></Node>
<StgValue><ssdm name="bias_V_addr_22"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="802" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:61  %add_ln103_16 = add i11 22, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_16"/></StgValue>
</operation>

<operation id="803" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:62  %zext_ln103_27 = zext i11 %add_ln103_16 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_27"/></StgValue>
</operation>

<operation id="804" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:0  %sum_3_1_1_0 = phi i8 [ %add_ln703_123, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0 ], [ %sum_3_1_0_2, %.preheader.preheader.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_1_0"/></StgValue>
</operation>

<operation id="805" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:5  %sext_ln1117_13 = sext i8 %temp_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_13"/></StgValue>
</operation>

<operation id="806" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:11  %sext_ln1118_124 = sext i8 %bias_V_addr_14_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_124"/></StgValue>
</operation>

<operation id="807" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:12  %mul_ln1118_124 = mul i11 %sext_ln1118_124, %sext_ln1117_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_124"/></StgValue>
</operation>

<operation id="808" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:13  %trunc_ln708_12 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_124, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="809" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:14  %add_ln703_124 = add i8 %trunc_ln708_12, %sum_3_1_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_124"/></StgValue>
</operation>

<operation id="810" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2, label %.preheader.preheader.1.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="811" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:9  %bias_V_addr_15_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_15)

]]></Node>
<StgValue><ssdm name="bias_V_addr_15_read"/></StgValue>
</operation>

<operation id="812" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:8  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="813" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="814" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="815" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="816" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="817" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="818" st_id="33" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:3  %temp_V_load_21 = load i8* %temp_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_21"/></StgValue>
</operation>

<operation id="819" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="820" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:1  %add_ln92_35 = add i10 %select_ln75_10, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_35"/></StgValue>
</operation>

<operation id="821" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:2  %zext_ln97_16 = zext i10 %add_ln92_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_16"/></StgValue>
</operation>

<operation id="822" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:3  %temp_V_addr_23 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_16

]]></Node>
<StgValue><ssdm name="temp_V_addr_23"/></StgValue>
</operation>

<operation id="823" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:4  %temp_V_load_22 = load i8* %temp_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_22"/></StgValue>
</operation>

<operation id="824" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:6  %add_ln1117_22 = add i33 %zext_ln103_27, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_22"/></StgValue>
</operation>

<operation id="825" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:7  %sext_ln1117_95 = sext i33 %add_ln1117_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_95"/></StgValue>
</operation>

<operation id="826" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:8  %bias_V_addr_23 = getelementptr i8* %input_V, i64 %sext_ln1117_95

]]></Node>
<StgValue><ssdm name="bias_V_addr_23"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="827" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:63  %add_ln103_17 = add i11 23, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_17"/></StgValue>
</operation>

<operation id="828" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:64  %zext_ln103_28 = zext i11 %add_ln103_17 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_28"/></StgValue>
</operation>

<operation id="829" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:4  %sext_ln1117_14 = sext i8 %temp_V_load_14 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_14"/></StgValue>
</operation>

<operation id="830" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:10  %sext_ln1118_125 = sext i8 %bias_V_addr_15_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_125"/></StgValue>
</operation>

<operation id="831" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:11  %mul_ln1118_125 = mul i11 %sext_ln1118_125, %sext_ln1117_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_125"/></StgValue>
</operation>

<operation id="832" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:12  %trunc_ln708_13 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_125, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="833" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:13  %add_ln703_125 = add i8 %trunc_ln708_13, %add_ln703_124

]]></Node>
<StgValue><ssdm name="add_ln703_125"/></StgValue>
</operation>

<operation id="834" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2:14  br label %.preheader.preheader.1.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="835" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:9  %bias_V_addr_16_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_16)

]]></Node>
<StgValue><ssdm name="bias_V_addr_16_read"/></StgValue>
</operation>

<operation id="836" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:8  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="837" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="838" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="839" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="840" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="841" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="842" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:4  %temp_V_load_22 = load i8* %temp_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_22"/></StgValue>
</operation>

<operation id="843" st_id="34" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="844" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:0  %add_ln92_36 = add i10 %select_ln75_10, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_36"/></StgValue>
</operation>

<operation id="845" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:1  %zext_ln97_17 = zext i10 %add_ln92_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_17"/></StgValue>
</operation>

<operation id="846" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:2  %temp_V_addr_24 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_17

]]></Node>
<StgValue><ssdm name="temp_V_addr_24"/></StgValue>
</operation>

<operation id="847" st_id="34" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:3  %temp_V_load_23 = load i8* %temp_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_23"/></StgValue>
</operation>

<operation id="848" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:5  %add_ln1117_23 = add i33 %zext_ln103_28, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_23"/></StgValue>
</operation>

<operation id="849" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:6  %sext_ln1117_96 = sext i33 %add_ln1117_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_96"/></StgValue>
</operation>

<operation id="850" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:7  %bias_V_addr_24 = getelementptr i8* %input_V, i64 %sext_ln1117_96

]]></Node>
<StgValue><ssdm name="bias_V_addr_24"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="851" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:65  %add_ln103_18 = add i11 24, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_18"/></StgValue>
</operation>

<operation id="852" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:66  %zext_ln103_29 = zext i11 %add_ln103_18 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_29"/></StgValue>
</operation>

<operation id="853" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.1.2:0  %sum_3_1_1_2 = phi i8 [ %add_ln703_125, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2 ], [ %add_ln703_124, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_1_2"/></StgValue>
</operation>

<operation id="854" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.1.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0, label %.preheader.1.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="855" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:4  %sext_ln1117_15 = sext i8 %temp_V_load_15 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_15"/></StgValue>
</operation>

<operation id="856" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:10  %sext_ln1118_126 = sext i8 %bias_V_addr_16_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_126"/></StgValue>
</operation>

<operation id="857" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:11  %mul_ln1118_126 = mul i11 %sext_ln1118_126, %sext_ln1117_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_126"/></StgValue>
</operation>

<operation id="858" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:12  %trunc_ln708_14 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_126, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="859" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:13  %add_ln703_126 = add i8 %trunc_ln708_14, %sum_3_1_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_126"/></StgValue>
</operation>

<operation id="860" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0:14  br label %.preheader.1.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="861" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:9  %bias_V_addr_17_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_17)

]]></Node>
<StgValue><ssdm name="bias_V_addr_17_read"/></StgValue>
</operation>

<operation id="862" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:8  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="863" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="864" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="865" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="866" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="867" st_id="35" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="868" st_id="35" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:3  %temp_V_load_23 = load i8* %temp_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_23"/></StgValue>
</operation>

<operation id="869" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="870" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:0  %add_ln92_38 = add i10 %select_ln75_11, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_38"/></StgValue>
</operation>

<operation id="871" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:1  %zext_ln97_18 = zext i10 %add_ln92_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_18"/></StgValue>
</operation>

<operation id="872" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:2  %temp_V_addr_25 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_18

]]></Node>
<StgValue><ssdm name="temp_V_addr_25"/></StgValue>
</operation>

<operation id="873" st_id="35" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:3  %temp_V_load_24 = load i8* %temp_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_24"/></StgValue>
</operation>

<operation id="874" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:5  %add_ln1117_24 = add i33 %zext_ln103_29, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_24"/></StgValue>
</operation>

<operation id="875" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:6  %sext_ln1117_97 = sext i33 %add_ln1117_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_97"/></StgValue>
</operation>

<operation id="876" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:7  %bias_V_addr_25 = getelementptr i8* %input_V, i64 %sext_ln1117_97

]]></Node>
<StgValue><ssdm name="bias_V_addr_25"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="877" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:67  %add_ln103_19 = add i11 25, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_19"/></StgValue>
</operation>

<operation id="878" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:68  %zext_ln103_30 = zext i11 %add_ln103_19 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_30"/></StgValue>
</operation>

<operation id="879" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.2.1:0  %sum_3_1_2_0 = phi i8 [ %add_ln703_126, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0 ], [ %sum_3_1_1_2, %.preheader.preheader.1.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_2_0"/></StgValue>
</operation>

<operation id="880" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1, label %.preheader.1.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="881" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:4  %sext_ln1117_16 = sext i8 %temp_V_load_16 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_16"/></StgValue>
</operation>

<operation id="882" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:10  %sext_ln1118_127 = sext i8 %bias_V_addr_17_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_127"/></StgValue>
</operation>

<operation id="883" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:11  %mul_ln1118_127 = mul i11 %sext_ln1118_127, %sext_ln1117_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_127"/></StgValue>
</operation>

<operation id="884" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:12  %trunc_ln708_15 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_127, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="885" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:13  %add_ln703_127 = add i8 %trunc_ln708_15, %sum_3_1_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_127"/></StgValue>
</operation>

<operation id="886" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1:14  br label %.preheader.1.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="887" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:9  %bias_V_addr_18_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_18)

]]></Node>
<StgValue><ssdm name="bias_V_addr_18_read"/></StgValue>
</operation>

<operation id="888" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:8  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="889" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="890" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="891" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="892" st_id="36" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="893" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="894" st_id="36" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:3  %temp_V_load_24 = load i8* %temp_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_24"/></StgValue>
</operation>

<operation id="895" st_id="36" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="896" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:0  %add_ln92_40 = add i10 %select_ln75_11, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_40"/></StgValue>
</operation>

<operation id="897" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:1  %zext_ln97_19 = zext i10 %add_ln92_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_19"/></StgValue>
</operation>

<operation id="898" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:2  %temp_V_addr_26 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_19

]]></Node>
<StgValue><ssdm name="temp_V_addr_26"/></StgValue>
</operation>

<operation id="899" st_id="36" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:3  %temp_V_load_25 = load i8* %temp_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_25"/></StgValue>
</operation>

<operation id="900" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:5  %add_ln1117_25 = add i33 %zext_ln103_30, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_25"/></StgValue>
</operation>

<operation id="901" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:6  %sext_ln1117_98 = sext i33 %add_ln1117_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_98"/></StgValue>
</operation>

<operation id="902" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:7  %bias_V_addr_26 = getelementptr i8* %input_V, i64 %sext_ln1117_98

]]></Node>
<StgValue><ssdm name="bias_V_addr_26"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="903" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:69  %add_ln103_20 = add i11 26, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_20"/></StgValue>
</operation>

<operation id="904" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:70  %zext_ln103_31 = zext i11 %add_ln103_20 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_31"/></StgValue>
</operation>

<operation id="905" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.2.2:0  %sum_3_1_2_1 = phi i8 [ %add_ln703_127, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1 ], [ %sum_3_1_2_0, %.preheader.1.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_2_1"/></StgValue>
</operation>

<operation id="906" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2, label %.preheader.1.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="907" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:4  %sext_ln1117_17 = sext i8 %temp_V_load_17 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_17"/></StgValue>
</operation>

<operation id="908" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:10  %sext_ln1118_128 = sext i8 %bias_V_addr_18_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_128"/></StgValue>
</operation>

<operation id="909" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:11  %mul_ln1118_128 = mul i11 %sext_ln1118_128, %sext_ln1117_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_128"/></StgValue>
</operation>

<operation id="910" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:12  %trunc_ln708_16 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_128, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="911" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:13  %add_ln703_128 = add i8 %trunc_ln708_16, %sum_3_1_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_128"/></StgValue>
</operation>

<operation id="912" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2:14  br label %.preheader.1.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="913" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:9  %bias_V_addr_19_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_19)

]]></Node>
<StgValue><ssdm name="bias_V_addr_19_read"/></StgValue>
</operation>

<operation id="914" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:8  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="915" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="916" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="917" st_id="37" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="918" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="919" st_id="37" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="920" st_id="37" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:3  %temp_V_load_25 = load i8* %temp_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_25"/></StgValue>
</operation>

<operation id="921" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="922" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:0  %add_ln92_42 = add i10 %select_ln75_11, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_42"/></StgValue>
</operation>

<operation id="923" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:1  %zext_ln97_20 = zext i10 %add_ln92_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_20"/></StgValue>
</operation>

<operation id="924" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:2  %temp_V_addr_27 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_20

]]></Node>
<StgValue><ssdm name="temp_V_addr_27"/></StgValue>
</operation>

<operation id="925" st_id="37" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:3  %temp_V_load_26 = load i8* %temp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_26"/></StgValue>
</operation>

<operation id="926" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:5  %add_ln1117_26 = add i33 %zext_ln103_31, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_26"/></StgValue>
</operation>

<operation id="927" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:6  %sext_ln1117_99 = sext i33 %add_ln1117_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_99"/></StgValue>
</operation>

<operation id="928" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:7  %bias_V_addr_27 = getelementptr i8* %input_V, i64 %sext_ln1117_99

]]></Node>
<StgValue><ssdm name="bias_V_addr_27"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="929" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:71  %add_ln103_21 = add i11 27, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_21"/></StgValue>
</operation>

<operation id="930" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:72  %zext_ln103_32 = zext i11 %add_ln103_21 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_32"/></StgValue>
</operation>

<operation id="931" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.2.3:0  %sum_3_1_2_2 = phi i8 [ %add_ln703_128, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2 ], [ %sum_3_1_2_1, %.preheader.1.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_1_2_2"/></StgValue>
</operation>

<operation id="932" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0, label %.preheader.2.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="933" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:4  %sext_ln1117_18 = sext i8 %temp_V_load_18 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_18"/></StgValue>
</operation>

<operation id="934" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:10  %sext_ln1118_129 = sext i8 %bias_V_addr_19_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_129"/></StgValue>
</operation>

<operation id="935" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:11  %mul_ln1118_129 = mul i11 %sext_ln1118_129, %sext_ln1117_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_129"/></StgValue>
</operation>

<operation id="936" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:12  %trunc_ln708_17 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_129, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="937" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:13  %add_ln703_129 = add i8 %trunc_ln708_17, %sum_3_1_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_129"/></StgValue>
</operation>

<operation id="938" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0:14  br label %.preheader.2.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="939" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:9  %bias_V_addr_20_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_20)

]]></Node>
<StgValue><ssdm name="bias_V_addr_20_read"/></StgValue>
</operation>

<operation id="940" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:8  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="941" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="942" st_id="38" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="943" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="944" st_id="38" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="945" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="946" st_id="38" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:3  %temp_V_load_26 = load i8* %temp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_26"/></StgValue>
</operation>

<operation id="947" st_id="38" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="948" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:0  %add_ln92_44 = add i10 %select_ln75_12, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_44"/></StgValue>
</operation>

<operation id="949" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:1  %zext_ln97_21 = zext i10 %add_ln92_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_21"/></StgValue>
</operation>

<operation id="950" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:2  %temp_V_addr_28 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_21

]]></Node>
<StgValue><ssdm name="temp_V_addr_28"/></StgValue>
</operation>

<operation id="951" st_id="38" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:3  %temp_V_load_27 = load i8* %temp_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_27"/></StgValue>
</operation>

<operation id="952" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:5  %add_ln1117_27 = add i33 %zext_ln103_32, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_27"/></StgValue>
</operation>

<operation id="953" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:6  %sext_ln1117_100 = sext i33 %add_ln1117_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_100"/></StgValue>
</operation>

<operation id="954" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:7  %bias_V_addr_28 = getelementptr i8* %input_V, i64 %sext_ln1117_100

]]></Node>
<StgValue><ssdm name="bias_V_addr_28"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="955" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:73  %add_ln103_22 = add i11 28, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_22"/></StgValue>
</operation>

<operation id="956" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:74  %zext_ln103_33 = zext i11 %add_ln103_22 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_33"/></StgValue>
</operation>

<operation id="957" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.0.1:0  %sum_3_2_0_0 = phi i8 [ %add_ln703_129, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0 ], [ %sum_3_1_2_2, %.preheader.1.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_0_0"/></StgValue>
</operation>

<operation id="958" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1, label %.preheader.2.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="959" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:4  %sext_ln1117_19 = sext i8 %temp_V_load_19 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_19"/></StgValue>
</operation>

<operation id="960" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:10  %sext_ln1118_130 = sext i8 %bias_V_addr_20_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_130"/></StgValue>
</operation>

<operation id="961" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:11  %mul_ln1118_130 = mul i11 %sext_ln1118_130, %sext_ln1117_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_130"/></StgValue>
</operation>

<operation id="962" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:12  %trunc_ln708_18 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_130, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="963" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:13  %add_ln703_130 = add i8 %trunc_ln708_18, %sum_3_2_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_130"/></StgValue>
</operation>

<operation id="964" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1:14  br label %.preheader.2.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="965" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:9  %bias_V_addr_21_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_21)

]]></Node>
<StgValue><ssdm name="bias_V_addr_21_read"/></StgValue>
</operation>

<operation id="966" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:8  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="967" st_id="39" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="968" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="969" st_id="39" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="970" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="971" st_id="39" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="972" st_id="39" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:3  %temp_V_load_27 = load i8* %temp_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_27"/></StgValue>
</operation>

<operation id="973" st_id="39" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="974" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:0  %add_ln92_46 = add i10 %select_ln75_12, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_46"/></StgValue>
</operation>

<operation id="975" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:1  %zext_ln97_22 = zext i10 %add_ln92_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_22"/></StgValue>
</operation>

<operation id="976" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:2  %temp_V_addr_29 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_22

]]></Node>
<StgValue><ssdm name="temp_V_addr_29"/></StgValue>
</operation>

<operation id="977" st_id="39" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:3  %temp_V_load_28 = load i8* %temp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_28"/></StgValue>
</operation>

<operation id="978" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:5  %add_ln1117_28 = add i33 %zext_ln103_33, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_28"/></StgValue>
</operation>

<operation id="979" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:6  %sext_ln1117_101 = sext i33 %add_ln1117_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_101"/></StgValue>
</operation>

<operation id="980" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:7  %bias_V_addr_29 = getelementptr i8* %input_V, i64 %sext_ln1117_101

]]></Node>
<StgValue><ssdm name="bias_V_addr_29"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="981" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:75  %add_ln103_23 = add i11 29, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_23"/></StgValue>
</operation>

<operation id="982" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:76  %zext_ln103_34 = zext i11 %add_ln103_23 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_34"/></StgValue>
</operation>

<operation id="983" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.0.2:0  %sum_3_2_0_1 = phi i8 [ %add_ln703_130, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1 ], [ %sum_3_2_0_0, %.preheader.2.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_0_1"/></StgValue>
</operation>

<operation id="984" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2, label %.preheader.preheader.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="985" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:4  %sext_ln1117_20 = sext i8 %temp_V_load_20 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_20"/></StgValue>
</operation>

<operation id="986" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:10  %sext_ln1118_131 = sext i8 %bias_V_addr_21_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_131"/></StgValue>
</operation>

<operation id="987" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:11  %mul_ln1118_131 = mul i11 %sext_ln1118_131, %sext_ln1117_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_131"/></StgValue>
</operation>

<operation id="988" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:12  %trunc_ln708_19 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_131, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="989" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:13  %add_ln703_131 = add i8 %trunc_ln708_19, %sum_3_2_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_131"/></StgValue>
</operation>

<operation id="990" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2:14  br label %.preheader.preheader.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="991" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:9  %bias_V_addr_22_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_22)

]]></Node>
<StgValue><ssdm name="bias_V_addr_22_read"/></StgValue>
</operation>

<operation id="992" st_id="40" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:9  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="993" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="994" st_id="40" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="995" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="996" st_id="40" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="997" st_id="40" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="998" st_id="40" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:3  %temp_V_load_28 = load i8* %temp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_28"/></StgValue>
</operation>

<operation id="999" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1000" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:0  %add_ln92_48 = add i10 %select_ln75_12, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_48"/></StgValue>
</operation>

<operation id="1001" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:1  %zext_ln97_23 = zext i10 %add_ln92_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_23"/></StgValue>
</operation>

<operation id="1002" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:2  %temp_V_addr_30 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_23

]]></Node>
<StgValue><ssdm name="temp_V_addr_30"/></StgValue>
</operation>

<operation id="1003" st_id="40" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:3  %temp_V_load_29 = load i8* %temp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_29"/></StgValue>
</operation>

<operation id="1004" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:5  %add_ln1117_29 = add i33 %zext_ln103_34, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_29"/></StgValue>
</operation>

<operation id="1005" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:6  %sext_ln1117_102 = sext i33 %add_ln1117_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_102"/></StgValue>
</operation>

<operation id="1006" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:7  %bias_V_addr_30 = getelementptr i8* %input_V, i64 %sext_ln1117_102

]]></Node>
<StgValue><ssdm name="bias_V_addr_30"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1007" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:77  %add_ln103_24 = add i11 30, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_24"/></StgValue>
</operation>

<operation id="1008" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:78  %zext_ln103_35 = zext i11 %add_ln103_24 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_35"/></StgValue>
</operation>

<operation id="1009" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.2.1:0  %sum_3_2_0_2 = phi i8 [ %add_ln703_131, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2 ], [ %sum_3_2_0_1, %.preheader.2.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_0_2"/></StgValue>
</operation>

<operation id="1010" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.2.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1011" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:4  %sext_ln1117_21 = sext i8 %temp_V_load_21 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_21"/></StgValue>
</operation>

<operation id="1012" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:10  %sext_ln1118_132 = sext i8 %bias_V_addr_22_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_132"/></StgValue>
</operation>

<operation id="1013" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:11  %mul_ln1118_132 = mul i11 %sext_ln1118_132, %sext_ln1117_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_132"/></StgValue>
</operation>

<operation id="1014" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:12  %trunc_ln708_20 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_132, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="1015" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:13  %add_ln703_132 = add i8 %trunc_ln708_20, %sum_3_2_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_132"/></StgValue>
</operation>

<operation id="1016" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1017" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:10  %bias_V_addr_23_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_23)

]]></Node>
<StgValue><ssdm name="bias_V_addr_23_read"/></StgValue>
</operation>

<operation id="1018" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:8  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="1019" st_id="41" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="1020" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="1021" st_id="41" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1022" st_id="41" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1023" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1024" st_id="41" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:3  %temp_V_load_29 = load i8* %temp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_29"/></StgValue>
</operation>

<operation id="1025" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1026" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:0  %add_ln92_50 = add i10 %select_ln75_13, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_50"/></StgValue>
</operation>

<operation id="1027" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:1  %zext_ln97_24 = zext i10 %add_ln92_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_24"/></StgValue>
</operation>

<operation id="1028" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:2  %temp_V_addr_31 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_24

]]></Node>
<StgValue><ssdm name="temp_V_addr_31"/></StgValue>
</operation>

<operation id="1029" st_id="41" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:3  %temp_V_load_30 = load i8* %temp_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_30"/></StgValue>
</operation>

<operation id="1030" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:5  %add_ln1117_30 = add i33 %zext_ln103_35, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_30"/></StgValue>
</operation>

<operation id="1031" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:6  %sext_ln1117_103 = sext i33 %add_ln1117_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_103"/></StgValue>
</operation>

<operation id="1032" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:7  %bias_V_addr_31 = getelementptr i8* %input_V, i64 %sext_ln1117_103

]]></Node>
<StgValue><ssdm name="bias_V_addr_31"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1033" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:79  %add_ln103_25 = add i11 31, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_25"/></StgValue>
</operation>

<operation id="1034" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:80  %zext_ln103_36 = zext i11 %add_ln103_25 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_36"/></StgValue>
</operation>

<operation id="1035" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:0  %sum_3_2_1_0 = phi i8 [ %add_ln703_132, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0 ], [ %sum_3_2_0_2, %.preheader.preheader.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_1_0"/></StgValue>
</operation>

<operation id="1036" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:5  %sext_ln1117_22 = sext i8 %temp_V_load_22 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_22"/></StgValue>
</operation>

<operation id="1037" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:11  %sext_ln1118_133 = sext i8 %bias_V_addr_23_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_133"/></StgValue>
</operation>

<operation id="1038" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:12  %mul_ln1118_133 = mul i11 %sext_ln1118_133, %sext_ln1117_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_133"/></StgValue>
</operation>

<operation id="1039" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:13  %trunc_ln708_21 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_133, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="1040" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:14  %add_ln703_133 = add i8 %trunc_ln708_21, %sum_3_2_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_133"/></StgValue>
</operation>

<operation id="1041" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2, label %.preheader.preheader.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1042" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:9  %bias_V_addr_24_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_24)

]]></Node>
<StgValue><ssdm name="bias_V_addr_24_read"/></StgValue>
</operation>

<operation id="1043" st_id="42" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:8  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="1044" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="1045" st_id="42" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1046" st_id="42" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1047" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1048" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1049" st_id="42" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:3  %temp_V_load_30 = load i8* %temp_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_30"/></StgValue>
</operation>

<operation id="1050" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1051" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:1  %add_ln92_52 = add i10 %select_ln75_13, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_52"/></StgValue>
</operation>

<operation id="1052" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:2  %zext_ln97_25 = zext i10 %add_ln92_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_25"/></StgValue>
</operation>

<operation id="1053" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:3  %temp_V_addr_32 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_25

]]></Node>
<StgValue><ssdm name="temp_V_addr_32"/></StgValue>
</operation>

<operation id="1054" st_id="42" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:4  %temp_V_load_31 = load i8* %temp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_31"/></StgValue>
</operation>

<operation id="1055" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:6  %add_ln1117_31 = add i33 %zext_ln103_36, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_31"/></StgValue>
</operation>

<operation id="1056" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:7  %sext_ln1117_104 = sext i33 %add_ln1117_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_104"/></StgValue>
</operation>

<operation id="1057" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:8  %bias_V_addr_32 = getelementptr i8* %input_V, i64 %sext_ln1117_104

]]></Node>
<StgValue><ssdm name="bias_V_addr_32"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1058" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:81  %add_ln103_26 = add i11 32, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_26"/></StgValue>
</operation>

<operation id="1059" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:82  %zext_ln103_37 = zext i11 %add_ln103_26 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_37"/></StgValue>
</operation>

<operation id="1060" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:4  %sext_ln1117_23 = sext i8 %temp_V_load_23 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_23"/></StgValue>
</operation>

<operation id="1061" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:10  %sext_ln1118_134 = sext i8 %bias_V_addr_24_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_134"/></StgValue>
</operation>

<operation id="1062" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:11  %mul_ln1118_134 = mul i11 %sext_ln1118_134, %sext_ln1117_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_134"/></StgValue>
</operation>

<operation id="1063" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:12  %trunc_ln708_22 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_134, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="1064" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:13  %add_ln703_134 = add i8 %trunc_ln708_22, %add_ln703_133

]]></Node>
<StgValue><ssdm name="add_ln703_134"/></StgValue>
</operation>

<operation id="1065" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2:14  br label %.preheader.preheader.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1066" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:9  %bias_V_addr_25_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_25)

]]></Node>
<StgValue><ssdm name="bias_V_addr_25_read"/></StgValue>
</operation>

<operation id="1067" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:8  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="1068" st_id="43" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1069" st_id="43" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1070" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1071" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1072" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1073" st_id="43" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:4  %temp_V_load_31 = load i8* %temp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_31"/></StgValue>
</operation>

<operation id="1074" st_id="43" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1075" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:0  %add_ln92_53 = add i10 %select_ln75_13, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_53"/></StgValue>
</operation>

<operation id="1076" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:1  %zext_ln97_26 = zext i10 %add_ln92_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_26"/></StgValue>
</operation>

<operation id="1077" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:2  %temp_V_addr_33 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_26

]]></Node>
<StgValue><ssdm name="temp_V_addr_33"/></StgValue>
</operation>

<operation id="1078" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:3  %temp_V_load_32 = load i8* %temp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_32"/></StgValue>
</operation>

<operation id="1079" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:5  %add_ln1117_32 = add i33 %zext_ln103_37, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_32"/></StgValue>
</operation>

<operation id="1080" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:6  %sext_ln1117_105 = sext i33 %add_ln1117_32 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_105"/></StgValue>
</operation>

<operation id="1081" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:7  %bias_V_addr_33 = getelementptr i8* %input_V, i64 %sext_ln1117_105

]]></Node>
<StgValue><ssdm name="bias_V_addr_33"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1082" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:83  %add_ln103_27 = add i11 33, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_27"/></StgValue>
</operation>

<operation id="1083" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:84  %zext_ln103_38 = zext i11 %add_ln103_27 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_38"/></StgValue>
</operation>

<operation id="1084" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.2.2:0  %sum_3_2_1_2 = phi i8 [ %add_ln703_134, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2 ], [ %add_ln703_133, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_1_2"/></StgValue>
</operation>

<operation id="1085" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.2.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0, label %.preheader.2.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1086" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:4  %sext_ln1117_24 = sext i8 %temp_V_load_24 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_24"/></StgValue>
</operation>

<operation id="1087" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:10  %sext_ln1118_135 = sext i8 %bias_V_addr_25_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_135"/></StgValue>
</operation>

<operation id="1088" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:11  %mul_ln1118_135 = mul i11 %sext_ln1118_135, %sext_ln1117_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_135"/></StgValue>
</operation>

<operation id="1089" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:12  %trunc_ln708_23 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_135, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="1090" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:13  %add_ln703_135 = add i8 %trunc_ln708_23, %sum_3_2_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_135"/></StgValue>
</operation>

<operation id="1091" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0:14  br label %.preheader.2.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1092" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:9  %bias_V_addr_26_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_26)

]]></Node>
<StgValue><ssdm name="bias_V_addr_26_read"/></StgValue>
</operation>

<operation id="1093" st_id="44" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:8  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1094" st_id="44" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1095" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1096" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1097" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1098" st_id="44" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1099" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:3  %temp_V_load_32 = load i8* %temp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_32"/></StgValue>
</operation>

<operation id="1100" st_id="44" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1101" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:0  %add_ln92_54 = add i10 %select_ln75_14, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_54"/></StgValue>
</operation>

<operation id="1102" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:1  %zext_ln97_27 = zext i10 %add_ln92_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_27"/></StgValue>
</operation>

<operation id="1103" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:2  %temp_V_addr_34 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_27

]]></Node>
<StgValue><ssdm name="temp_V_addr_34"/></StgValue>
</operation>

<operation id="1104" st_id="44" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:3  %temp_V_load_33 = load i8* %temp_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_33"/></StgValue>
</operation>

<operation id="1105" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:5  %add_ln1117_33 = add i33 %zext_ln103_38, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_33"/></StgValue>
</operation>

<operation id="1106" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:6  %sext_ln1117_106 = sext i33 %add_ln1117_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_106"/></StgValue>
</operation>

<operation id="1107" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:7  %bias_V_addr_34 = getelementptr i8* %input_V, i64 %sext_ln1117_106

]]></Node>
<StgValue><ssdm name="bias_V_addr_34"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1108" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:85  %add_ln103_28 = add i11 34, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_28"/></StgValue>
</operation>

<operation id="1109" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:86  %zext_ln103_39 = zext i11 %add_ln103_28 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_39"/></StgValue>
</operation>

<operation id="1110" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.2.1:0  %sum_3_2_2_0 = phi i8 [ %add_ln703_135, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0 ], [ %sum_3_2_1_2, %.preheader.preheader.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_2_0"/></StgValue>
</operation>

<operation id="1111" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1, label %.preheader.2.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1112" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:4  %sext_ln1117_25 = sext i8 %temp_V_load_25 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_25"/></StgValue>
</operation>

<operation id="1113" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:10  %sext_ln1118_136 = sext i8 %bias_V_addr_26_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_136"/></StgValue>
</operation>

<operation id="1114" st_id="45" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:11  %mul_ln1118_136 = mul i11 %sext_ln1118_136, %sext_ln1117_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_136"/></StgValue>
</operation>

<operation id="1115" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:12  %trunc_ln708_24 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_136, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="1116" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:13  %add_ln703_136 = add i8 %trunc_ln708_24, %sum_3_2_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_136"/></StgValue>
</operation>

<operation id="1117" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1:14  br label %.preheader.2.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1118" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:9  %bias_V_addr_27_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_27)

]]></Node>
<StgValue><ssdm name="bias_V_addr_27_read"/></StgValue>
</operation>

<operation id="1119" st_id="45" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:8  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1120" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1121" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1122" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1123" st_id="45" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1124" st_id="45" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1125" st_id="45" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:3  %temp_V_load_33 = load i8* %temp_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_33"/></StgValue>
</operation>

<operation id="1126" st_id="45" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1127" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:0  %add_ln92_55 = add i10 %select_ln75_14, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_55"/></StgValue>
</operation>

<operation id="1128" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:1  %zext_ln97_28 = zext i10 %add_ln92_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_28"/></StgValue>
</operation>

<operation id="1129" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:2  %temp_V_addr_35 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_28

]]></Node>
<StgValue><ssdm name="temp_V_addr_35"/></StgValue>
</operation>

<operation id="1130" st_id="45" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:3  %temp_V_load_34 = load i8* %temp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_34"/></StgValue>
</operation>

<operation id="1131" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:5  %add_ln1117_34 = add i33 %zext_ln103_39, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_34"/></StgValue>
</operation>

<operation id="1132" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:6  %sext_ln1117_107 = sext i33 %add_ln1117_34 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_107"/></StgValue>
</operation>

<operation id="1133" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:7  %bias_V_addr_35 = getelementptr i8* %input_V, i64 %sext_ln1117_107

]]></Node>
<StgValue><ssdm name="bias_V_addr_35"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1134" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:87  %add_ln103_29 = add i11 35, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_29"/></StgValue>
</operation>

<operation id="1135" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:88  %zext_ln103_40 = zext i11 %add_ln103_29 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_40"/></StgValue>
</operation>

<operation id="1136" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.2.2:0  %sum_3_2_2_1 = phi i8 [ %add_ln703_136, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1 ], [ %sum_3_2_2_0, %.preheader.2.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_2_1"/></StgValue>
</operation>

<operation id="1137" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2, label %.preheader.2.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1138" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:4  %sext_ln1117_26 = sext i8 %temp_V_load_26 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_26"/></StgValue>
</operation>

<operation id="1139" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:10  %sext_ln1118_137 = sext i8 %bias_V_addr_27_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_137"/></StgValue>
</operation>

<operation id="1140" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:11  %mul_ln1118_137 = mul i11 %sext_ln1118_137, %sext_ln1117_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_137"/></StgValue>
</operation>

<operation id="1141" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:12  %trunc_ln708_25 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_137, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="1142" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:13  %add_ln703_137 = add i8 %trunc_ln708_25, %sum_3_2_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_137"/></StgValue>
</operation>

<operation id="1143" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2:14  br label %.preheader.2.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1144" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:9  %bias_V_addr_28_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_28)

]]></Node>
<StgValue><ssdm name="bias_V_addr_28_read"/></StgValue>
</operation>

<operation id="1145" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:8  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1146" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1147" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1148" st_id="46" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1149" st_id="46" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1150" st_id="46" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1151" st_id="46" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:3  %temp_V_load_34 = load i8* %temp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_34"/></StgValue>
</operation>

<operation id="1152" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1153" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:0  %add_ln92_56 = add i10 %select_ln75_14, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_56"/></StgValue>
</operation>

<operation id="1154" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:1  %zext_ln97_29 = zext i10 %add_ln92_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_29"/></StgValue>
</operation>

<operation id="1155" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:2  %temp_V_addr_36 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_29

]]></Node>
<StgValue><ssdm name="temp_V_addr_36"/></StgValue>
</operation>

<operation id="1156" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:3  %temp_V_load_35 = load i8* %temp_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_35"/></StgValue>
</operation>

<operation id="1157" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:5  %add_ln1117_35 = add i33 %zext_ln103_40, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_35"/></StgValue>
</operation>

<operation id="1158" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:6  %sext_ln1117_108 = sext i33 %add_ln1117_35 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_108"/></StgValue>
</operation>

<operation id="1159" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:7  %bias_V_addr_36 = getelementptr i8* %input_V, i64 %sext_ln1117_108

]]></Node>
<StgValue><ssdm name="bias_V_addr_36"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1160" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:89  %add_ln103_30 = add i11 36, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_30"/></StgValue>
</operation>

<operation id="1161" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:90  %zext_ln103_41 = zext i11 %add_ln103_30 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_41"/></StgValue>
</operation>

<operation id="1162" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.2.3:0  %sum_3_2_2_2 = phi i8 [ %add_ln703_137, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2 ], [ %sum_3_2_2_1, %.preheader.2.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_2_2_2"/></StgValue>
</operation>

<operation id="1163" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0, label %.preheader.3.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1164" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:4  %sext_ln1117_27 = sext i8 %temp_V_load_27 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_27"/></StgValue>
</operation>

<operation id="1165" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:10  %sext_ln1118_138 = sext i8 %bias_V_addr_28_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_138"/></StgValue>
</operation>

<operation id="1166" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:11  %mul_ln1118_138 = mul i11 %sext_ln1118_138, %sext_ln1117_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_138"/></StgValue>
</operation>

<operation id="1167" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:12  %trunc_ln708_26 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_138, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="1168" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:13  %add_ln703_138 = add i8 %trunc_ln708_26, %sum_3_2_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_138"/></StgValue>
</operation>

<operation id="1169" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0:14  br label %.preheader.3.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1170" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:9  %bias_V_addr_29_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_29)

]]></Node>
<StgValue><ssdm name="bias_V_addr_29_read"/></StgValue>
</operation>

<operation id="1171" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:8  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1172" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1173" st_id="47" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1174" st_id="47" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1175" st_id="47" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1176" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1177" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:3  %temp_V_load_35 = load i8* %temp_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_35"/></StgValue>
</operation>

<operation id="1178" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1179" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:0  %add_ln92_57 = add i10 %select_ln75_15, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_57"/></StgValue>
</operation>

<operation id="1180" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:1  %zext_ln97_30 = zext i10 %add_ln92_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_30"/></StgValue>
</operation>

<operation id="1181" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:2  %temp_V_addr_37 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_30

]]></Node>
<StgValue><ssdm name="temp_V_addr_37"/></StgValue>
</operation>

<operation id="1182" st_id="47" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:3  %temp_V_load_36 = load i8* %temp_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_36"/></StgValue>
</operation>

<operation id="1183" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:5  %add_ln1117_36 = add i33 %zext_ln103_41, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_36"/></StgValue>
</operation>

<operation id="1184" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:6  %sext_ln1117_109 = sext i33 %add_ln1117_36 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_109"/></StgValue>
</operation>

<operation id="1185" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:7  %bias_V_addr_37 = getelementptr i8* %input_V, i64 %sext_ln1117_109

]]></Node>
<StgValue><ssdm name="bias_V_addr_37"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1186" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:91  %add_ln103_31 = add i11 37, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_31"/></StgValue>
</operation>

<operation id="1187" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:92  %zext_ln103_42 = zext i11 %add_ln103_31 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_42"/></StgValue>
</operation>

<operation id="1188" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.0.1:0  %sum_3_3_0_0 = phi i8 [ %add_ln703_138, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0 ], [ %sum_3_2_2_2, %.preheader.2.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_0_0"/></StgValue>
</operation>

<operation id="1189" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1, label %.preheader.3.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1190" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:4  %sext_ln1117_28 = sext i8 %temp_V_load_28 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_28"/></StgValue>
</operation>

<operation id="1191" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:10  %sext_ln1118_139 = sext i8 %bias_V_addr_29_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_139"/></StgValue>
</operation>

<operation id="1192" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:11  %mul_ln1118_139 = mul i11 %sext_ln1118_139, %sext_ln1117_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_139"/></StgValue>
</operation>

<operation id="1193" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:12  %trunc_ln708_27 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_139, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="1194" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:13  %add_ln703_139 = add i8 %trunc_ln708_27, %sum_3_3_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_139"/></StgValue>
</operation>

<operation id="1195" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1:14  br label %.preheader.3.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1196" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:9  %bias_V_addr_30_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_30)

]]></Node>
<StgValue><ssdm name="bias_V_addr_30_read"/></StgValue>
</operation>

<operation id="1197" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:8  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1198" st_id="48" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1199" st_id="48" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1200" st_id="48" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1201" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1202" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1203" st_id="48" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:3  %temp_V_load_36 = load i8* %temp_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_36"/></StgValue>
</operation>

<operation id="1204" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1205" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:0  %add_ln92_58 = add i10 %select_ln75_15, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_58"/></StgValue>
</operation>

<operation id="1206" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:1  %zext_ln97_31 = zext i10 %add_ln92_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_31"/></StgValue>
</operation>

<operation id="1207" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:2  %temp_V_addr_38 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_31

]]></Node>
<StgValue><ssdm name="temp_V_addr_38"/></StgValue>
</operation>

<operation id="1208" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:3  %temp_V_load_37 = load i8* %temp_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_37"/></StgValue>
</operation>

<operation id="1209" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:5  %add_ln1117_37 = add i33 %zext_ln103_42, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_37"/></StgValue>
</operation>

<operation id="1210" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:6  %sext_ln1117_110 = sext i33 %add_ln1117_37 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_110"/></StgValue>
</operation>

<operation id="1211" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:7  %bias_V_addr_38 = getelementptr i8* %input_V, i64 %sext_ln1117_110

]]></Node>
<StgValue><ssdm name="bias_V_addr_38"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1212" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:93  %add_ln103_32 = add i11 38, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_32"/></StgValue>
</operation>

<operation id="1213" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:94  %zext_ln103_43 = zext i11 %add_ln103_32 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_43"/></StgValue>
</operation>

<operation id="1214" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.0.2:0  %sum_3_3_0_1 = phi i8 [ %add_ln703_139, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1 ], [ %sum_3_3_0_0, %.preheader.3.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_0_1"/></StgValue>
</operation>

<operation id="1215" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2, label %.preheader.preheader.3.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1216" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:4  %sext_ln1117_29 = sext i8 %temp_V_load_29 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_29"/></StgValue>
</operation>

<operation id="1217" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:10  %sext_ln1118_140 = sext i8 %bias_V_addr_30_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_140"/></StgValue>
</operation>

<operation id="1218" st_id="49" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:11  %mul_ln1118_140 = mul i11 %sext_ln1118_140, %sext_ln1117_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_140"/></StgValue>
</operation>

<operation id="1219" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:12  %trunc_ln708_28 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_140, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="1220" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:13  %add_ln703_140 = add i8 %trunc_ln708_28, %sum_3_3_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_140"/></StgValue>
</operation>

<operation id="1221" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2:14  br label %.preheader.preheader.3.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1222" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:9  %bias_V_addr_31_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_31)

]]></Node>
<StgValue><ssdm name="bias_V_addr_31_read"/></StgValue>
</operation>

<operation id="1223" st_id="49" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:9  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1224" st_id="49" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1225" st_id="49" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1226" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1227" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1228" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1229" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:3  %temp_V_load_37 = load i8* %temp_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_37"/></StgValue>
</operation>

<operation id="1230" st_id="49" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1231" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:0  %add_ln92_59 = add i10 %select_ln75_15, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_59"/></StgValue>
</operation>

<operation id="1232" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:1  %zext_ln97_32 = zext i10 %add_ln92_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_32"/></StgValue>
</operation>

<operation id="1233" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:2  %temp_V_addr_39 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_32

]]></Node>
<StgValue><ssdm name="temp_V_addr_39"/></StgValue>
</operation>

<operation id="1234" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:3  %temp_V_load_38 = load i8* %temp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_38"/></StgValue>
</operation>

<operation id="1235" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:5  %add_ln1117_38 = add i33 %zext_ln103_43, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_38"/></StgValue>
</operation>

<operation id="1236" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:6  %sext_ln1117_111 = sext i33 %add_ln1117_38 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_111"/></StgValue>
</operation>

<operation id="1237" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:7  %bias_V_addr_39 = getelementptr i8* %input_V, i64 %sext_ln1117_111

]]></Node>
<StgValue><ssdm name="bias_V_addr_39"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1238" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:95  %add_ln103_33 = add i11 39, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_33"/></StgValue>
</operation>

<operation id="1239" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:96  %zext_ln103_44 = zext i11 %add_ln103_33 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_44"/></StgValue>
</operation>

<operation id="1240" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.3.1:0  %sum_3_3_0_2 = phi i8 [ %add_ln703_140, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2 ], [ %sum_3_3_0_1, %.preheader.3.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_0_2"/></StgValue>
</operation>

<operation id="1241" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.3.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1242" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:4  %sext_ln1117_30 = sext i8 %temp_V_load_30 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_30"/></StgValue>
</operation>

<operation id="1243" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:10  %sext_ln1118_141 = sext i8 %bias_V_addr_31_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_141"/></StgValue>
</operation>

<operation id="1244" st_id="50" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:11  %mul_ln1118_141 = mul i11 %sext_ln1118_141, %sext_ln1117_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_141"/></StgValue>
</operation>

<operation id="1245" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:12  %trunc_ln708_29 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_141, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="1246" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:13  %add_ln703_141 = add i8 %trunc_ln708_29, %sum_3_3_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_141"/></StgValue>
</operation>

<operation id="1247" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1248" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:10  %bias_V_addr_32_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_32)

]]></Node>
<StgValue><ssdm name="bias_V_addr_32_read"/></StgValue>
</operation>

<operation id="1249" st_id="50" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:8  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1250" st_id="50" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1251" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1252" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1253" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1254" st_id="50" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1255" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:3  %temp_V_load_38 = load i8* %temp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_38"/></StgValue>
</operation>

<operation id="1256" st_id="50" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1257" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:0  %add_ln92_60 = add i10 %select_ln75_16, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_60"/></StgValue>
</operation>

<operation id="1258" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:1  %zext_ln97_33 = zext i10 %add_ln92_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_33"/></StgValue>
</operation>

<operation id="1259" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:2  %temp_V_addr_40 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_33

]]></Node>
<StgValue><ssdm name="temp_V_addr_40"/></StgValue>
</operation>

<operation id="1260" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:3  %temp_V_load_39 = load i8* %temp_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_39"/></StgValue>
</operation>

<operation id="1261" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:5  %add_ln1117_39 = add i33 %zext_ln103_44, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_39"/></StgValue>
</operation>

<operation id="1262" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:6  %sext_ln1117_112 = sext i33 %add_ln1117_39 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_112"/></StgValue>
</operation>

<operation id="1263" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:7  %bias_V_addr_40 = getelementptr i8* %input_V, i64 %sext_ln1117_112

]]></Node>
<StgValue><ssdm name="bias_V_addr_40"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1264" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:97  %add_ln103_34 = add i11 40, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_34"/></StgValue>
</operation>

<operation id="1265" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:98  %zext_ln103_45 = zext i11 %add_ln103_34 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_45"/></StgValue>
</operation>

<operation id="1266" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:0  %sum_3_3_1_0 = phi i8 [ %add_ln703_141, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0 ], [ %sum_3_3_0_2, %.preheader.preheader.3.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_1_0"/></StgValue>
</operation>

<operation id="1267" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:5  %sext_ln1117_31 = sext i8 %temp_V_load_31 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_31"/></StgValue>
</operation>

<operation id="1268" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:11  %sext_ln1118_142 = sext i8 %bias_V_addr_32_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_142"/></StgValue>
</operation>

<operation id="1269" st_id="51" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:12  %mul_ln1118_142 = mul i11 %sext_ln1118_142, %sext_ln1117_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_142"/></StgValue>
</operation>

<operation id="1270" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:13  %trunc_ln708_30 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_142, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="1271" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:14  %add_ln703_142 = add i8 %trunc_ln708_30, %sum_3_3_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_142"/></StgValue>
</operation>

<operation id="1272" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2, label %.preheader.preheader.3.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1273" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:9  %bias_V_addr_33_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_33)

]]></Node>
<StgValue><ssdm name="bias_V_addr_33_read"/></StgValue>
</operation>

<operation id="1274" st_id="51" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:8  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1275" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1276" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1277" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1278" st_id="51" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1279" st_id="51" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1280" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:3  %temp_V_load_39 = load i8* %temp_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_39"/></StgValue>
</operation>

<operation id="1281" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1282" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:1  %add_ln92_61 = add i10 %select_ln75_16, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_61"/></StgValue>
</operation>

<operation id="1283" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:2  %zext_ln97_34 = zext i10 %add_ln92_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_34"/></StgValue>
</operation>

<operation id="1284" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:3  %temp_V_addr_41 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_34

]]></Node>
<StgValue><ssdm name="temp_V_addr_41"/></StgValue>
</operation>

<operation id="1285" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:4  %temp_V_load_40 = load i8* %temp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_40"/></StgValue>
</operation>

<operation id="1286" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:6  %add_ln1117_40 = add i33 %zext_ln103_45, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_40"/></StgValue>
</operation>

<operation id="1287" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:7  %sext_ln1117_113 = sext i33 %add_ln1117_40 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_113"/></StgValue>
</operation>

<operation id="1288" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:8  %bias_V_addr_41 = getelementptr i8* %input_V, i64 %sext_ln1117_113

]]></Node>
<StgValue><ssdm name="bias_V_addr_41"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1289" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:99  %add_ln103_35 = add i11 41, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_35"/></StgValue>
</operation>

<operation id="1290" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:100  %zext_ln103_46 = zext i11 %add_ln103_35 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_46"/></StgValue>
</operation>

<operation id="1291" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:4  %sext_ln1117_32 = sext i8 %temp_V_load_32 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_32"/></StgValue>
</operation>

<operation id="1292" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:10  %sext_ln1118_143 = sext i8 %bias_V_addr_33_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_143"/></StgValue>
</operation>

<operation id="1293" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:11  %mul_ln1118_143 = mul i11 %sext_ln1118_143, %sext_ln1117_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_143"/></StgValue>
</operation>

<operation id="1294" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:12  %trunc_ln708_31 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_143, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="1295" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:13  %add_ln703_143 = add i8 %trunc_ln708_31, %add_ln703_142

]]></Node>
<StgValue><ssdm name="add_ln703_143"/></StgValue>
</operation>

<operation id="1296" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2:14  br label %.preheader.preheader.3.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1297" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:9  %bias_V_addr_34_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_34)

]]></Node>
<StgValue><ssdm name="bias_V_addr_34_read"/></StgValue>
</operation>

<operation id="1298" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:8  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1299" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1300" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1301" st_id="52" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1302" st_id="52" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1303" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1304" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:4  %temp_V_load_40 = load i8* %temp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_40"/></StgValue>
</operation>

<operation id="1305" st_id="52" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1306" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:0  %add_ln92_62 = add i10 %select_ln75_16, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_62"/></StgValue>
</operation>

<operation id="1307" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:1  %zext_ln97_35 = zext i10 %add_ln92_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_35"/></StgValue>
</operation>

<operation id="1308" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:2  %temp_V_addr_42 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_35

]]></Node>
<StgValue><ssdm name="temp_V_addr_42"/></StgValue>
</operation>

<operation id="1309" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:3  %temp_V_load_41 = load i8* %temp_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_41"/></StgValue>
</operation>

<operation id="1310" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:5  %add_ln1117_41 = add i33 %zext_ln103_46, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_41"/></StgValue>
</operation>

<operation id="1311" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:6  %sext_ln1117_114 = sext i33 %add_ln1117_41 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_114"/></StgValue>
</operation>

<operation id="1312" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:7  %bias_V_addr_42 = getelementptr i8* %input_V, i64 %sext_ln1117_114

]]></Node>
<StgValue><ssdm name="bias_V_addr_42"/></StgValue>
</operation>

<operation id="1313" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:0  %add_ln92_63 = add i10 %select_ln75_17, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_63"/></StgValue>
</operation>

<operation id="1314" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:0  %add_ln92_64 = add i10 %select_ln75_17, %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln92_64"/></StgValue>
</operation>

<operation id="1315" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:0  %add_ln92_65 = add i10 %select_ln75_17, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln92_65"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1316" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:101  %add_ln103_36 = add i11 42, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_36"/></StgValue>
</operation>

<operation id="1317" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:102  %zext_ln103_47 = zext i11 %add_ln103_36 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_47"/></StgValue>
</operation>

<operation id="1318" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.3.2:0  %sum_3_3_1_2 = phi i8 [ %add_ln703_143, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2 ], [ %add_ln703_142, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_1_2"/></StgValue>
</operation>

<operation id="1319" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.3.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0, label %.preheader.3.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1320" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:4  %sext_ln1117_33 = sext i8 %temp_V_load_33 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_33"/></StgValue>
</operation>

<operation id="1321" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:10  %sext_ln1118_144 = sext i8 %bias_V_addr_34_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_144"/></StgValue>
</operation>

<operation id="1322" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:11  %mul_ln1118_144 = mul i11 %sext_ln1118_144, %sext_ln1117_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_144"/></StgValue>
</operation>

<operation id="1323" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:12  %trunc_ln708_32 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_144, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="1324" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:13  %add_ln703_144 = add i8 %trunc_ln708_32, %sum_3_3_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_144"/></StgValue>
</operation>

<operation id="1325" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0:14  br label %.preheader.3.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1326" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:9  %bias_V_addr_35_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_35)

]]></Node>
<StgValue><ssdm name="bias_V_addr_35_read"/></StgValue>
</operation>

<operation id="1327" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:8  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1328" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1329" st_id="53" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1330" st_id="53" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1331" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1332" st_id="53" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1333" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:3  %temp_V_load_41 = load i8* %temp_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_41"/></StgValue>
</operation>

<operation id="1334" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1335" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:1  %zext_ln97_36 = zext i10 %add_ln92_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_36"/></StgValue>
</operation>

<operation id="1336" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:2  %temp_V_addr_43 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_36

]]></Node>
<StgValue><ssdm name="temp_V_addr_43"/></StgValue>
</operation>

<operation id="1337" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:3  %temp_V_load_42 = load i8* %temp_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_42"/></StgValue>
</operation>

<operation id="1338" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:5  %add_ln1117_42 = add i33 %zext_ln103_47, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_42"/></StgValue>
</operation>

<operation id="1339" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:6  %sext_ln1117_115 = sext i33 %add_ln1117_42 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_115"/></StgValue>
</operation>

<operation id="1340" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:7  %bias_V_addr_43 = getelementptr i8* %input_V, i64 %sext_ln1117_115

]]></Node>
<StgValue><ssdm name="bias_V_addr_43"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1341" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:103  %add_ln103_37 = add i11 43, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_37"/></StgValue>
</operation>

<operation id="1342" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:104  %zext_ln103_48 = zext i11 %add_ln103_37 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_48"/></StgValue>
</operation>

<operation id="1343" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.2.1:0  %sum_3_3_2_0 = phi i8 [ %add_ln703_144, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0 ], [ %sum_3_3_1_2, %.preheader.preheader.3.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_2_0"/></StgValue>
</operation>

<operation id="1344" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1, label %.preheader.3.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1345" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:4  %sext_ln1117_34 = sext i8 %temp_V_load_34 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_34"/></StgValue>
</operation>

<operation id="1346" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:10  %sext_ln1118_145 = sext i8 %bias_V_addr_35_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_145"/></StgValue>
</operation>

<operation id="1347" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:11  %mul_ln1118_145 = mul i11 %sext_ln1118_145, %sext_ln1117_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_145"/></StgValue>
</operation>

<operation id="1348" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:12  %trunc_ln708_33 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_145, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="1349" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:13  %add_ln703_145 = add i8 %trunc_ln708_33, %sum_3_3_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_145"/></StgValue>
</operation>

<operation id="1350" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1:14  br label %.preheader.3.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1351" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:9  %bias_V_addr_36_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_36)

]]></Node>
<StgValue><ssdm name="bias_V_addr_36_read"/></StgValue>
</operation>

<operation id="1352" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:8  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1353" st_id="54" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1354" st_id="54" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1355" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1356" st_id="54" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1357" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1358" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:3  %temp_V_load_42 = load i8* %temp_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_42"/></StgValue>
</operation>

<operation id="1359" st_id="54" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1360" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:1  %zext_ln97_37 = zext i10 %add_ln92_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_37"/></StgValue>
</operation>

<operation id="1361" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:2  %temp_V_addr_44 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_37

]]></Node>
<StgValue><ssdm name="temp_V_addr_44"/></StgValue>
</operation>

<operation id="1362" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:3  %temp_V_load_43 = load i8* %temp_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_43"/></StgValue>
</operation>

<operation id="1363" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:5  %add_ln1117_43 = add i33 %zext_ln103_48, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_43"/></StgValue>
</operation>

<operation id="1364" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:6  %sext_ln1117_116 = sext i33 %add_ln1117_43 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_116"/></StgValue>
</operation>

<operation id="1365" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:7  %bias_V_addr_44 = getelementptr i8* %input_V, i64 %sext_ln1117_116

]]></Node>
<StgValue><ssdm name="bias_V_addr_44"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1366" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:105  %add_ln103_38 = add i11 44, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_38"/></StgValue>
</operation>

<operation id="1367" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:106  %zext_ln103_49 = zext i11 %add_ln103_38 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_49"/></StgValue>
</operation>

<operation id="1368" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.2.2:0  %sum_3_3_2_1 = phi i8 [ %add_ln703_145, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1 ], [ %sum_3_3_2_0, %.preheader.3.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_2_1"/></StgValue>
</operation>

<operation id="1369" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2, label %.preheader.3.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1370" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:4  %sext_ln1117_35 = sext i8 %temp_V_load_35 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_35"/></StgValue>
</operation>

<operation id="1371" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:10  %sext_ln1118_146 = sext i8 %bias_V_addr_36_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_146"/></StgValue>
</operation>

<operation id="1372" st_id="55" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:11  %mul_ln1118_146 = mul i11 %sext_ln1118_146, %sext_ln1117_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="1373" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:12  %trunc_ln708_34 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_146, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="1374" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:13  %add_ln703_146 = add i8 %trunc_ln708_34, %sum_3_3_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_146"/></StgValue>
</operation>

<operation id="1375" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2:14  br label %.preheader.3.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1376" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:9  %bias_V_addr_37_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_37)

]]></Node>
<StgValue><ssdm name="bias_V_addr_37_read"/></StgValue>
</operation>

<operation id="1377" st_id="55" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:8  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1378" st_id="55" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1379" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1380" st_id="55" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1381" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1382" st_id="55" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1383" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:3  %temp_V_load_43 = load i8* %temp_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_43"/></StgValue>
</operation>

<operation id="1384" st_id="55" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1385" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:1  %zext_ln97_38 = zext i10 %add_ln92_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_38"/></StgValue>
</operation>

<operation id="1386" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:2  %temp_V_addr_45 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_38

]]></Node>
<StgValue><ssdm name="temp_V_addr_45"/></StgValue>
</operation>

<operation id="1387" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:3  %temp_V_load_44 = load i8* %temp_V_addr_45, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_44"/></StgValue>
</operation>

<operation id="1388" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:5  %add_ln1117_44 = add i33 %zext_ln103_49, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_44"/></StgValue>
</operation>

<operation id="1389" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:6  %sext_ln1117_117 = sext i33 %add_ln1117_44 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_117"/></StgValue>
</operation>

<operation id="1390" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:7  %bias_V_addr_45 = getelementptr i8* %input_V, i64 %sext_ln1117_117

]]></Node>
<StgValue><ssdm name="bias_V_addr_45"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1391" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:107  %add_ln103_39 = add i11 45, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_39"/></StgValue>
</operation>

<operation id="1392" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:108  %zext_ln103_50 = zext i11 %add_ln103_39 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_50"/></StgValue>
</operation>

<operation id="1393" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="5">
<![CDATA[
hls_label_2_begin:278  %sext_ln89 = sext i5 %add_ln89 to i11

]]></Node>
<StgValue><ssdm name="sext_ln89"/></StgValue>
</operation>

<operation id="1394" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.2.3:0  %sum_3_3_2_2 = phi i8 [ %add_ln703_146, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2 ], [ %sum_3_3_2_1, %.preheader.3.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_3_2_2"/></StgValue>
</operation>

<operation id="1395" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0, label %.preheader.4.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1396" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:4  %sext_ln1117_36 = sext i8 %temp_V_load_36 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_36"/></StgValue>
</operation>

<operation id="1397" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:10  %sext_ln1118_147 = sext i8 %bias_V_addr_37_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_147"/></StgValue>
</operation>

<operation id="1398" st_id="56" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:11  %mul_ln1118_147 = mul i11 %sext_ln1118_147, %sext_ln1117_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="1399" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:12  %trunc_ln708_35 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_147, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="1400" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:13  %add_ln703_147 = add i8 %trunc_ln708_35, %sum_3_3_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_147"/></StgValue>
</operation>

<operation id="1401" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0:14  br label %.preheader.4.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1402" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:9  %bias_V_addr_38_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_38)

]]></Node>
<StgValue><ssdm name="bias_V_addr_38_read"/></StgValue>
</operation>

<operation id="1403" st_id="56" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:8  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1404" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1405" st_id="56" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1406" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1407" st_id="56" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1408" st_id="56" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1409" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:3  %temp_V_load_44 = load i8* %temp_V_addr_45, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_44"/></StgValue>
</operation>

<operation id="1410" st_id="56" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1411" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:0  %add_ln92_66 = add i11 %select_ln75_18, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_66"/></StgValue>
</operation>

<operation id="1412" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:1  %zext_ln97_39 = zext i11 %add_ln92_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_39"/></StgValue>
</operation>

<operation id="1413" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:2  %temp_V_addr_46 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_39

]]></Node>
<StgValue><ssdm name="temp_V_addr_46"/></StgValue>
</operation>

<operation id="1414" st_id="56" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:3  %temp_V_load_45 = load i8* %temp_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_45"/></StgValue>
</operation>

<operation id="1415" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:5  %add_ln1117_45 = add i33 %zext_ln103_50, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_45"/></StgValue>
</operation>

<operation id="1416" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:6  %sext_ln1117_118 = sext i33 %add_ln1117_45 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_118"/></StgValue>
</operation>

<operation id="1417" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:7  %bias_V_addr_46 = getelementptr i8* %input_V, i64 %sext_ln1117_118

]]></Node>
<StgValue><ssdm name="bias_V_addr_46"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1418" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:109  %add_ln103_40 = add i11 46, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_40"/></StgValue>
</operation>

<operation id="1419" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:110  %zext_ln103_51 = zext i11 %add_ln103_40 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_51"/></StgValue>
</operation>

<operation id="1420" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="4">
<![CDATA[
hls_label_2_begin:266  %zext_ln77 = zext i4 %select_ln75 to i11

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="1421" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.0.1:0  %sum_3_4_0_0 = phi i8 [ %add_ln703_147, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0 ], [ %sum_3_3_2_2, %.preheader.3.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_0_0"/></StgValue>
</operation>

<operation id="1422" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1, label %.preheader.4.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1423" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:4  %sext_ln1117_37 = sext i8 %temp_V_load_37 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_37"/></StgValue>
</operation>

<operation id="1424" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:10  %sext_ln1118_148 = sext i8 %bias_V_addr_38_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_148"/></StgValue>
</operation>

<operation id="1425" st_id="57" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:11  %mul_ln1118_148 = mul i11 %sext_ln1118_148, %sext_ln1117_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>

<operation id="1426" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:12  %trunc_ln708_36 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_148, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="1427" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:13  %add_ln703_148 = add i8 %trunc_ln708_36, %sum_3_4_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_148"/></StgValue>
</operation>

<operation id="1428" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1:14  br label %.preheader.4.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1429" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:9  %bias_V_addr_39_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_39)

]]></Node>
<StgValue><ssdm name="bias_V_addr_39_read"/></StgValue>
</operation>

<operation id="1430" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:8  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="1431" st_id="57" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1432" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1433" st_id="57" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1434" st_id="57" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1435" st_id="57" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1436" st_id="57" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:3  %temp_V_load_45 = load i8* %temp_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_45"/></StgValue>
</operation>

<operation id="1437" st_id="57" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1438" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:0  %add_ln92_67 = add i11 %select_ln75_18, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_67"/></StgValue>
</operation>

<operation id="1439" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:1  %zext_ln97_40 = zext i11 %add_ln92_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_40"/></StgValue>
</operation>

<operation id="1440" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:2  %temp_V_addr_47 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_40

]]></Node>
<StgValue><ssdm name="temp_V_addr_47"/></StgValue>
</operation>

<operation id="1441" st_id="57" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:3  %temp_V_load_46 = load i8* %temp_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_46"/></StgValue>
</operation>

<operation id="1442" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:5  %add_ln1117_46 = add i33 %zext_ln103_51, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_46"/></StgValue>
</operation>

<operation id="1443" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:6  %sext_ln1117_119 = sext i33 %add_ln1117_46 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_119"/></StgValue>
</operation>

<operation id="1444" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:7  %bias_V_addr_47 = getelementptr i8* %input_V, i64 %sext_ln1117_119

]]></Node>
<StgValue><ssdm name="bias_V_addr_47"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1445" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:111  %add_ln103_41 = add i11 47, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_41"/></StgValue>
</operation>

<operation id="1446" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:112  %zext_ln103_52 = zext i11 %add_ln103_41 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_52"/></StgValue>
</operation>

<operation id="1447" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="4">
<![CDATA[
.preheader.0.0.1:2  %zext_ln89 = zext i4 %w to i11

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="1448" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.0.2:0  %sum_3_4_0_1 = phi i8 [ %add_ln703_148, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1 ], [ %sum_3_4_0_0, %.preheader.4.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_0_1"/></StgValue>
</operation>

<operation id="1449" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2, label %.preheader.preheader.4.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1450" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:4  %sext_ln1117_38 = sext i8 %temp_V_load_38 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_38"/></StgValue>
</operation>

<operation id="1451" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:10  %sext_ln1118_149 = sext i8 %bias_V_addr_39_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_149"/></StgValue>
</operation>

<operation id="1452" st_id="58" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:11  %mul_ln1118_149 = mul i11 %sext_ln1118_149, %sext_ln1117_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_149"/></StgValue>
</operation>

<operation id="1453" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:12  %trunc_ln708_37 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_149, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="1454" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:13  %add_ln703_149 = add i8 %trunc_ln708_37, %sum_3_4_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_149"/></StgValue>
</operation>

<operation id="1455" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2:14  br label %.preheader.preheader.4.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1456" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:9  %bias_V_addr_40_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_40)

]]></Node>
<StgValue><ssdm name="bias_V_addr_40_read"/></StgValue>
</operation>

<operation id="1457" st_id="58" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:9  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="1458" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1459" st_id="58" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1460" st_id="58" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1461" st_id="58" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1462" st_id="58" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1463" st_id="58" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:3  %temp_V_load_46 = load i8* %temp_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_46"/></StgValue>
</operation>

<operation id="1464" st_id="58" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1465" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:0  %add_ln92_68 = add i11 %select_ln75_18, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_68"/></StgValue>
</operation>

<operation id="1466" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:1  %zext_ln97_41 = zext i11 %add_ln92_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_41"/></StgValue>
</operation>

<operation id="1467" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:2  %temp_V_addr_48 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_41

]]></Node>
<StgValue><ssdm name="temp_V_addr_48"/></StgValue>
</operation>

<operation id="1468" st_id="58" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:3  %temp_V_load_47 = load i8* %temp_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_47"/></StgValue>
</operation>

<operation id="1469" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:5  %add_ln1117_47 = add i33 %zext_ln103_52, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_47"/></StgValue>
</operation>

<operation id="1470" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:6  %sext_ln1117_120 = sext i33 %add_ln1117_47 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_120"/></StgValue>
</operation>

<operation id="1471" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:7  %bias_V_addr_48 = getelementptr i8* %input_V, i64 %sext_ln1117_120

]]></Node>
<StgValue><ssdm name="bias_V_addr_48"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1472" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:113  %add_ln103_42 = add i11 48, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_42"/></StgValue>
</operation>

<operation id="1473" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:114  %zext_ln103_53 = zext i11 %add_ln103_42 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_53"/></StgValue>
</operation>

<operation id="1474" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.4.1:0  %sum_3_4_0_2 = phi i8 [ %add_ln703_149, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2 ], [ %sum_3_4_0_1, %.preheader.4.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_0_2"/></StgValue>
</operation>

<operation id="1475" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.4.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1476" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:4  %sext_ln1117_39 = sext i8 %temp_V_load_39 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_39"/></StgValue>
</operation>

<operation id="1477" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:10  %sext_ln1118_150 = sext i8 %bias_V_addr_40_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_150"/></StgValue>
</operation>

<operation id="1478" st_id="59" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:11  %mul_ln1118_150 = mul i11 %sext_ln1118_150, %sext_ln1117_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_150"/></StgValue>
</operation>

<operation id="1479" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:12  %trunc_ln708_38 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_150, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="1480" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:13  %add_ln703_150 = add i8 %trunc_ln708_38, %sum_3_4_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_150"/></StgValue>
</operation>

<operation id="1481" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1482" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:10  %bias_V_addr_41_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_41)

]]></Node>
<StgValue><ssdm name="bias_V_addr_41_read"/></StgValue>
</operation>

<operation id="1483" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:8  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="1484" st_id="59" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1485" st_id="59" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1486" st_id="59" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1487" st_id="59" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1488" st_id="59" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1489" st_id="59" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:3  %temp_V_load_47 = load i8* %temp_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_47"/></StgValue>
</operation>

<operation id="1490" st_id="59" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1491" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:0  %add_ln92_69 = add i11 %select_ln75_19, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_69"/></StgValue>
</operation>

<operation id="1492" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:1  %zext_ln97_42 = zext i11 %add_ln92_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_42"/></StgValue>
</operation>

<operation id="1493" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:2  %temp_V_addr_49 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_42

]]></Node>
<StgValue><ssdm name="temp_V_addr_49"/></StgValue>
</operation>

<operation id="1494" st_id="59" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:3  %temp_V_load_48 = load i8* %temp_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_48"/></StgValue>
</operation>

<operation id="1495" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:5  %add_ln1117_48 = add i33 %zext_ln103_53, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_48"/></StgValue>
</operation>

<operation id="1496" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:6  %sext_ln1117_121 = sext i33 %add_ln1117_48 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_121"/></StgValue>
</operation>

<operation id="1497" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:7  %bias_V_addr_49 = getelementptr i8* %input_V, i64 %sext_ln1117_121

]]></Node>
<StgValue><ssdm name="bias_V_addr_49"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1498" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:115  %add_ln103_43 = add i11 49, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_43"/></StgValue>
</operation>

<operation id="1499" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:116  %zext_ln103_54 = zext i11 %add_ln103_43 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_54"/></StgValue>
</operation>

<operation id="1500" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:0  %sum_3_4_1_0 = phi i8 [ %add_ln703_150, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0 ], [ %sum_3_4_0_2, %.preheader.preheader.4.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_1_0"/></StgValue>
</operation>

<operation id="1501" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:5  %sext_ln1117_40 = sext i8 %temp_V_load_40 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_40"/></StgValue>
</operation>

<operation id="1502" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:11  %sext_ln1118_151 = sext i8 %bias_V_addr_41_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_151"/></StgValue>
</operation>

<operation id="1503" st_id="60" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:12  %mul_ln1118_151 = mul i11 %sext_ln1118_151, %sext_ln1117_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_151"/></StgValue>
</operation>

<operation id="1504" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:13  %trunc_ln708_39 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_151, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_39"/></StgValue>
</operation>

<operation id="1505" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:14  %add_ln703_151 = add i8 %trunc_ln708_39, %sum_3_4_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_151"/></StgValue>
</operation>

<operation id="1506" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2, label %.preheader.preheader.4.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1507" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:9  %bias_V_addr_42_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_42)

]]></Node>
<StgValue><ssdm name="bias_V_addr_42_read"/></StgValue>
</operation>

<operation id="1508" st_id="60" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:8  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="1509" st_id="60" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1510" st_id="60" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1511" st_id="60" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1512" st_id="60" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1513" st_id="60" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1514" st_id="60" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:3  %temp_V_load_48 = load i8* %temp_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_48"/></StgValue>
</operation>

<operation id="1515" st_id="60" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1516" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:1  %add_ln92_70 = add i11 %select_ln75_19, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_70"/></StgValue>
</operation>

<operation id="1517" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:2  %zext_ln97_43 = zext i11 %add_ln92_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_43"/></StgValue>
</operation>

<operation id="1518" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:3  %temp_V_addr_50 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_43

]]></Node>
<StgValue><ssdm name="temp_V_addr_50"/></StgValue>
</operation>

<operation id="1519" st_id="60" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:4  %temp_V_load_49 = load i8* %temp_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_49"/></StgValue>
</operation>

<operation id="1520" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:6  %add_ln1117_49 = add i33 %zext_ln103_54, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_49"/></StgValue>
</operation>

<operation id="1521" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:7  %sext_ln1117_122 = sext i33 %add_ln1117_49 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_122"/></StgValue>
</operation>

<operation id="1522" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:8  %bias_V_addr_50 = getelementptr i8* %input_V, i64 %sext_ln1117_122

]]></Node>
<StgValue><ssdm name="bias_V_addr_50"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1523" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:117  %add_ln103_44 = add i11 50, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_44"/></StgValue>
</operation>

<operation id="1524" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:118  %zext_ln103_55 = zext i11 %add_ln103_44 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_55"/></StgValue>
</operation>

<operation id="1525" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:4  %sext_ln1117_41 = sext i8 %temp_V_load_41 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_41"/></StgValue>
</operation>

<operation id="1526" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:10  %sext_ln1118_152 = sext i8 %bias_V_addr_42_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_152"/></StgValue>
</operation>

<operation id="1527" st_id="61" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:11  %mul_ln1118_152 = mul i11 %sext_ln1118_152, %sext_ln1117_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_152"/></StgValue>
</operation>

<operation id="1528" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:12  %trunc_ln708_40 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_152, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_40"/></StgValue>
</operation>

<operation id="1529" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:13  %add_ln703_152 = add i8 %trunc_ln708_40, %add_ln703_151

]]></Node>
<StgValue><ssdm name="add_ln703_152"/></StgValue>
</operation>

<operation id="1530" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2:14  br label %.preheader.preheader.4.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1531" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:9  %bias_V_addr_43_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_43)

]]></Node>
<StgValue><ssdm name="bias_V_addr_43_read"/></StgValue>
</operation>

<operation id="1532" st_id="61" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:8  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="1533" st_id="61" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1534" st_id="61" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1535" st_id="61" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1536" st_id="61" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1537" st_id="61" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1538" st_id="61" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:4  %temp_V_load_49 = load i8* %temp_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_49"/></StgValue>
</operation>

<operation id="1539" st_id="61" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1540" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:0  %add_ln92_71 = add i11 %select_ln75_19, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_71"/></StgValue>
</operation>

<operation id="1541" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:1  %zext_ln97_44 = zext i11 %add_ln92_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_44"/></StgValue>
</operation>

<operation id="1542" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:2  %temp_V_addr_51 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_44

]]></Node>
<StgValue><ssdm name="temp_V_addr_51"/></StgValue>
</operation>

<operation id="1543" st_id="61" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:3  %temp_V_load_50 = load i8* %temp_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_50"/></StgValue>
</operation>

<operation id="1544" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:5  %add_ln1117_50 = add i33 %zext_ln103_55, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_50"/></StgValue>
</operation>

<operation id="1545" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:6  %sext_ln1117_123 = sext i33 %add_ln1117_50 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_123"/></StgValue>
</operation>

<operation id="1546" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:7  %bias_V_addr_51 = getelementptr i8* %input_V, i64 %sext_ln1117_123

]]></Node>
<StgValue><ssdm name="bias_V_addr_51"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1547" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:119  %add_ln103_45 = add i11 51, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_45"/></StgValue>
</operation>

<operation id="1548" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:120  %zext_ln103_56 = zext i11 %add_ln103_45 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_56"/></StgValue>
</operation>

<operation id="1549" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.4.2:0  %sum_3_4_1_2 = phi i8 [ %add_ln703_152, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2 ], [ %add_ln703_151, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_1_2"/></StgValue>
</operation>

<operation id="1550" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.4.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0, label %.preheader.4.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1551" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:4  %sext_ln1117_42 = sext i8 %temp_V_load_42 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_42"/></StgValue>
</operation>

<operation id="1552" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:10  %sext_ln1118_153 = sext i8 %bias_V_addr_43_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_153"/></StgValue>
</operation>

<operation id="1553" st_id="62" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:11  %mul_ln1118_153 = mul i11 %sext_ln1118_153, %sext_ln1117_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_153"/></StgValue>
</operation>

<operation id="1554" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:12  %trunc_ln708_41 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_153, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_41"/></StgValue>
</operation>

<operation id="1555" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:13  %add_ln703_153 = add i8 %trunc_ln708_41, %sum_3_4_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_153"/></StgValue>
</operation>

<operation id="1556" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0:14  br label %.preheader.4.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1557" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:9  %bias_V_addr_44_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_44)

]]></Node>
<StgValue><ssdm name="bias_V_addr_44_read"/></StgValue>
</operation>

<operation id="1558" st_id="62" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:8  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="1559" st_id="62" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1560" st_id="62" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1561" st_id="62" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1562" st_id="62" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1563" st_id="62" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1564" st_id="62" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:3  %temp_V_load_50 = load i8* %temp_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_50"/></StgValue>
</operation>

<operation id="1565" st_id="62" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1566" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:0  %add_ln92_72 = add i11 %select_ln75_20, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_72"/></StgValue>
</operation>

<operation id="1567" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:1  %zext_ln97_45 = zext i11 %add_ln92_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_45"/></StgValue>
</operation>

<operation id="1568" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:2  %temp_V_addr_52 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_45

]]></Node>
<StgValue><ssdm name="temp_V_addr_52"/></StgValue>
</operation>

<operation id="1569" st_id="62" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:3  %temp_V_load_51 = load i8* %temp_V_addr_52, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_51"/></StgValue>
</operation>

<operation id="1570" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:5  %add_ln1117_51 = add i33 %zext_ln103_56, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_51"/></StgValue>
</operation>

<operation id="1571" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:6  %sext_ln1117_124 = sext i33 %add_ln1117_51 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_124"/></StgValue>
</operation>

<operation id="1572" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:7  %bias_V_addr_52 = getelementptr i8* %input_V, i64 %sext_ln1117_124

]]></Node>
<StgValue><ssdm name="bias_V_addr_52"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1573" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:121  %add_ln103_46 = add i11 52, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_46"/></StgValue>
</operation>

<operation id="1574" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:122  %zext_ln103_57 = zext i11 %add_ln103_46 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_57"/></StgValue>
</operation>

<operation id="1575" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.2.1:0  %sum_3_4_2_0 = phi i8 [ %add_ln703_153, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0 ], [ %sum_3_4_1_2, %.preheader.preheader.4.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_2_0"/></StgValue>
</operation>

<operation id="1576" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1, label %.preheader.4.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1577" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:4  %sext_ln1117_43 = sext i8 %temp_V_load_43 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_43"/></StgValue>
</operation>

<operation id="1578" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:10  %sext_ln1118_154 = sext i8 %bias_V_addr_44_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_154"/></StgValue>
</operation>

<operation id="1579" st_id="63" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:11  %mul_ln1118_154 = mul i11 %sext_ln1118_154, %sext_ln1117_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_154"/></StgValue>
</operation>

<operation id="1580" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:12  %trunc_ln708_42 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_154, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_42"/></StgValue>
</operation>

<operation id="1581" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:13  %add_ln703_154 = add i8 %trunc_ln708_42, %sum_3_4_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_154"/></StgValue>
</operation>

<operation id="1582" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1:14  br label %.preheader.4.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1583" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:9  %bias_V_addr_45_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_45)

]]></Node>
<StgValue><ssdm name="bias_V_addr_45_read"/></StgValue>
</operation>

<operation id="1584" st_id="63" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:8  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="1585" st_id="63" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1586" st_id="63" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1587" st_id="63" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1588" st_id="63" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1589" st_id="63" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1590" st_id="63" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:3  %temp_V_load_51 = load i8* %temp_V_addr_52, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_51"/></StgValue>
</operation>

<operation id="1591" st_id="63" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1592" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:0  %add_ln92_73 = add i11 %select_ln75_20, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_73"/></StgValue>
</operation>

<operation id="1593" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:1  %zext_ln97_46 = zext i11 %add_ln92_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_46"/></StgValue>
</operation>

<operation id="1594" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:2  %temp_V_addr_53 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_46

]]></Node>
<StgValue><ssdm name="temp_V_addr_53"/></StgValue>
</operation>

<operation id="1595" st_id="63" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:3  %temp_V_load_52 = load i8* %temp_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_52"/></StgValue>
</operation>

<operation id="1596" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:5  %add_ln1117_52 = add i33 %zext_ln103_57, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_52"/></StgValue>
</operation>

<operation id="1597" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:6  %sext_ln1117_125 = sext i33 %add_ln1117_52 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_125"/></StgValue>
</operation>

<operation id="1598" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:7  %bias_V_addr_53 = getelementptr i8* %input_V, i64 %sext_ln1117_125

]]></Node>
<StgValue><ssdm name="bias_V_addr_53"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1599" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:123  %add_ln103_47 = add i11 53, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_47"/></StgValue>
</operation>

<operation id="1600" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:124  %zext_ln103_58 = zext i11 %add_ln103_47 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_58"/></StgValue>
</operation>

<operation id="1601" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.2.2:0  %sum_3_4_2_1 = phi i8 [ %add_ln703_154, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1 ], [ %sum_3_4_2_0, %.preheader.4.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_2_1"/></StgValue>
</operation>

<operation id="1602" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2, label %.preheader.4.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1603" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:4  %sext_ln1117_44 = sext i8 %temp_V_load_44 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_44"/></StgValue>
</operation>

<operation id="1604" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:10  %sext_ln1118_155 = sext i8 %bias_V_addr_45_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_155"/></StgValue>
</operation>

<operation id="1605" st_id="64" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:11  %mul_ln1118_155 = mul i11 %sext_ln1118_155, %sext_ln1117_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_155"/></StgValue>
</operation>

<operation id="1606" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:12  %trunc_ln708_43 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_155, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_43"/></StgValue>
</operation>

<operation id="1607" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:13  %add_ln703_155 = add i8 %trunc_ln708_43, %sum_3_4_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_155"/></StgValue>
</operation>

<operation id="1608" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2:14  br label %.preheader.4.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1609" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:9  %bias_V_addr_46_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_46)

]]></Node>
<StgValue><ssdm name="bias_V_addr_46_read"/></StgValue>
</operation>

<operation id="1610" st_id="64" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:8  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="1611" st_id="64" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1612" st_id="64" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1613" st_id="64" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1614" st_id="64" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1615" st_id="64" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1616" st_id="64" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:3  %temp_V_load_52 = load i8* %temp_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_52"/></StgValue>
</operation>

<operation id="1617" st_id="64" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1618" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:0  %add_ln92_74 = add i11 %select_ln75_20, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_74"/></StgValue>
</operation>

<operation id="1619" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:1  %zext_ln97_47 = zext i11 %add_ln92_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_47"/></StgValue>
</operation>

<operation id="1620" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:2  %temp_V_addr_54 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_47

]]></Node>
<StgValue><ssdm name="temp_V_addr_54"/></StgValue>
</operation>

<operation id="1621" st_id="64" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:3  %temp_V_load_53 = load i8* %temp_V_addr_54, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_53"/></StgValue>
</operation>

<operation id="1622" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:5  %add_ln1117_53 = add i33 %zext_ln103_58, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_53"/></StgValue>
</operation>

<operation id="1623" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:6  %sext_ln1117_126 = sext i33 %add_ln1117_53 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_126"/></StgValue>
</operation>

<operation id="1624" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:7  %bias_V_addr_54 = getelementptr i8* %input_V, i64 %sext_ln1117_126

]]></Node>
<StgValue><ssdm name="bias_V_addr_54"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1625" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:125  %add_ln103_48 = add i11 54, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_48"/></StgValue>
</operation>

<operation id="1626" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:126  %zext_ln103_59 = zext i11 %add_ln103_48 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_59"/></StgValue>
</operation>

<operation id="1627" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.2.3:0  %sum_3_4_2_2 = phi i8 [ %add_ln703_155, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2 ], [ %sum_3_4_2_1, %.preheader.4.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_4_2_2"/></StgValue>
</operation>

<operation id="1628" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0, label %.preheader.5.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1629" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:4  %sext_ln1117_45 = sext i8 %temp_V_load_45 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_45"/></StgValue>
</operation>

<operation id="1630" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:10  %sext_ln1118_156 = sext i8 %bias_V_addr_46_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_156"/></StgValue>
</operation>

<operation id="1631" st_id="65" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:11  %mul_ln1118_156 = mul i11 %sext_ln1118_156, %sext_ln1117_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_156"/></StgValue>
</operation>

<operation id="1632" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:12  %trunc_ln708_44 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_156, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_44"/></StgValue>
</operation>

<operation id="1633" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:13  %add_ln703_156 = add i8 %trunc_ln708_44, %sum_3_4_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_156"/></StgValue>
</operation>

<operation id="1634" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0:14  br label %.preheader.5.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1635" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:9  %bias_V_addr_47_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_47)

]]></Node>
<StgValue><ssdm name="bias_V_addr_47_read"/></StgValue>
</operation>

<operation id="1636" st_id="65" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:8  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="1637" st_id="65" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1638" st_id="65" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1639" st_id="65" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1640" st_id="65" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1641" st_id="65" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1642" st_id="65" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:3  %temp_V_load_53 = load i8* %temp_V_addr_54, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_53"/></StgValue>
</operation>

<operation id="1643" st_id="65" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1644" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:0  %add_ln92_75 = add i11 %select_ln75_21, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_75"/></StgValue>
</operation>

<operation id="1645" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:1  %zext_ln97_48 = zext i11 %add_ln92_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_48"/></StgValue>
</operation>

<operation id="1646" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:2  %temp_V_addr_55 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_48

]]></Node>
<StgValue><ssdm name="temp_V_addr_55"/></StgValue>
</operation>

<operation id="1647" st_id="65" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:3  %temp_V_load_54 = load i8* %temp_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_54"/></StgValue>
</operation>

<operation id="1648" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:5  %add_ln1117_54 = add i33 %zext_ln103_59, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_54"/></StgValue>
</operation>

<operation id="1649" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:6  %sext_ln1117_127 = sext i33 %add_ln1117_54 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_127"/></StgValue>
</operation>

<operation id="1650" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:7  %bias_V_addr_55 = getelementptr i8* %input_V, i64 %sext_ln1117_127

]]></Node>
<StgValue><ssdm name="bias_V_addr_55"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1651" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:127  %add_ln103_49 = add i11 55, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_49"/></StgValue>
</operation>

<operation id="1652" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:128  %zext_ln103_60 = zext i11 %add_ln103_49 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_60"/></StgValue>
</operation>

<operation id="1653" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.0.1:0  %sum_3_5_0_0 = phi i8 [ %add_ln703_156, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0 ], [ %sum_3_4_2_2, %.preheader.4.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_0_0"/></StgValue>
</operation>

<operation id="1654" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1, label %.preheader.5.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1655" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:4  %sext_ln1117_46 = sext i8 %temp_V_load_46 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_46"/></StgValue>
</operation>

<operation id="1656" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:10  %sext_ln1118_157 = sext i8 %bias_V_addr_47_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_157"/></StgValue>
</operation>

<operation id="1657" st_id="66" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:11  %mul_ln1118_157 = mul i11 %sext_ln1118_157, %sext_ln1117_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_157"/></StgValue>
</operation>

<operation id="1658" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:12  %trunc_ln708_45 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_157, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_45"/></StgValue>
</operation>

<operation id="1659" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:13  %add_ln703_157 = add i8 %trunc_ln708_45, %sum_3_5_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_157"/></StgValue>
</operation>

<operation id="1660" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1:14  br label %.preheader.5.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1661" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:9  %bias_V_addr_48_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_48)

]]></Node>
<StgValue><ssdm name="bias_V_addr_48_read"/></StgValue>
</operation>

<operation id="1662" st_id="66" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:8  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="1663" st_id="66" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1664" st_id="66" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1665" st_id="66" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1666" st_id="66" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1667" st_id="66" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1668" st_id="66" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:3  %temp_V_load_54 = load i8* %temp_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_54"/></StgValue>
</operation>

<operation id="1669" st_id="66" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1670" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:0  %add_ln92_76 = add i11 %select_ln75_21, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_76"/></StgValue>
</operation>

<operation id="1671" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:1  %zext_ln97_49 = zext i11 %add_ln92_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_49"/></StgValue>
</operation>

<operation id="1672" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:2  %temp_V_addr_56 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_49

]]></Node>
<StgValue><ssdm name="temp_V_addr_56"/></StgValue>
</operation>

<operation id="1673" st_id="66" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:3  %temp_V_load_55 = load i8* %temp_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_55"/></StgValue>
</operation>

<operation id="1674" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:5  %add_ln1117_55 = add i33 %zext_ln103_60, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_55"/></StgValue>
</operation>

<operation id="1675" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:6  %sext_ln1117_128 = sext i33 %add_ln1117_55 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_128"/></StgValue>
</operation>

<operation id="1676" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:7  %bias_V_addr_56 = getelementptr i8* %input_V, i64 %sext_ln1117_128

]]></Node>
<StgValue><ssdm name="bias_V_addr_56"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1677" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:129  %add_ln103_50 = add i11 56, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_50"/></StgValue>
</operation>

<operation id="1678" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:130  %zext_ln103_61 = zext i11 %add_ln103_50 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_61"/></StgValue>
</operation>

<operation id="1679" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.0.2:0  %sum_3_5_0_1 = phi i8 [ %add_ln703_157, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1 ], [ %sum_3_5_0_0, %.preheader.5.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_0_1"/></StgValue>
</operation>

<operation id="1680" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2, label %.preheader.preheader.5.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1681" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:4  %sext_ln1117_47 = sext i8 %temp_V_load_47 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_47"/></StgValue>
</operation>

<operation id="1682" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:10  %sext_ln1118_158 = sext i8 %bias_V_addr_48_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_158"/></StgValue>
</operation>

<operation id="1683" st_id="67" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:11  %mul_ln1118_158 = mul i11 %sext_ln1118_158, %sext_ln1117_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_158"/></StgValue>
</operation>

<operation id="1684" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:12  %trunc_ln708_46 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_158, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_46"/></StgValue>
</operation>

<operation id="1685" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:13  %add_ln703_158 = add i8 %trunc_ln708_46, %sum_3_5_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_158"/></StgValue>
</operation>

<operation id="1686" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2:14  br label %.preheader.preheader.5.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1687" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:9  %bias_V_addr_49_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_49)

]]></Node>
<StgValue><ssdm name="bias_V_addr_49_read"/></StgValue>
</operation>

<operation id="1688" st_id="67" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:9  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="1689" st_id="67" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1690" st_id="67" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1691" st_id="67" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1692" st_id="67" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1693" st_id="67" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1694" st_id="67" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:3  %temp_V_load_55 = load i8* %temp_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_55"/></StgValue>
</operation>

<operation id="1695" st_id="67" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1696" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:0  %add_ln92_77 = add i11 %select_ln75_21, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_77"/></StgValue>
</operation>

<operation id="1697" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:1  %zext_ln97_50 = zext i11 %add_ln92_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_50"/></StgValue>
</operation>

<operation id="1698" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:2  %temp_V_addr_57 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_50

]]></Node>
<StgValue><ssdm name="temp_V_addr_57"/></StgValue>
</operation>

<operation id="1699" st_id="67" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:3  %temp_V_load_56 = load i8* %temp_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_56"/></StgValue>
</operation>

<operation id="1700" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:5  %add_ln1117_56 = add i33 %zext_ln103_61, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_56"/></StgValue>
</operation>

<operation id="1701" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:6  %sext_ln1117_129 = sext i33 %add_ln1117_56 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_129"/></StgValue>
</operation>

<operation id="1702" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:7  %bias_V_addr_57 = getelementptr i8* %input_V, i64 %sext_ln1117_129

]]></Node>
<StgValue><ssdm name="bias_V_addr_57"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1703" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:131  %add_ln103_51 = add i11 57, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_51"/></StgValue>
</operation>

<operation id="1704" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:132  %zext_ln103_62 = zext i11 %add_ln103_51 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_62"/></StgValue>
</operation>

<operation id="1705" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.5.1:0  %sum_3_5_0_2 = phi i8 [ %add_ln703_158, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2 ], [ %sum_3_5_0_1, %.preheader.5.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_0_2"/></StgValue>
</operation>

<operation id="1706" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.5.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1707" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:4  %sext_ln1117_48 = sext i8 %temp_V_load_48 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_48"/></StgValue>
</operation>

<operation id="1708" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:10  %sext_ln1118_159 = sext i8 %bias_V_addr_49_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_159"/></StgValue>
</operation>

<operation id="1709" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:11  %mul_ln1118_159 = mul i11 %sext_ln1118_159, %sext_ln1117_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_159"/></StgValue>
</operation>

<operation id="1710" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:12  %trunc_ln708_47 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_159, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_47"/></StgValue>
</operation>

<operation id="1711" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:13  %add_ln703_159 = add i8 %trunc_ln708_47, %sum_3_5_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_159"/></StgValue>
</operation>

<operation id="1712" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1713" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:10  %bias_V_addr_50_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_50)

]]></Node>
<StgValue><ssdm name="bias_V_addr_50_read"/></StgValue>
</operation>

<operation id="1714" st_id="68" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:8  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="1715" st_id="68" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1716" st_id="68" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1717" st_id="68" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1718" st_id="68" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1719" st_id="68" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1720" st_id="68" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:3  %temp_V_load_56 = load i8* %temp_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_56"/></StgValue>
</operation>

<operation id="1721" st_id="68" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1722" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:0  %add_ln92_78 = add i11 %select_ln75_22, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_78"/></StgValue>
</operation>

<operation id="1723" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:1  %zext_ln97_51 = zext i11 %add_ln92_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_51"/></StgValue>
</operation>

<operation id="1724" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:2  %temp_V_addr_58 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_51

]]></Node>
<StgValue><ssdm name="temp_V_addr_58"/></StgValue>
</operation>

<operation id="1725" st_id="68" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:3  %temp_V_load_57 = load i8* %temp_V_addr_58, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_57"/></StgValue>
</operation>

<operation id="1726" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:5  %add_ln1117_57 = add i33 %zext_ln103_62, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_57"/></StgValue>
</operation>

<operation id="1727" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:6  %sext_ln1117_130 = sext i33 %add_ln1117_57 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_130"/></StgValue>
</operation>

<operation id="1728" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:7  %bias_V_addr_58 = getelementptr i8* %input_V, i64 %sext_ln1117_130

]]></Node>
<StgValue><ssdm name="bias_V_addr_58"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1729" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:133  %add_ln103_52 = add i11 58, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_52"/></StgValue>
</operation>

<operation id="1730" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:134  %zext_ln103_63 = zext i11 %add_ln103_52 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_63"/></StgValue>
</operation>

<operation id="1731" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:0  %sum_3_5_1_0 = phi i8 [ %add_ln703_159, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0 ], [ %sum_3_5_0_2, %.preheader.preheader.5.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_1_0"/></StgValue>
</operation>

<operation id="1732" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:5  %sext_ln1117_49 = sext i8 %temp_V_load_49 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_49"/></StgValue>
</operation>

<operation id="1733" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:11  %sext_ln1118_160 = sext i8 %bias_V_addr_50_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_160"/></StgValue>
</operation>

<operation id="1734" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:12  %mul_ln1118_160 = mul i11 %sext_ln1118_160, %sext_ln1117_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_160"/></StgValue>
</operation>

<operation id="1735" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:13  %trunc_ln708_48 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_160, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_48"/></StgValue>
</operation>

<operation id="1736" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:14  %add_ln703_160 = add i8 %trunc_ln708_48, %sum_3_5_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_160"/></StgValue>
</operation>

<operation id="1737" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2, label %.preheader.preheader.5.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1738" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:9  %bias_V_addr_51_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_51)

]]></Node>
<StgValue><ssdm name="bias_V_addr_51_read"/></StgValue>
</operation>

<operation id="1739" st_id="69" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:8  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="1740" st_id="69" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1741" st_id="69" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1742" st_id="69" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1743" st_id="69" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1744" st_id="69" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1745" st_id="69" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:3  %temp_V_load_57 = load i8* %temp_V_addr_58, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_57"/></StgValue>
</operation>

<operation id="1746" st_id="69" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1747" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:1  %add_ln92_79 = add i11 %select_ln75_22, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_79"/></StgValue>
</operation>

<operation id="1748" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:2  %zext_ln97_52 = zext i11 %add_ln92_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_52"/></StgValue>
</operation>

<operation id="1749" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:3  %temp_V_addr_59 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_52

]]></Node>
<StgValue><ssdm name="temp_V_addr_59"/></StgValue>
</operation>

<operation id="1750" st_id="69" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:4  %temp_V_load_58 = load i8* %temp_V_addr_59, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_58"/></StgValue>
</operation>

<operation id="1751" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:6  %add_ln1117_58 = add i33 %zext_ln103_63, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_58"/></StgValue>
</operation>

<operation id="1752" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:7  %sext_ln1117_131 = sext i33 %add_ln1117_58 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_131"/></StgValue>
</operation>

<operation id="1753" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:8  %bias_V_addr_59 = getelementptr i8* %input_V, i64 %sext_ln1117_131

]]></Node>
<StgValue><ssdm name="bias_V_addr_59"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1754" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:135  %add_ln103_53 = add i11 59, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_53"/></StgValue>
</operation>

<operation id="1755" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:136  %zext_ln103_64 = zext i11 %add_ln103_53 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_64"/></StgValue>
</operation>

<operation id="1756" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:4  %sext_ln1117_50 = sext i8 %temp_V_load_50 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_50"/></StgValue>
</operation>

<operation id="1757" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:10  %sext_ln1118_161 = sext i8 %bias_V_addr_51_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_161"/></StgValue>
</operation>

<operation id="1758" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:11  %mul_ln1118_161 = mul i11 %sext_ln1118_161, %sext_ln1117_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_161"/></StgValue>
</operation>

<operation id="1759" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:12  %trunc_ln708_49 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_161, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_49"/></StgValue>
</operation>

<operation id="1760" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:13  %add_ln703_161 = add i8 %trunc_ln708_49, %add_ln703_160

]]></Node>
<StgValue><ssdm name="add_ln703_161"/></StgValue>
</operation>

<operation id="1761" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2:14  br label %.preheader.preheader.5.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1762" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:9  %bias_V_addr_52_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_52)

]]></Node>
<StgValue><ssdm name="bias_V_addr_52_read"/></StgValue>
</operation>

<operation id="1763" st_id="70" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:8  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="1764" st_id="70" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1765" st_id="70" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1766" st_id="70" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1767" st_id="70" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1768" st_id="70" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1769" st_id="70" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:4  %temp_V_load_58 = load i8* %temp_V_addr_59, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_58"/></StgValue>
</operation>

<operation id="1770" st_id="70" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1771" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:0  %add_ln92_80 = add i11 %select_ln75_22, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_80"/></StgValue>
</operation>

<operation id="1772" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:1  %zext_ln97_53 = zext i11 %add_ln92_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_53"/></StgValue>
</operation>

<operation id="1773" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:2  %temp_V_addr_60 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_53

]]></Node>
<StgValue><ssdm name="temp_V_addr_60"/></StgValue>
</operation>

<operation id="1774" st_id="70" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:3  %temp_V_load_59 = load i8* %temp_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_59"/></StgValue>
</operation>

<operation id="1775" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:5  %add_ln1117_59 = add i33 %zext_ln103_64, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_59"/></StgValue>
</operation>

<operation id="1776" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:6  %sext_ln1117_132 = sext i33 %add_ln1117_59 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_132"/></StgValue>
</operation>

<operation id="1777" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:7  %bias_V_addr_60 = getelementptr i8* %input_V, i64 %sext_ln1117_132

]]></Node>
<StgValue><ssdm name="bias_V_addr_60"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1778" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:137  %add_ln103_54 = add i11 60, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_54"/></StgValue>
</operation>

<operation id="1779" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:138  %zext_ln103_65 = zext i11 %add_ln103_54 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_65"/></StgValue>
</operation>

<operation id="1780" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.5.2:0  %sum_3_5_1_2 = phi i8 [ %add_ln703_161, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2 ], [ %add_ln703_160, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_1_2"/></StgValue>
</operation>

<operation id="1781" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.5.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0, label %.preheader.5.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1782" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:4  %sext_ln1117_51 = sext i8 %temp_V_load_51 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_51"/></StgValue>
</operation>

<operation id="1783" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:10  %sext_ln1118_162 = sext i8 %bias_V_addr_52_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_162"/></StgValue>
</operation>

<operation id="1784" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:11  %mul_ln1118_162 = mul i11 %sext_ln1118_162, %sext_ln1117_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_162"/></StgValue>
</operation>

<operation id="1785" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:12  %trunc_ln708_50 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_162, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_50"/></StgValue>
</operation>

<operation id="1786" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:13  %add_ln703_162 = add i8 %trunc_ln708_50, %sum_3_5_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_162"/></StgValue>
</operation>

<operation id="1787" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0:14  br label %.preheader.5.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1788" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:9  %bias_V_addr_53_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_53)

]]></Node>
<StgValue><ssdm name="bias_V_addr_53_read"/></StgValue>
</operation>

<operation id="1789" st_id="71" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:8  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="1790" st_id="71" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1791" st_id="71" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1792" st_id="71" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1793" st_id="71" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1794" st_id="71" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1795" st_id="71" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:3  %temp_V_load_59 = load i8* %temp_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_59"/></StgValue>
</operation>

<operation id="1796" st_id="71" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1797" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:0  %add_ln92_81 = add i11 %select_ln75_23, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_81"/></StgValue>
</operation>

<operation id="1798" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:1  %zext_ln97_54 = zext i11 %add_ln92_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_54"/></StgValue>
</operation>

<operation id="1799" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:2  %temp_V_addr_61 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_54

]]></Node>
<StgValue><ssdm name="temp_V_addr_61"/></StgValue>
</operation>

<operation id="1800" st_id="71" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:3  %temp_V_load_60 = load i8* %temp_V_addr_61, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_60"/></StgValue>
</operation>

<operation id="1801" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:5  %add_ln1117_60 = add i33 %zext_ln103_65, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_60"/></StgValue>
</operation>

<operation id="1802" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:6  %sext_ln1117_133 = sext i33 %add_ln1117_60 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_133"/></StgValue>
</operation>

<operation id="1803" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:7  %bias_V_addr_61 = getelementptr i8* %input_V, i64 %sext_ln1117_133

]]></Node>
<StgValue><ssdm name="bias_V_addr_61"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1804" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:139  %add_ln103_55 = add i11 61, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_55"/></StgValue>
</operation>

<operation id="1805" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:140  %zext_ln103_66 = zext i11 %add_ln103_55 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_66"/></StgValue>
</operation>

<operation id="1806" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.2.1:0  %sum_3_5_2_0 = phi i8 [ %add_ln703_162, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0 ], [ %sum_3_5_1_2, %.preheader.preheader.5.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_2_0"/></StgValue>
</operation>

<operation id="1807" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1, label %.preheader.5.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1808" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:4  %sext_ln1117_52 = sext i8 %temp_V_load_52 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_52"/></StgValue>
</operation>

<operation id="1809" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:10  %sext_ln1118_163 = sext i8 %bias_V_addr_53_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_163"/></StgValue>
</operation>

<operation id="1810" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:11  %mul_ln1118_163 = mul i11 %sext_ln1118_163, %sext_ln1117_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_163"/></StgValue>
</operation>

<operation id="1811" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:12  %trunc_ln708_51 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_163, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_51"/></StgValue>
</operation>

<operation id="1812" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:13  %add_ln703_163 = add i8 %trunc_ln708_51, %sum_3_5_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_163"/></StgValue>
</operation>

<operation id="1813" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1:14  br label %.preheader.5.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1814" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:9  %bias_V_addr_54_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_54)

]]></Node>
<StgValue><ssdm name="bias_V_addr_54_read"/></StgValue>
</operation>

<operation id="1815" st_id="72" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:8  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="1816" st_id="72" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1817" st_id="72" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1818" st_id="72" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1819" st_id="72" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1820" st_id="72" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1821" st_id="72" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:3  %temp_V_load_60 = load i8* %temp_V_addr_61, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_60"/></StgValue>
</operation>

<operation id="1822" st_id="72" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1823" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:0  %add_ln92_82 = add i11 %select_ln75_23, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_82"/></StgValue>
</operation>

<operation id="1824" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:1  %zext_ln97_55 = zext i11 %add_ln92_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_55"/></StgValue>
</operation>

<operation id="1825" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:2  %temp_V_addr_62 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_55

]]></Node>
<StgValue><ssdm name="temp_V_addr_62"/></StgValue>
</operation>

<operation id="1826" st_id="72" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:3  %temp_V_load_61 = load i8* %temp_V_addr_62, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_61"/></StgValue>
</operation>

<operation id="1827" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:5  %add_ln1117_61 = add i33 %zext_ln103_66, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_61"/></StgValue>
</operation>

<operation id="1828" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:6  %sext_ln1117_134 = sext i33 %add_ln1117_61 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_134"/></StgValue>
</operation>

<operation id="1829" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:7  %bias_V_addr_62 = getelementptr i8* %input_V, i64 %sext_ln1117_134

]]></Node>
<StgValue><ssdm name="bias_V_addr_62"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1830" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:141  %add_ln103_56 = add i11 62, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_56"/></StgValue>
</operation>

<operation id="1831" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:142  %zext_ln103_67 = zext i11 %add_ln103_56 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_67"/></StgValue>
</operation>

<operation id="1832" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.2.2:0  %sum_3_5_2_1 = phi i8 [ %add_ln703_163, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1 ], [ %sum_3_5_2_0, %.preheader.5.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_2_1"/></StgValue>
</operation>

<operation id="1833" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2, label %.preheader.5.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1834" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:4  %sext_ln1117_53 = sext i8 %temp_V_load_53 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_53"/></StgValue>
</operation>

<operation id="1835" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:10  %sext_ln1118_164 = sext i8 %bias_V_addr_54_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_164"/></StgValue>
</operation>

<operation id="1836" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:11  %mul_ln1118_164 = mul i11 %sext_ln1118_164, %sext_ln1117_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_164"/></StgValue>
</operation>

<operation id="1837" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:12  %trunc_ln708_52 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_164, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_52"/></StgValue>
</operation>

<operation id="1838" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:13  %add_ln703_164 = add i8 %trunc_ln708_52, %sum_3_5_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_164"/></StgValue>
</operation>

<operation id="1839" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2:14  br label %.preheader.5.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1840" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:9  %bias_V_addr_55_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_55)

]]></Node>
<StgValue><ssdm name="bias_V_addr_55_read"/></StgValue>
</operation>

<operation id="1841" st_id="73" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:8  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="1842" st_id="73" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1843" st_id="73" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1844" st_id="73" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1845" st_id="73" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1846" st_id="73" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1847" st_id="73" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:3  %temp_V_load_61 = load i8* %temp_V_addr_62, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_61"/></StgValue>
</operation>

<operation id="1848" st_id="73" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="1849" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:0  %add_ln92_83 = add i11 %select_ln75_23, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_83"/></StgValue>
</operation>

<operation id="1850" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:1  %zext_ln97_56 = zext i11 %add_ln92_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_56"/></StgValue>
</operation>

<operation id="1851" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:2  %temp_V_addr_63 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_56

]]></Node>
<StgValue><ssdm name="temp_V_addr_63"/></StgValue>
</operation>

<operation id="1852" st_id="73" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:3  %temp_V_load_62 = load i8* %temp_V_addr_63, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_62"/></StgValue>
</operation>

<operation id="1853" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:5  %add_ln1117_62 = add i33 %zext_ln103_67, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_62"/></StgValue>
</operation>

<operation id="1854" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:6  %sext_ln1117_135 = sext i33 %add_ln1117_62 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_135"/></StgValue>
</operation>

<operation id="1855" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:7  %bias_V_addr_63 = getelementptr i8* %input_V, i64 %sext_ln1117_135

]]></Node>
<StgValue><ssdm name="bias_V_addr_63"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1856" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:143  %add_ln103_57 = add i11 63, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_57"/></StgValue>
</operation>

<operation id="1857" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:144  %zext_ln103_68 = zext i11 %add_ln103_57 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_68"/></StgValue>
</operation>

<operation id="1858" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.2.3:0  %sum_3_5_2_2 = phi i8 [ %add_ln703_164, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2 ], [ %sum_3_5_2_1, %.preheader.5.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_5_2_2"/></StgValue>
</operation>

<operation id="1859" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0, label %.preheader.6.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1860" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:4  %sext_ln1117_54 = sext i8 %temp_V_load_54 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_54"/></StgValue>
</operation>

<operation id="1861" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:10  %sext_ln1118_165 = sext i8 %bias_V_addr_55_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_165"/></StgValue>
</operation>

<operation id="1862" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:11  %mul_ln1118_165 = mul i11 %sext_ln1118_165, %sext_ln1117_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_165"/></StgValue>
</operation>

<operation id="1863" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:12  %trunc_ln708_53 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_165, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_53"/></StgValue>
</operation>

<operation id="1864" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:13  %add_ln703_165 = add i8 %trunc_ln708_53, %sum_3_5_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_165"/></StgValue>
</operation>

<operation id="1865" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0:14  br label %.preheader.6.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1866" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:9  %bias_V_addr_56_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_56)

]]></Node>
<StgValue><ssdm name="bias_V_addr_56_read"/></StgValue>
</operation>

<operation id="1867" st_id="74" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:8  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="1868" st_id="74" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1869" st_id="74" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1870" st_id="74" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1871" st_id="74" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1872" st_id="74" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="1873" st_id="74" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:3  %temp_V_load_62 = load i8* %temp_V_addr_63, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_62"/></StgValue>
</operation>

<operation id="1874" st_id="74" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="1875" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:0  %add_ln92_84 = add i11 %select_ln75_24, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_84"/></StgValue>
</operation>

<operation id="1876" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:1  %zext_ln97_57 = zext i11 %add_ln92_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_57"/></StgValue>
</operation>

<operation id="1877" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:2  %temp_V_addr_64 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_57

]]></Node>
<StgValue><ssdm name="temp_V_addr_64"/></StgValue>
</operation>

<operation id="1878" st_id="74" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:3  %temp_V_load_63 = load i8* %temp_V_addr_64, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_63"/></StgValue>
</operation>

<operation id="1879" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:5  %add_ln1117_63 = add i33 %zext_ln103_68, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_63"/></StgValue>
</operation>

<operation id="1880" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:6  %sext_ln1117_136 = sext i33 %add_ln1117_63 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_136"/></StgValue>
</operation>

<operation id="1881" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:7  %bias_V_addr_64 = getelementptr i8* %input_V, i64 %sext_ln1117_136

]]></Node>
<StgValue><ssdm name="bias_V_addr_64"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1882" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:145  %add_ln103_58 = add i11 64, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_58"/></StgValue>
</operation>

<operation id="1883" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:146  %zext_ln103_69 = zext i11 %add_ln103_58 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_69"/></StgValue>
</operation>

<operation id="1884" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.0.1:0  %sum_3_6_0_0 = phi i8 [ %add_ln703_165, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0 ], [ %sum_3_5_2_2, %.preheader.5.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_0_0"/></StgValue>
</operation>

<operation id="1885" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1, label %.preheader.6.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1886" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:4  %sext_ln1117_55 = sext i8 %temp_V_load_55 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_55"/></StgValue>
</operation>

<operation id="1887" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:10  %sext_ln1118_166 = sext i8 %bias_V_addr_56_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_166"/></StgValue>
</operation>

<operation id="1888" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:11  %mul_ln1118_166 = mul i11 %sext_ln1118_166, %sext_ln1117_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_166"/></StgValue>
</operation>

<operation id="1889" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:12  %trunc_ln708_54 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_166, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_54"/></StgValue>
</operation>

<operation id="1890" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:13  %add_ln703_166 = add i8 %trunc_ln708_54, %sum_3_6_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_166"/></StgValue>
</operation>

<operation id="1891" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1:14  br label %.preheader.6.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1892" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:9  %bias_V_addr_57_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_57)

]]></Node>
<StgValue><ssdm name="bias_V_addr_57_read"/></StgValue>
</operation>

<operation id="1893" st_id="75" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:8  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="1894" st_id="75" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1895" st_id="75" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1896" st_id="75" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1897" st_id="75" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="1898" st_id="75" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="1899" st_id="75" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:3  %temp_V_load_63 = load i8* %temp_V_addr_64, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_63"/></StgValue>
</operation>

<operation id="1900" st_id="75" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="1901" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:0  %add_ln92_85 = add i11 %select_ln75_24, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_85"/></StgValue>
</operation>

<operation id="1902" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:1  %zext_ln97_58 = zext i11 %add_ln92_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_58"/></StgValue>
</operation>

<operation id="1903" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:2  %temp_V_addr_65 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_58

]]></Node>
<StgValue><ssdm name="temp_V_addr_65"/></StgValue>
</operation>

<operation id="1904" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:3  %temp_V_load_64 = load i8* %temp_V_addr_65, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_64"/></StgValue>
</operation>

<operation id="1905" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:5  %add_ln1117_64 = add i33 %zext_ln103_69, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_64"/></StgValue>
</operation>

<operation id="1906" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:6  %sext_ln1117_137 = sext i33 %add_ln1117_64 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_137"/></StgValue>
</operation>

<operation id="1907" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:7  %bias_V_addr_65 = getelementptr i8* %input_V, i64 %sext_ln1117_137

]]></Node>
<StgValue><ssdm name="bias_V_addr_65"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1908" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:147  %add_ln103_59 = add i11 65, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_59"/></StgValue>
</operation>

<operation id="1909" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:148  %zext_ln103_70 = zext i11 %add_ln103_59 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_70"/></StgValue>
</operation>

<operation id="1910" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.0.2:0  %sum_3_6_0_1 = phi i8 [ %add_ln703_166, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1 ], [ %sum_3_6_0_0, %.preheader.6.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_0_1"/></StgValue>
</operation>

<operation id="1911" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2, label %.preheader.preheader.6.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1912" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:4  %sext_ln1117_56 = sext i8 %temp_V_load_56 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_56"/></StgValue>
</operation>

<operation id="1913" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:10  %sext_ln1118_167 = sext i8 %bias_V_addr_57_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_167"/></StgValue>
</operation>

<operation id="1914" st_id="76" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:11  %mul_ln1118_167 = mul i11 %sext_ln1118_167, %sext_ln1117_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_167"/></StgValue>
</operation>

<operation id="1915" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:12  %trunc_ln708_55 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_167, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_55"/></StgValue>
</operation>

<operation id="1916" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:13  %add_ln703_167 = add i8 %trunc_ln708_55, %sum_3_6_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_167"/></StgValue>
</operation>

<operation id="1917" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2:14  br label %.preheader.preheader.6.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1918" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:9  %bias_V_addr_58_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_58)

]]></Node>
<StgValue><ssdm name="bias_V_addr_58_read"/></StgValue>
</operation>

<operation id="1919" st_id="76" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:9  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="1920" st_id="76" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1921" st_id="76" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1922" st_id="76" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="1923" st_id="76" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="1924" st_id="76" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="1925" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:3  %temp_V_load_64 = load i8* %temp_V_addr_65, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_64"/></StgValue>
</operation>

<operation id="1926" st_id="76" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="1927" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:0  %add_ln92_86 = add i11 %select_ln75_24, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_86"/></StgValue>
</operation>

<operation id="1928" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:1  %zext_ln97_59 = zext i11 %add_ln92_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_59"/></StgValue>
</operation>

<operation id="1929" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:2  %temp_V_addr_66 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_59

]]></Node>
<StgValue><ssdm name="temp_V_addr_66"/></StgValue>
</operation>

<operation id="1930" st_id="76" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:3  %temp_V_load_65 = load i8* %temp_V_addr_66, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_65"/></StgValue>
</operation>

<operation id="1931" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:5  %add_ln1117_65 = add i33 %zext_ln103_70, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_65"/></StgValue>
</operation>

<operation id="1932" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:6  %sext_ln1117_138 = sext i33 %add_ln1117_65 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_138"/></StgValue>
</operation>

<operation id="1933" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:7  %bias_V_addr_66 = getelementptr i8* %input_V, i64 %sext_ln1117_138

]]></Node>
<StgValue><ssdm name="bias_V_addr_66"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1934" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:149  %add_ln103_60 = add i11 66, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_60"/></StgValue>
</operation>

<operation id="1935" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:150  %zext_ln103_71 = zext i11 %add_ln103_60 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_71"/></StgValue>
</operation>

<operation id="1936" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.6.1:0  %sum_3_6_0_2 = phi i8 [ %add_ln703_167, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2 ], [ %sum_3_6_0_1, %.preheader.6.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_0_2"/></StgValue>
</operation>

<operation id="1937" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.6.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1938" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:4  %sext_ln1117_57 = sext i8 %temp_V_load_57 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_57"/></StgValue>
</operation>

<operation id="1939" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:10  %sext_ln1118_168 = sext i8 %bias_V_addr_58_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_168"/></StgValue>
</operation>

<operation id="1940" st_id="77" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:11  %mul_ln1118_168 = mul i11 %sext_ln1118_168, %sext_ln1117_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_168"/></StgValue>
</operation>

<operation id="1941" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:12  %trunc_ln708_56 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_168, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_56"/></StgValue>
</operation>

<operation id="1942" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:13  %add_ln703_168 = add i8 %trunc_ln708_56, %sum_3_6_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_168"/></StgValue>
</operation>

<operation id="1943" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="1944" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:10  %bias_V_addr_59_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_59)

]]></Node>
<StgValue><ssdm name="bias_V_addr_59_read"/></StgValue>
</operation>

<operation id="1945" st_id="77" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:8  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="1946" st_id="77" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1947" st_id="77" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="1948" st_id="77" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="1949" st_id="77" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="1950" st_id="77" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="1951" st_id="77" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:3  %temp_V_load_65 = load i8* %temp_V_addr_66, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_65"/></StgValue>
</operation>

<operation id="1952" st_id="77" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="1953" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:0  %add_ln92_87 = add i11 %select_ln75_25, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_87"/></StgValue>
</operation>

<operation id="1954" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:1  %zext_ln97_60 = zext i11 %add_ln92_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_60"/></StgValue>
</operation>

<operation id="1955" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:2  %temp_V_addr_67 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_60

]]></Node>
<StgValue><ssdm name="temp_V_addr_67"/></StgValue>
</operation>

<operation id="1956" st_id="77" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:3  %temp_V_load_66 = load i8* %temp_V_addr_67, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_66"/></StgValue>
</operation>

<operation id="1957" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:5  %add_ln1117_66 = add i33 %zext_ln103_71, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_66"/></StgValue>
</operation>

<operation id="1958" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:6  %sext_ln1117_139 = sext i33 %add_ln1117_66 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_139"/></StgValue>
</operation>

<operation id="1959" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:7  %bias_V_addr_67 = getelementptr i8* %input_V, i64 %sext_ln1117_139

]]></Node>
<StgValue><ssdm name="bias_V_addr_67"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1960" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:151  %add_ln103_61 = add i11 67, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_61"/></StgValue>
</operation>

<operation id="1961" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:152  %zext_ln103_72 = zext i11 %add_ln103_61 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_72"/></StgValue>
</operation>

<operation id="1962" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:153  %add_ln103_62 = add i11 68, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_62"/></StgValue>
</operation>

<operation id="1963" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:154  %zext_ln103_73 = zext i11 %add_ln103_62 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_73"/></StgValue>
</operation>

<operation id="1964" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:155  %add_ln103_63 = add i11 69, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_63"/></StgValue>
</operation>

<operation id="1965" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:156  %zext_ln103_74 = zext i11 %add_ln103_63 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_74"/></StgValue>
</operation>

<operation id="1966" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:157  %add_ln103_64 = add i11 70, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_64"/></StgValue>
</operation>

<operation id="1967" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:158  %zext_ln103_75 = zext i11 %add_ln103_64 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_75"/></StgValue>
</operation>

<operation id="1968" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2_begin:159  %add_ln103_65 = add i11 71, %select_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_65"/></StgValue>
</operation>

<operation id="1969" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="33" op_0_bw="11">
<![CDATA[
hls_label_2_begin:160  %zext_ln103_76 = zext i11 %add_ln103_65 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103_76"/></StgValue>
</operation>

<operation id="1970" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:0  %sum_3_6_1_0 = phi i8 [ %add_ln703_168, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0 ], [ %sum_3_6_0_2, %.preheader.preheader.6.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_1_0"/></StgValue>
</operation>

<operation id="1971" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:5  %sext_ln1117_58 = sext i8 %temp_V_load_58 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_58"/></StgValue>
</operation>

<operation id="1972" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:11  %sext_ln1118_169 = sext i8 %bias_V_addr_59_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_169"/></StgValue>
</operation>

<operation id="1973" st_id="78" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:12  %mul_ln1118_169 = mul i11 %sext_ln1118_169, %sext_ln1117_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_169"/></StgValue>
</operation>

<operation id="1974" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:13  %trunc_ln708_57 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_169, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_57"/></StgValue>
</operation>

<operation id="1975" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:14  %add_ln703_169 = add i8 %trunc_ln708_57, %sum_3_6_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_169"/></StgValue>
</operation>

<operation id="1976" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2, label %.preheader.preheader.6.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1977" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:9  %bias_V_addr_60_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_60)

]]></Node>
<StgValue><ssdm name="bias_V_addr_60_read"/></StgValue>
</operation>

<operation id="1978" st_id="78" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:8  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="1979" st_id="78" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="1980" st_id="78" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="1981" st_id="78" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="1982" st_id="78" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="1983" st_id="78" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="1984" st_id="78" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:3  %temp_V_load_66 = load i8* %temp_V_addr_67, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_66"/></StgValue>
</operation>

<operation id="1985" st_id="78" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="1986" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:1  %add_ln92_88 = add i11 %select_ln75_25, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_88"/></StgValue>
</operation>

<operation id="1987" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:2  %zext_ln97_61 = zext i11 %add_ln92_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_61"/></StgValue>
</operation>

<operation id="1988" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:3  %temp_V_addr_68 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_61

]]></Node>
<StgValue><ssdm name="temp_V_addr_68"/></StgValue>
</operation>

<operation id="1989" st_id="78" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:4  %temp_V_load_67 = load i8* %temp_V_addr_68, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_67"/></StgValue>
</operation>

<operation id="1990" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:6  %add_ln1117_67 = add i33 %zext_ln103_72, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_67"/></StgValue>
</operation>

<operation id="1991" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:7  %sext_ln1117_140 = sext i33 %add_ln1117_67 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_140"/></StgValue>
</operation>

<operation id="1992" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:8  %bias_V_addr_68 = getelementptr i8* %input_V, i64 %sext_ln1117_140

]]></Node>
<StgValue><ssdm name="bias_V_addr_68"/></StgValue>
</operation>

<operation id="1993" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:0  %add_ln92_89 = add i11 %select_ln75_25, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_89"/></StgValue>
</operation>

<operation id="1994" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:5  %add_ln1117_68 = add i33 %zext_ln103_73, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_68"/></StgValue>
</operation>

<operation id="1995" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:6  %sext_ln1117_141 = sext i33 %add_ln1117_68 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_141"/></StgValue>
</operation>

<operation id="1996" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:7  %bias_V_addr_69 = getelementptr i8* %input_V, i64 %sext_ln1117_141

]]></Node>
<StgValue><ssdm name="bias_V_addr_69"/></StgValue>
</operation>

<operation id="1997" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:0  %add_ln92_90 = add i11 %select_ln75_26, %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_90"/></StgValue>
</operation>

<operation id="1998" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:5  %add_ln1117_69 = add i33 %zext_ln103_74, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_69"/></StgValue>
</operation>

<operation id="1999" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:6  %sext_ln1117_142 = sext i33 %add_ln1117_69 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_142"/></StgValue>
</operation>

<operation id="2000" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:7  %bias_V_addr_70 = getelementptr i8* %input_V, i64 %sext_ln1117_142

]]></Node>
<StgValue><ssdm name="bias_V_addr_70"/></StgValue>
</operation>

<operation id="2001" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:0  %add_ln92_91 = add i11 %select_ln75_26, %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln92_91"/></StgValue>
</operation>

<operation id="2002" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:5  %add_ln1117_70 = add i33 %zext_ln103_75, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_70"/></StgValue>
</operation>

<operation id="2003" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:6  %sext_ln1117_143 = sext i33 %add_ln1117_70 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_143"/></StgValue>
</operation>

<operation id="2004" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:7  %bias_V_addr_71 = getelementptr i8* %input_V, i64 %sext_ln1117_143

]]></Node>
<StgValue><ssdm name="bias_V_addr_71"/></StgValue>
</operation>

<operation id="2005" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:0  %add_ln92_92 = add i11 %select_ln75_26, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln92_92"/></StgValue>
</operation>

<operation id="2006" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:5  %add_ln1117_71 = add i33 %zext_ln103_76, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln1117_71"/></StgValue>
</operation>

<operation id="2007" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:6  %sext_ln1117_144 = sext i33 %add_ln1117_71 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_144"/></StgValue>
</operation>

<operation id="2008" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:7  %bias_V_addr_72 = getelementptr i8* %input_V, i64 %sext_ln1117_144

]]></Node>
<StgValue><ssdm name="bias_V_addr_72"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2009" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:4  %sext_ln1117_59 = sext i8 %temp_V_load_59 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_59"/></StgValue>
</operation>

<operation id="2010" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:10  %sext_ln1118_170 = sext i8 %bias_V_addr_60_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_170"/></StgValue>
</operation>

<operation id="2011" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:11  %mul_ln1118_170 = mul i11 %sext_ln1118_170, %sext_ln1117_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_170"/></StgValue>
</operation>

<operation id="2012" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:12  %trunc_ln708_58 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_170, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_58"/></StgValue>
</operation>

<operation id="2013" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:13  %add_ln703_170 = add i8 %trunc_ln708_58, %add_ln703_169

]]></Node>
<StgValue><ssdm name="add_ln703_170"/></StgValue>
</operation>

<operation id="2014" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2:14  br label %.preheader.preheader.6.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2015" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:9  %bias_V_addr_61_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_61)

]]></Node>
<StgValue><ssdm name="bias_V_addr_61_read"/></StgValue>
</operation>

<operation id="2016" st_id="79" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:8  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="2017" st_id="79" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="2018" st_id="79" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="2019" st_id="79" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="2020" st_id="79" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="2021" st_id="79" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="2022" st_id="79" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:4  %temp_V_load_67 = load i8* %temp_V_addr_68, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_67"/></StgValue>
</operation>

<operation id="2023" st_id="79" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2024" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:1  %zext_ln97_62 = zext i11 %add_ln92_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_62"/></StgValue>
</operation>

<operation id="2025" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:2  %temp_V_addr_69 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_62

]]></Node>
<StgValue><ssdm name="temp_V_addr_69"/></StgValue>
</operation>

<operation id="2026" st_id="79" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:3  %temp_V_load_68 = load i8* %temp_V_addr_69, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_68"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2027" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.6.2:0  %sum_3_6_1_2 = phi i8 [ %add_ln703_170, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2 ], [ %add_ln703_169, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_1_2"/></StgValue>
</operation>

<operation id="2028" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.6.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0, label %.preheader.6.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2029" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:4  %sext_ln1117_60 = sext i8 %temp_V_load_60 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_60"/></StgValue>
</operation>

<operation id="2030" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:10  %sext_ln1118_171 = sext i8 %bias_V_addr_61_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_171"/></StgValue>
</operation>

<operation id="2031" st_id="80" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:11  %mul_ln1118_171 = mul i11 %sext_ln1118_171, %sext_ln1117_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_171"/></StgValue>
</operation>

<operation id="2032" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:12  %trunc_ln708_59 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_171, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_59"/></StgValue>
</operation>

<operation id="2033" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:13  %add_ln703_171 = add i8 %trunc_ln708_59, %sum_3_6_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_171"/></StgValue>
</operation>

<operation id="2034" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0:14  br label %.preheader.6.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2035" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:9  %bias_V_addr_62_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_62)

]]></Node>
<StgValue><ssdm name="bias_V_addr_62_read"/></StgValue>
</operation>

<operation id="2036" st_id="80" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:8  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="2037" st_id="80" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="2038" st_id="80" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="2039" st_id="80" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="2040" st_id="80" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="2041" st_id="80" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2042" st_id="80" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:3  %temp_V_load_68 = load i8* %temp_V_addr_69, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_68"/></StgValue>
</operation>

<operation id="2043" st_id="80" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2044" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:1  %zext_ln97_63 = zext i11 %add_ln92_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_63"/></StgValue>
</operation>

<operation id="2045" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:2  %temp_V_addr_70 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_63

]]></Node>
<StgValue><ssdm name="temp_V_addr_70"/></StgValue>
</operation>

<operation id="2046" st_id="80" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:3  %temp_V_load_69 = load i8* %temp_V_addr_70, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_69"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2047" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.2.1:0  %sum_3_6_2_0 = phi i8 [ %add_ln703_171, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0 ], [ %sum_3_6_1_2, %.preheader.preheader.6.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_2_0"/></StgValue>
</operation>

<operation id="2048" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1, label %.preheader.6.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2049" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:4  %sext_ln1117_61 = sext i8 %temp_V_load_61 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_61"/></StgValue>
</operation>

<operation id="2050" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:10  %sext_ln1118_172 = sext i8 %bias_V_addr_62_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_172"/></StgValue>
</operation>

<operation id="2051" st_id="81" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:11  %mul_ln1118_172 = mul i11 %sext_ln1118_172, %sext_ln1117_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_172"/></StgValue>
</operation>

<operation id="2052" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:12  %trunc_ln708_60 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_172, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_60"/></StgValue>
</operation>

<operation id="2053" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:13  %add_ln703_172 = add i8 %trunc_ln708_60, %sum_3_6_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_172"/></StgValue>
</operation>

<operation id="2054" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1:14  br label %.preheader.6.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2055" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:9  %bias_V_addr_63_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_63)

]]></Node>
<StgValue><ssdm name="bias_V_addr_63_read"/></StgValue>
</operation>

<operation id="2056" st_id="81" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:8  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="2057" st_id="81" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="2058" st_id="81" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="2059" st_id="81" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="2060" st_id="81" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2061" st_id="81" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2062" st_id="81" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:3  %temp_V_load_69 = load i8* %temp_V_addr_70, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_69"/></StgValue>
</operation>

<operation id="2063" st_id="81" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2064" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:1  %zext_ln97_64 = zext i11 %add_ln92_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_64"/></StgValue>
</operation>

<operation id="2065" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:2  %temp_V_addr_71 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_64

]]></Node>
<StgValue><ssdm name="temp_V_addr_71"/></StgValue>
</operation>

<operation id="2066" st_id="81" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:3  %temp_V_load_70 = load i8* %temp_V_addr_71, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_70"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2067" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.2.2:0  %sum_3_6_2_1 = phi i8 [ %add_ln703_172, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1 ], [ %sum_3_6_2_0, %.preheader.6.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_2_1"/></StgValue>
</operation>

<operation id="2068" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2, label %.preheader.6.2.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2069" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:4  %sext_ln1117_62 = sext i8 %temp_V_load_62 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_62"/></StgValue>
</operation>

<operation id="2070" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:10  %sext_ln1118_173 = sext i8 %bias_V_addr_63_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_173"/></StgValue>
</operation>

<operation id="2071" st_id="82" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:11  %mul_ln1118_173 = mul i11 %sext_ln1118_173, %sext_ln1117_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_173"/></StgValue>
</operation>

<operation id="2072" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:12  %trunc_ln708_61 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_173, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_61"/></StgValue>
</operation>

<operation id="2073" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:13  %add_ln703_173 = add i8 %trunc_ln708_61, %sum_3_6_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_173"/></StgValue>
</operation>

<operation id="2074" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2:14  br label %.preheader.6.2.3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2075" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:9  %bias_V_addr_64_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_64)

]]></Node>
<StgValue><ssdm name="bias_V_addr_64_read"/></StgValue>
</operation>

<operation id="2076" st_id="82" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:8  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="2077" st_id="82" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="2078" st_id="82" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="2079" st_id="82" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2080" st_id="82" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2081" st_id="82" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2082" st_id="82" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:3  %temp_V_load_70 = load i8* %temp_V_addr_71, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_70"/></StgValue>
</operation>

<operation id="2083" st_id="82" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2084" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:1  %zext_ln97_65 = zext i11 %add_ln92_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_65"/></StgValue>
</operation>

<operation id="2085" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:2  %temp_V_addr_72 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_65

]]></Node>
<StgValue><ssdm name="temp_V_addr_72"/></StgValue>
</operation>

<operation id="2086" st_id="82" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:3  %temp_V_load_71 = load i8* %temp_V_addr_72, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_71"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2087" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.2.3:0  %sum_3_6_2_2 = phi i8 [ %add_ln703_173, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2 ], [ %sum_3_6_2_1, %.preheader.6.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_6_2_2"/></StgValue>
</operation>

<operation id="2088" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.2.3:1  br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0, label %.preheader.7.0.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2089" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:4  %sext_ln1117_63 = sext i8 %temp_V_load_63 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_63"/></StgValue>
</operation>

<operation id="2090" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:10  %sext_ln1118_174 = sext i8 %bias_V_addr_64_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_174"/></StgValue>
</operation>

<operation id="2091" st_id="83" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:11  %mul_ln1118_174 = mul i11 %sext_ln1118_174, %sext_ln1117_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_174"/></StgValue>
</operation>

<operation id="2092" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:12  %trunc_ln708_62 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_174, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_62"/></StgValue>
</operation>

<operation id="2093" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:13  %add_ln703_174 = add i8 %trunc_ln708_62, %sum_3_6_2_2

]]></Node>
<StgValue><ssdm name="add_ln703_174"/></StgValue>
</operation>

<operation id="2094" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0:14  br label %.preheader.7.0.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2095" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:9  %bias_V_addr_65_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_65)

]]></Node>
<StgValue><ssdm name="bias_V_addr_65_read"/></StgValue>
</operation>

<operation id="2096" st_id="83" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:8  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="2097" st_id="83" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="2098" st_id="83" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2099" st_id="83" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2100" st_id="83" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2101" st_id="83" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2102" st_id="83" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="8" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:3  %temp_V_load_71 = load i8* %temp_V_addr_72, align 1

]]></Node>
<StgValue><ssdm name="temp_V_load_71"/></StgValue>
</operation>

<operation id="2103" st_id="83" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2104" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.7.0.1:0  %sum_3_7_0_0 = phi i8 [ %add_ln703_174, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0 ], [ %sum_3_6_2_2, %.preheader.6.2.3 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_0_0"/></StgValue>
</operation>

<operation id="2105" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7.0.1:1  br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1, label %.preheader.7.0.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2106" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:4  %sext_ln1117_64 = sext i8 %temp_V_load_64 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_64"/></StgValue>
</operation>

<operation id="2107" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:10  %sext_ln1118_175 = sext i8 %bias_V_addr_65_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_175"/></StgValue>
</operation>

<operation id="2108" st_id="84" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:11  %mul_ln1118_175 = mul i11 %sext_ln1118_175, %sext_ln1117_64

]]></Node>
<StgValue><ssdm name="mul_ln1118_175"/></StgValue>
</operation>

<operation id="2109" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:12  %trunc_ln708_63 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_175, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_63"/></StgValue>
</operation>

<operation id="2110" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:13  %add_ln703_175 = add i8 %trunc_ln708_63, %sum_3_7_0_0

]]></Node>
<StgValue><ssdm name="add_ln703_175"/></StgValue>
</operation>

<operation id="2111" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1:14  br label %.preheader.7.0.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2112" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:9  %bias_V_addr_66_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_66)

]]></Node>
<StgValue><ssdm name="bias_V_addr_66_read"/></StgValue>
</operation>

<operation id="2113" st_id="84" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:8  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="2114" st_id="84" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2115" st_id="84" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2116" st_id="84" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2117" st_id="84" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2118" st_id="84" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2119" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.7.0.2:0  %sum_3_7_0_1 = phi i8 [ %add_ln703_175, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1 ], [ %sum_3_7_0_0, %.preheader.7.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_0_1"/></StgValue>
</operation>

<operation id="2120" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7.0.2:1  br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2, label %.preheader.preheader.7.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2121" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:4  %sext_ln1117_65 = sext i8 %temp_V_load_65 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_65"/></StgValue>
</operation>

<operation id="2122" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:10  %sext_ln1118_176 = sext i8 %bias_V_addr_66_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_176"/></StgValue>
</operation>

<operation id="2123" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:11  %mul_ln1118_176 = mul i11 %sext_ln1118_176, %sext_ln1117_65

]]></Node>
<StgValue><ssdm name="mul_ln1118_176"/></StgValue>
</operation>

<operation id="2124" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:12  %trunc_ln708_64 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_176, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_64"/></StgValue>
</operation>

<operation id="2125" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:13  %add_ln703_176 = add i8 %trunc_ln708_64, %sum_3_7_0_1

]]></Node>
<StgValue><ssdm name="add_ln703_176"/></StgValue>
</operation>

<operation id="2126" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2:14  br label %.preheader.preheader.7.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2127" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:9  %bias_V_addr_67_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_67)

]]></Node>
<StgValue><ssdm name="bias_V_addr_67_read"/></StgValue>
</operation>

<operation id="2128" st_id="85" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:9  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="2129" st_id="85" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2130" st_id="85" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2131" st_id="85" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2132" st_id="85" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2133" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.7.1:0  %sum_3_7_0_2 = phi i8 [ %add_ln703_176, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2 ], [ %sum_3_7_0_1, %.preheader.7.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_0_2"/></StgValue>
</operation>

<operation id="2134" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.7.1:1  br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2135" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:4  %sext_ln1117_66 = sext i8 %temp_V_load_66 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_66"/></StgValue>
</operation>

<operation id="2136" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:10  %sext_ln1118_177 = sext i8 %bias_V_addr_67_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_177"/></StgValue>
</operation>

<operation id="2137" st_id="86" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:11  %mul_ln1118_177 = mul i11 %sext_ln1118_177, %sext_ln1117_66

]]></Node>
<StgValue><ssdm name="mul_ln1118_177"/></StgValue>
</operation>

<operation id="2138" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:12  %trunc_ln708_65 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_177, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_65"/></StgValue>
</operation>

<operation id="2139" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:13  %add_ln703_177 = add i8 %trunc_ln708_65, %sum_3_7_0_2

]]></Node>
<StgValue><ssdm name="add_ln703_177"/></StgValue>
</operation>

<operation id="2140" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0:14  br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2141" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:10  %bias_V_addr_68_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_68)

]]></Node>
<StgValue><ssdm name="bias_V_addr_68_read"/></StgValue>
</operation>

<operation id="2142" st_id="86" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:8  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="2143" st_id="86" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2144" st_id="86" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2145" st_id="86" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2146" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:0  %sum_3_7_1_0 = phi i8 [ %add_ln703_177, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0 ], [ %sum_3_7_0_2, %.preheader.preheader.7.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_1_0"/></StgValue>
</operation>

<operation id="2147" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:5  %sext_ln1117_67 = sext i8 %temp_V_load_67 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_67"/></StgValue>
</operation>

<operation id="2148" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:11  %sext_ln1118_178 = sext i8 %bias_V_addr_68_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_178"/></StgValue>
</operation>

<operation id="2149" st_id="87" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:12  %mul_ln1118_178 = mul i11 %sext_ln1118_178, %sext_ln1117_67

]]></Node>
<StgValue><ssdm name="mul_ln1118_178"/></StgValue>
</operation>

<operation id="2150" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:13  %trunc_ln708_66 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_178, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_66"/></StgValue>
</operation>

<operation id="2151" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:14  %add_ln703_178 = add i8 %trunc_ln708_66, %sum_3_7_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_178"/></StgValue>
</operation>

<operation id="2152" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1:15  br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2, label %.preheader.preheader.7.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2153" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8" op_140_bw="1" op_141_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:9  %bias_V_addr_69_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_69)

]]></Node>
<StgValue><ssdm name="bias_V_addr_69_read"/></StgValue>
</operation>

<operation id="2154" st_id="87" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:8  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="2155" st_id="87" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2156" st_id="87" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2157" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:4  %sext_ln1117_68 = sext i8 %temp_V_load_68 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_68"/></StgValue>
</operation>

<operation id="2158" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:10  %sext_ln1118_179 = sext i8 %bias_V_addr_69_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_179"/></StgValue>
</operation>

<operation id="2159" st_id="88" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:11  %mul_ln1118_179 = mul i11 %sext_ln1118_179, %sext_ln1117_68

]]></Node>
<StgValue><ssdm name="mul_ln1118_179"/></StgValue>
</operation>

<operation id="2160" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:12  %trunc_ln708_67 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_179, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_67"/></StgValue>
</operation>

<operation id="2161" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:13  %add_ln703_179 = add i8 %trunc_ln708_67, %add_ln703_178

]]></Node>
<StgValue><ssdm name="add_ln703_179"/></StgValue>
</operation>

<operation id="2162" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2:14  br label %.preheader.preheader.7.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2163" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8" op_140_bw="1" op_141_bw="8" op_142_bw="1" op_143_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:9  %bias_V_addr_70_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_70)

]]></Node>
<StgValue><ssdm name="bias_V_addr_70_read"/></StgValue>
</operation>

<operation id="2164" st_id="88" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:8  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="2165" st_id="88" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2166" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.7.2:0  %sum_3_7_1_2 = phi i8 [ %add_ln703_179, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2 ], [ %add_ln703_178, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_1_2"/></StgValue>
</operation>

<operation id="2167" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.7.2:1  br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0, label %.preheader.7.2.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2168" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:4  %sext_ln1117_69 = sext i8 %temp_V_load_69 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_69"/></StgValue>
</operation>

<operation id="2169" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:10  %sext_ln1118_180 = sext i8 %bias_V_addr_70_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_180"/></StgValue>
</operation>

<operation id="2170" st_id="89" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:11  %mul_ln1118_180 = mul i11 %sext_ln1118_180, %sext_ln1117_69

]]></Node>
<StgValue><ssdm name="mul_ln1118_180"/></StgValue>
</operation>

<operation id="2171" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:12  %trunc_ln708_68 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_180, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_68"/></StgValue>
</operation>

<operation id="2172" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:13  %add_ln703_180 = add i8 %trunc_ln708_68, %sum_3_7_1_2

]]></Node>
<StgValue><ssdm name="add_ln703_180"/></StgValue>
</operation>

<operation id="2173" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0:14  br label %.preheader.7.2.1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="2174" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8" op_140_bw="1" op_141_bw="8" op_142_bw="1" op_143_bw="8" op_144_bw="1" op_145_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:9  %bias_V_addr_71_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_71)

]]></Node>
<StgValue><ssdm name="bias_V_addr_71_read"/></StgValue>
</operation>

<operation id="2175" st_id="89" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:8  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2176" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_2_begin:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="2177" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="5">
<![CDATA[
hls_label_2_begin:13  %zext_ln103_2 = zext i5 %select_ln103_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln103_2"/></StgValue>
</operation>

<operation id="2178" st_id="90" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2_begin:14  %mul_ln103 = mul i13 196, %zext_ln103_2

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="2179" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2_begin:271  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln78"/></StgValue>
</operation>

<operation id="2180" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.7.2.1:0  %sum_3_7_2_0 = phi i8 [ %add_ln703_180, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0 ], [ %sum_3_7_1_2, %.preheader.preheader.7.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_2_0"/></StgValue>
</operation>

<operation id="2181" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7.2.1:1  br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1, label %.preheader.7.2.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2182" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8" op_140_bw="1" op_141_bw="8" op_142_bw="1" op_143_bw="8" op_144_bw="1" op_145_bw="8" op_146_bw="1" op_147_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:9  %bias_V_addr_72_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_72)

]]></Node>
<StgValue><ssdm name="bias_V_addr_72_read"/></StgValue>
</operation>

<operation id="2183" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="13" op_0_bw="9">
<![CDATA[
hls_label_2_end:2  %sext_ln103_2 = sext i9 %add_ln92_4 to i13

]]></Node>
<StgValue><ssdm name="sext_ln103_2"/></StgValue>
</operation>

<operation id="2184" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2_end:3  %outIdx = add i13 %mul_ln103, %sext_ln103_2

]]></Node>
<StgValue><ssdm name="outIdx"/></StgValue>
</operation>

<operation id="2185" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="13">
<![CDATA[
hls_label_2_end:4  %sext_ln103_3 = sext i13 %outIdx to i32

]]></Node>
<StgValue><ssdm name="sext_ln103_3"/></StgValue>
</operation>

<operation id="2186" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="34" op_0_bw="32">
<![CDATA[
hls_label_2_end:5  %zext_ln1494 = zext i32 %sext_ln103_3 to i34

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="2187" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_2_end:9  %add_ln203 = add i34 %sext_ln73, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="2188" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="34">
<![CDATA[
hls_label_2_end:10  %sext_ln203_1 = sext i34 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="2189" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_end:11  %bias_V_addr_73 = getelementptr i8* %input_V, i64 %sext_ln203_1

]]></Node>
<StgValue><ssdm name="bias_V_addr_73"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2190" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:4  %sext_ln1117_70 = sext i8 %temp_V_load_70 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_70"/></StgValue>
</operation>

<operation id="2191" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:10  %sext_ln1118_181 = sext i8 %bias_V_addr_71_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_181"/></StgValue>
</operation>

<operation id="2192" st_id="91" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:11  %mul_ln1118_181 = mul i11 %sext_ln1118_181, %sext_ln1117_70

]]></Node>
<StgValue><ssdm name="mul_ln1118_181"/></StgValue>
</operation>

<operation id="2193" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:12  %trunc_ln708_69 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_181, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_69"/></StgValue>
</operation>

<operation id="2194" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:13  %add_ln703_181 = add i8 %trunc_ln708_69, %sum_3_7_2_0

]]></Node>
<StgValue><ssdm name="add_ln703_181"/></StgValue>
</operation>

<operation id="2195" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1:14  br label %.preheader.7.2.2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2196" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.7.2.2:0  %sum_3_7_2_1 = phi i8 [ %add_ln703_181, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1 ], [ %sum_3_7_2_0, %.preheader.7.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_2_1"/></StgValue>
</operation>

<operation id="2197" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7.2.2:1  br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2, label %hls_label_2_end

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="2198" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:4  %sext_ln1117_71 = sext i8 %temp_V_load_71 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_71"/></StgValue>
</operation>

<operation id="2199" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:10  %sext_ln1118_182 = sext i8 %bias_V_addr_72_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_182"/></StgValue>
</operation>

<operation id="2200" st_id="92" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:11  %mul_ln1118_182 = mul i11 %sext_ln1118_182, %sext_ln1117_71

]]></Node>
<StgValue><ssdm name="mul_ln1118_182"/></StgValue>
</operation>

<operation id="2201" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:12  %trunc_ln708_70 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_182, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_70"/></StgValue>
</operation>

<operation id="2202" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:13  %add_ln703_182 = add i8 %trunc_ln708_70, %sum_3_7_2_1

]]></Node>
<StgValue><ssdm name="add_ln703_182"/></StgValue>
</operation>

<operation id="2203" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2:14  br label %hls_label_2_end

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2204" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
hls_label_2_end:0  %sum_3_7_2_2 = phi i8 [ %add_ln703_182, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2 ], [ %sum_3_7_2_1, %.preheader.7.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_3_7_2_2"/></StgValue>
</operation>

<operation id="2205" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="7" op_0_bw="8">
<![CDATA[
hls_label_2_end:1  %trunc_ln103 = trunc i8 %sum_3_7_2_2 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="2206" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2_end:6  %icmp_ln1494 = icmp sgt i8 %sum_3_7_2_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="2207" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_2_end:7  %select_ln104 = select i1 %icmp_ln1494, i7 %trunc_ln103, i7 0

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="2208" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_2_end:12  %bias_V_addr_74_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %bias_V_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_req"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2209" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="7">
<![CDATA[
hls_label_2_end:8  %zext_ln104 = zext i7 %select_ln104 to i8

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="2210" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_2_end:13  call void @_ssdm_op_Write.m_axi.i8P(i8* %bias_V_addr_73, i8 %zext_ln104, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln104"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2211" st_id="95" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_2_end:14  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2212" st_id="96" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_2_end:14  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2213" st_id="97" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_2_end:14  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2214" st_id="98" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_2_end:14  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2215" st_id="99" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_2_end:14  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>

<operation id="2216" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end:15  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="2217" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_end:18  br label %.preheader176

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2218" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln108"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="3373" name="input_V" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="input_V"/></StgValue>
</port>
<port id="3374" name="input_V_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_V_offset"/></StgValue>
</port>
<port id="3375" name="outputConv_V_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="outputConv_V_offset"/></StgValue>
</port>
<port id="3376" name="weight_V_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="weight_V_offset"/></StgValue>
</port>
<port id="3377" name="bias_V_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bias_V_offset"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="3379" from="_ssdm_op_Read.ap_auto.i32" to="input_V_offset_read" fromId="3378" toId="101">
</dataflow>
<dataflow id="3380" from="input_V_offset" to="input_V_offset_read" fromId="3374" toId="101">
</dataflow>
<dataflow id="3381" from="input_V_offset_read" to="sext_ln59" fromId="101" toId="102">
</dataflow>
<dataflow id="3382" from="input_V" to="input_V_addr" fromId="3373" toId="103">
</dataflow>
<dataflow id="3383" from="sext_ln59" to="input_V_addr" fromId="102" toId="103">
</dataflow>
<dataflow id="3385" from="StgValue_3384" to="temp_V" fromId="3384" toId="104">
</dataflow>
<dataflow id="3387" from="_ssdm_op_ReadReq.m_axi.i8P" to="input_V_addr_rd_req" fromId="3386" toId="105">
</dataflow>
<dataflow id="3388" from="input_V_addr" to="input_V_addr_rd_req" fromId="103" toId="105">
</dataflow>
<dataflow id="3390" from="StgValue_3389" to="input_V_addr_rd_req" fromId="3389" toId="105">
</dataflow>
<dataflow id="3391" from="_ssdm_op_ReadReq.m_axi.i8P" to="input_V_addr_rd_req" fromId="3386" toId="106">
</dataflow>
<dataflow id="3392" from="input_V_addr" to="input_V_addr_rd_req" fromId="103" toId="106">
</dataflow>
<dataflow id="3393" from="StgValue_3389" to="input_V_addr_rd_req" fromId="3389" toId="106">
</dataflow>
<dataflow id="3394" from="_ssdm_op_ReadReq.m_axi.i8P" to="input_V_addr_rd_req" fromId="3386" toId="107">
</dataflow>
<dataflow id="3395" from="input_V_addr" to="input_V_addr_rd_req" fromId="103" toId="107">
</dataflow>
<dataflow id="3396" from="StgValue_3389" to="input_V_addr_rd_req" fromId="3389" toId="107">
</dataflow>
<dataflow id="3397" from="_ssdm_op_ReadReq.m_axi.i8P" to="input_V_addr_rd_req" fromId="3386" toId="108">
</dataflow>
<dataflow id="3398" from="input_V_addr" to="input_V_addr_rd_req" fromId="103" toId="108">
</dataflow>
<dataflow id="3399" from="StgValue_3389" to="input_V_addr_rd_req" fromId="3389" toId="108">
</dataflow>
<dataflow id="3400" from="_ssdm_op_ReadReq.m_axi.i8P" to="input_V_addr_rd_req" fromId="3386" toId="109">
</dataflow>
<dataflow id="3401" from="input_V_addr" to="input_V_addr_rd_req" fromId="103" toId="109">
</dataflow>
<dataflow id="3402" from="StgValue_3389" to="input_V_addr_rd_req" fromId="3389" toId="109">
</dataflow>
<dataflow id="3403" from="_ssdm_op_ReadReq.m_axi.i8P" to="input_V_addr_rd_req" fromId="3386" toId="110">
</dataflow>
<dataflow id="3404" from="input_V_addr" to="input_V_addr_rd_req" fromId="103" toId="110">
</dataflow>
<dataflow id="3405" from="StgValue_3389" to="input_V_addr_rd_req" fromId="3389" toId="110">
</dataflow>
<dataflow id="3406" from="_ssdm_op_Read.ap_auto.i32" to="bias_V_offset_read" fromId="3378" toId="111">
</dataflow>
<dataflow id="3407" from="bias_V_offset" to="bias_V_offset_read" fromId="3377" toId="111">
</dataflow>
<dataflow id="3408" from="_ssdm_op_Read.ap_auto.i32" to="weight_V_offset_read" fromId="3378" toId="112">
</dataflow>
<dataflow id="3409" from="weight_V_offset" to="weight_V_offset_read" fromId="3376" toId="112">
</dataflow>
<dataflow id="3410" from="_ssdm_op_Read.ap_auto.i32" to="outputConv_V_offset_s" fromId="3378" toId="113">
</dataflow>
<dataflow id="3411" from="outputConv_V_offset" to="outputConv_V_offset_s" fromId="3375" toId="113">
</dataflow>
<dataflow id="3413" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="3412" toId="114">
</dataflow>
<dataflow id="3414" from="input_V" to="specinterface_ln0" fromId="3373" toId="114">
</dataflow>
<dataflow id="3416" from="p_str9" to="specinterface_ln0" fromId="3415" toId="114">
</dataflow>
<dataflow id="3418" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="114">
</dataflow>
<dataflow id="3419" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="114">
</dataflow>
<dataflow id="3421" from="p_str110" to="specinterface_ln0" fromId="3420" toId="114">
</dataflow>
<dataflow id="3422" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="114">
</dataflow>
<dataflow id="3423" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="114">
</dataflow>
<dataflow id="3425" from="p_str211" to="specinterface_ln0" fromId="3424" toId="114">
</dataflow>
<dataflow id="3427" from="p_str312" to="specinterface_ln0" fromId="3426" toId="114">
</dataflow>
<dataflow id="3428" from="p_str110" to="specinterface_ln0" fromId="3420" toId="114">
</dataflow>
<dataflow id="3430" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="114">
</dataflow>
<dataflow id="3431" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="114">
</dataflow>
<dataflow id="3432" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="114">
</dataflow>
<dataflow id="3433" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="114">
</dataflow>
<dataflow id="3434" from="p_str110" to="specinterface_ln0" fromId="3420" toId="114">
</dataflow>
<dataflow id="3435" from="p_str110" to="specinterface_ln0" fromId="3420" toId="114">
</dataflow>
<dataflow id="3436" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="3412" toId="115">
</dataflow>
<dataflow id="3437" from="input_V" to="specinterface_ln0" fromId="3373" toId="115">
</dataflow>
<dataflow id="3438" from="p_str9" to="specinterface_ln0" fromId="3415" toId="115">
</dataflow>
<dataflow id="3439" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="115">
</dataflow>
<dataflow id="3440" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="115">
</dataflow>
<dataflow id="3441" from="p_str110" to="specinterface_ln0" fromId="3420" toId="115">
</dataflow>
<dataflow id="3442" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="115">
</dataflow>
<dataflow id="3443" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="115">
</dataflow>
<dataflow id="3444" from="p_str211" to="specinterface_ln0" fromId="3424" toId="115">
</dataflow>
<dataflow id="3445" from="p_str312" to="specinterface_ln0" fromId="3426" toId="115">
</dataflow>
<dataflow id="3446" from="p_str110" to="specinterface_ln0" fromId="3420" toId="115">
</dataflow>
<dataflow id="3447" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="115">
</dataflow>
<dataflow id="3448" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="115">
</dataflow>
<dataflow id="3449" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="115">
</dataflow>
<dataflow id="3450" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="115">
</dataflow>
<dataflow id="3451" from="p_str110" to="specinterface_ln0" fromId="3420" toId="115">
</dataflow>
<dataflow id="3452" from="p_str110" to="specinterface_ln0" fromId="3420" toId="115">
</dataflow>
<dataflow id="3453" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="3412" toId="116">
</dataflow>
<dataflow id="3454" from="input_V" to="specinterface_ln0" fromId="3373" toId="116">
</dataflow>
<dataflow id="3455" from="p_str9" to="specinterface_ln0" fromId="3415" toId="116">
</dataflow>
<dataflow id="3456" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="116">
</dataflow>
<dataflow id="3457" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="116">
</dataflow>
<dataflow id="3458" from="p_str110" to="specinterface_ln0" fromId="3420" toId="116">
</dataflow>
<dataflow id="3459" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="116">
</dataflow>
<dataflow id="3460" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="116">
</dataflow>
<dataflow id="3461" from="p_str211" to="specinterface_ln0" fromId="3424" toId="116">
</dataflow>
<dataflow id="3462" from="p_str312" to="specinterface_ln0" fromId="3426" toId="116">
</dataflow>
<dataflow id="3463" from="p_str110" to="specinterface_ln0" fromId="3420" toId="116">
</dataflow>
<dataflow id="3464" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="116">
</dataflow>
<dataflow id="3465" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="116">
</dataflow>
<dataflow id="3466" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="116">
</dataflow>
<dataflow id="3467" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="116">
</dataflow>
<dataflow id="3468" from="p_str110" to="specinterface_ln0" fromId="3420" toId="116">
</dataflow>
<dataflow id="3469" from="p_str110" to="specinterface_ln0" fromId="3420" toId="116">
</dataflow>
<dataflow id="3470" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="3412" toId="117">
</dataflow>
<dataflow id="3471" from="input_V" to="specinterface_ln0" fromId="3373" toId="117">
</dataflow>
<dataflow id="3472" from="p_str9" to="specinterface_ln0" fromId="3415" toId="117">
</dataflow>
<dataflow id="3473" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="117">
</dataflow>
<dataflow id="3474" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="117">
</dataflow>
<dataflow id="3475" from="p_str110" to="specinterface_ln0" fromId="3420" toId="117">
</dataflow>
<dataflow id="3476" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="117">
</dataflow>
<dataflow id="3477" from="StgValue_3417" to="specinterface_ln0" fromId="3417" toId="117">
</dataflow>
<dataflow id="3478" from="p_str211" to="specinterface_ln0" fromId="3424" toId="117">
</dataflow>
<dataflow id="3479" from="p_str312" to="specinterface_ln0" fromId="3426" toId="117">
</dataflow>
<dataflow id="3480" from="p_str110" to="specinterface_ln0" fromId="3420" toId="117">
</dataflow>
<dataflow id="3481" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="117">
</dataflow>
<dataflow id="3482" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="117">
</dataflow>
<dataflow id="3483" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="117">
</dataflow>
<dataflow id="3484" from="StgValue_3429" to="specinterface_ln0" fromId="3429" toId="117">
</dataflow>
<dataflow id="3485" from="p_str110" to="specinterface_ln0" fromId="3420" toId="117">
</dataflow>
<dataflow id="3486" from="p_str110" to="specinterface_ln0" fromId="3420" toId="117">
</dataflow>
<dataflow id="3487" from="_ssdm_op_ReadReq.m_axi.i8P" to="input_V_addr_rd_req" fromId="3386" toId="118">
</dataflow>
<dataflow id="3488" from="input_V_addr" to="input_V_addr_rd_req" fromId="103" toId="118">
</dataflow>
<dataflow id="3489" from="StgValue_3389" to="input_V_addr_rd_req" fromId="3389" toId="118">
</dataflow>
<dataflow id="3490" from="i" to="i_0" fromId="123" toId="120">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3491" from="br_ln64" to="i_0" fromId="134" toId="120">
<BackEdge/>
</dataflow>
<dataflow id="3493" from="StgValue_3492" to="i_0" fromId="3492" toId="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3494" from="br_ln64" to="i_0" fromId="119" toId="120">
</dataflow>
<dataflow id="3495" from="i_0" to="icmp_ln64" fromId="120" toId="121">
</dataflow>
<dataflow id="3497" from="StgValue_3496" to="icmp_ln64" fromId="3496" toId="121">
</dataflow>
<dataflow id="3499" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="3498" toId="122">
</dataflow>
<dataflow id="3501" from="StgValue_3500" to="empty" fromId="3500" toId="122">
</dataflow>
<dataflow id="3502" from="StgValue_3500" to="empty" fromId="3500" toId="122">
</dataflow>
<dataflow id="3503" from="StgValue_3500" to="empty" fromId="3500" toId="122">
</dataflow>
<dataflow id="3504" from="i_0" to="i" fromId="120" toId="123">
</dataflow>
<dataflow id="3506" from="StgValue_3505" to="i" fromId="3505" toId="123">
</dataflow>
<dataflow id="3507" from="icmp_ln64" to="br_ln64" fromId="121" toId="124">
</dataflow>
<dataflow id="3509" from="_ssdm_op_Read.m_axi.i8P" to="input_V_addr_read" fromId="3508" toId="125">
</dataflow>
<dataflow id="3510" from="input_V_addr" to="input_V_addr_read" fromId="103" toId="125">
</dataflow>
<dataflow id="3512" from="_ssdm_op_SpecMemCore" to="specmemcore_ln67" fromId="3511" toId="126">
</dataflow>
<dataflow id="3513" from="temp_V" to="specmemcore_ln67" fromId="104" toId="126">
</dataflow>
<dataflow id="3515" from="p_str" to="specmemcore_ln67" fromId="3514" toId="126">
</dataflow>
<dataflow id="3517" from="p_str1" to="specmemcore_ln67" fromId="3516" toId="126">
</dataflow>
<dataflow id="3518" from="p_str" to="specmemcore_ln67" fromId="3514" toId="126">
</dataflow>
<dataflow id="3520" from="StgValue_3519" to="specmemcore_ln67" fromId="3519" toId="126">
</dataflow>
<dataflow id="3521" from="p_str" to="specmemcore_ln67" fromId="3514" toId="126">
</dataflow>
<dataflow id="3522" from="p_str" to="specmemcore_ln67" fromId="3514" toId="126">
</dataflow>
<dataflow id="3523" from="p_str" to="specmemcore_ln67" fromId="3514" toId="126">
</dataflow>
<dataflow id="3524" from="p_str" to="specmemcore_ln67" fromId="3514" toId="126">
</dataflow>
<dataflow id="3525" from="p_str" to="specmemcore_ln67" fromId="3514" toId="126">
</dataflow>
<dataflow id="3526" from="bias_V_offset_read" to="sext_ln1117_72" fromId="111" toId="127">
</dataflow>
<dataflow id="3527" from="weight_V_offset_read" to="sext_ln203" fromId="112" toId="128">
</dataflow>
<dataflow id="3528" from="outputConv_V_offset_s" to="sext_ln73" fromId="113" toId="129">
</dataflow>
<dataflow id="3529" from="i_0" to="zext_ln65" fromId="120" toId="131">
</dataflow>
<dataflow id="3530" from="temp_V" to="temp_V_addr" fromId="104" toId="132">
</dataflow>
<dataflow id="3532" from="StgValue_3531" to="temp_V_addr" fromId="3531" toId="132">
</dataflow>
<dataflow id="3533" from="zext_ln65" to="temp_V_addr" fromId="131" toId="132">
</dataflow>
<dataflow id="3534" from="input_V_addr_read" to="store_ln65" fromId="125" toId="133">
</dataflow>
<dataflow id="3535" from="temp_V_addr" to="store_ln65" fromId="132" toId="133">
</dataflow>
<dataflow id="3537" from="StgValue_3536" to="indvar_flatten202" fromId="3536" toId="135">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3538" from="br_ln73" to="indvar_flatten202" fromId="130" toId="135">
</dataflow>
<dataflow id="3539" from="add_ln73" to="indvar_flatten202" fromId="193" toId="135">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3540" from="br_ln77" to="indvar_flatten202" fromId="2217" toId="135">
<BackEdge/>
</dataflow>
<dataflow id="3542" from="StgValue_3541" to="co_0" fromId="3541" toId="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3543" from="br_ln73" to="co_0" fromId="130" toId="136">
</dataflow>
<dataflow id="3544" from="select_ln103_1" to="co_0" fromId="198" toId="136">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3545" from="br_ln77" to="co_0" fromId="2217" toId="136">
<BackEdge/>
</dataflow>
<dataflow id="3547" from="StgValue_3546" to="indvar_flatten" fromId="3546" toId="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3548" from="br_ln73" to="indvar_flatten" fromId="130" toId="137">
</dataflow>
<dataflow id="3549" from="select_ln75_28" to="indvar_flatten" fromId="224" toId="137">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3550" from="br_ln77" to="indvar_flatten" fromId="2217" toId="137">
<BackEdge/>
</dataflow>
<dataflow id="3552" from="StgValue_3551" to="h_0" fromId="3551" toId="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3553" from="br_ln73" to="h_0" fromId="130" toId="138">
</dataflow>
<dataflow id="3554" from="select_ln75_27" to="h_0" fromId="319" toId="138">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3555" from="br_ln77" to="h_0" fromId="2217" toId="138">
<BackEdge/>
</dataflow>
<dataflow id="3556" from="StgValue_3551" to="w_0" fromId="3551" toId="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3557" from="br_ln73" to="w_0" fromId="130" toId="139">
</dataflow>
<dataflow id="3558" from="w" to="w_0" fromId="350" toId="139">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3559" from="br_ln77" to="w_0" fromId="2217" toId="139">
<BackEdge/>
</dataflow>
<dataflow id="3560" from="co_0" to="trunc_ln93" fromId="136" toId="140">
</dataflow>
<dataflow id="3562" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="shl_ln" fromId="3561" toId="141">
</dataflow>
<dataflow id="3563" from="trunc_ln93" to="shl_ln" fromId="140" toId="141">
</dataflow>
<dataflow id="3565" from="StgValue_3564" to="shl_ln" fromId="3564" toId="141">
</dataflow>
<dataflow id="3566" from="shl_ln" to="zext_ln93" fromId="141" toId="142">
</dataflow>
<dataflow id="3568" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="shl_ln93_1" fromId="3567" toId="143">
</dataflow>
<dataflow id="3569" from="trunc_ln93" to="shl_ln93_1" fromId="140" toId="143">
</dataflow>
<dataflow id="3571" from="StgValue_3570" to="shl_ln93_1" fromId="3570" toId="143">
</dataflow>
<dataflow id="3572" from="shl_ln93_1" to="zext_ln93_1" fromId="143" toId="144">
</dataflow>
<dataflow id="3573" from="zext_ln93" to="out1" fromId="142" toId="145">
</dataflow>
<dataflow id="3574" from="zext_ln93_1" to="out1" fromId="144" toId="145">
</dataflow>
<dataflow id="3575" from="h_0" to="zext_ln75" fromId="138" toId="146">
</dataflow>
<dataflow id="3577" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="shl_ln1" fromId="3576" toId="147">
</dataflow>
<dataflow id="3578" from="h_0" to="shl_ln1" fromId="138" toId="147">
</dataflow>
<dataflow id="3579" from="StgValue_3551" to="shl_ln1" fromId="3551" toId="147">
</dataflow>
<dataflow id="3580" from="shl_ln1" to="zext_ln103" fromId="147" toId="148">
</dataflow>
<dataflow id="3582" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="shl_ln103_1" fromId="3581" toId="149">
</dataflow>
<dataflow id="3583" from="h_0" to="shl_ln103_1" fromId="138" toId="149">
</dataflow>
<dataflow id="3585" from="StgValue_3584" to="shl_ln103_1" fromId="3584" toId="149">
</dataflow>
<dataflow id="3586" from="shl_ln103_1" to="zext_ln103_1" fromId="149" toId="150">
</dataflow>
<dataflow id="3587" from="zext_ln103" to="sub_ln103" fromId="148" toId="151">
</dataflow>
<dataflow id="3588" from="zext_ln103_1" to="sub_ln103" fromId="150" toId="151">
</dataflow>
<dataflow id="3589" from="sub_ln103" to="sext_ln103" fromId="151" toId="152">
</dataflow>
<dataflow id="3590" from="sub_ln103" to="sext_ln103_1" fromId="151" toId="153">
</dataflow>
<dataflow id="3592" from="StgValue_3591" to="add_ln88" fromId="3591" toId="154">
</dataflow>
<dataflow id="3593" from="zext_ln75" to="add_ln88" fromId="146" toId="154">
</dataflow>
<dataflow id="3594" from="h_0" to="icmp_ln91" fromId="138" toId="155">
</dataflow>
<dataflow id="3595" from="StgValue_3551" to="icmp_ln91" fromId="3551" toId="155">
</dataflow>
<dataflow id="3597" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="shl_ln2" fromId="3596" toId="156">
</dataflow>
<dataflow id="3598" from="add_ln88" to="shl_ln2" fromId="154" toId="156">
</dataflow>
<dataflow id="3599" from="StgValue_3551" to="shl_ln2" fromId="3551" toId="156">
</dataflow>
<dataflow id="3601" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="shl_ln92_1" fromId="3600" toId="157">
</dataflow>
<dataflow id="3602" from="add_ln88" to="shl_ln92_1" fromId="154" toId="157">
</dataflow>
<dataflow id="3603" from="StgValue_3584" to="shl_ln92_1" fromId="3584" toId="157">
</dataflow>
<dataflow id="3604" from="shl_ln92_1" to="sext_ln92" fromId="157" toId="158">
</dataflow>
<dataflow id="3605" from="shl_ln2" to="sub_ln92" fromId="156" toId="159">
</dataflow>
<dataflow id="3606" from="sext_ln92" to="sub_ln92" fromId="158" toId="159">
</dataflow>
<dataflow id="3607" from="sub_ln92" to="sext_ln92_1" fromId="159" toId="160">
</dataflow>
<dataflow id="3608" from="sub_ln92" to="sext_ln92_2" fromId="159" toId="161">
</dataflow>
<dataflow id="3610" from="StgValue_3609" to="h" fromId="3609" toId="162">
</dataflow>
<dataflow id="3611" from="h_0" to="h" fromId="138" toId="162">
</dataflow>
<dataflow id="3612" from="h" to="icmp_ln91_3" fromId="162" toId="163">
</dataflow>
<dataflow id="3614" from="StgValue_3613" to="icmp_ln91_3" fromId="3613" toId="163">
</dataflow>
<dataflow id="3615" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="shl_ln92_2" fromId="3576" toId="164">
</dataflow>
<dataflow id="3616" from="h" to="shl_ln92_2" fromId="162" toId="164">
</dataflow>
<dataflow id="3617" from="StgValue_3551" to="shl_ln92_2" fromId="3551" toId="164">
</dataflow>
<dataflow id="3618" from="shl_ln92_2" to="zext_ln92" fromId="164" toId="165">
</dataflow>
<dataflow id="3619" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="shl_ln92_3" fromId="3581" toId="166">
</dataflow>
<dataflow id="3620" from="h" to="shl_ln92_3" fromId="162" toId="166">
</dataflow>
<dataflow id="3621" from="StgValue_3584" to="shl_ln92_3" fromId="3584" toId="166">
</dataflow>
<dataflow id="3622" from="shl_ln92_3" to="zext_ln92_1" fromId="166" toId="167">
</dataflow>
<dataflow id="3623" from="zext_ln92" to="sub_ln92_1" fromId="165" toId="168">
</dataflow>
<dataflow id="3624" from="zext_ln92_1" to="sub_ln92_1" fromId="167" toId="168">
</dataflow>
<dataflow id="3625" from="sub_ln92_1" to="sext_ln92_3" fromId="168" toId="169">
</dataflow>
<dataflow id="3626" from="sub_ln92_1" to="sext_ln92_4" fromId="168" toId="170">
</dataflow>
<dataflow id="3628" from="StgValue_3627" to="add_ln92_9" fromId="3627" toId="171">
</dataflow>
<dataflow id="3629" from="sub_ln92" to="add_ln92_9" fromId="159" toId="171">
</dataflow>
<dataflow id="3630" from="StgValue_3627" to="add_ln92_11" fromId="3627" toId="172">
</dataflow>
<dataflow id="3631" from="sub_ln103" to="add_ln92_11" fromId="151" toId="172">
</dataflow>
<dataflow id="3632" from="StgValue_3627" to="add_ln92_13" fromId="3627" toId="173">
</dataflow>
<dataflow id="3633" from="sub_ln92_1" to="add_ln92_13" fromId="168" toId="173">
</dataflow>
<dataflow id="3635" from="StgValue_3634" to="add_ln92_15" fromId="3634" toId="174">
</dataflow>
<dataflow id="3636" from="sext_ln92_2" to="add_ln92_15" fromId="161" toId="174">
</dataflow>
<dataflow id="3637" from="StgValue_3634" to="add_ln92_17" fromId="3634" toId="175">
</dataflow>
<dataflow id="3638" from="sext_ln103_1" to="add_ln92_17" fromId="153" toId="175">
</dataflow>
<dataflow id="3639" from="StgValue_3634" to="add_ln92_20" fromId="3634" toId="176">
</dataflow>
<dataflow id="3640" from="sext_ln92_4" to="add_ln92_20" fromId="170" toId="176">
</dataflow>
<dataflow id="3642" from="StgValue_3641" to="add_ln92_22" fromId="3641" toId="177">
</dataflow>
<dataflow id="3643" from="sext_ln92_2" to="add_ln92_22" fromId="161" toId="177">
</dataflow>
<dataflow id="3644" from="StgValue_3641" to="add_ln92_24" fromId="3641" toId="178">
</dataflow>
<dataflow id="3645" from="sext_ln103_1" to="add_ln92_24" fromId="153" toId="178">
</dataflow>
<dataflow id="3646" from="StgValue_3641" to="add_ln92_26" fromId="3641" toId="179">
</dataflow>
<dataflow id="3647" from="sext_ln92_4" to="add_ln92_26" fromId="170" toId="179">
</dataflow>
<dataflow id="3649" from="StgValue_3648" to="add_ln92_28" fromId="3648" toId="180">
</dataflow>
<dataflow id="3650" from="sext_ln92_2" to="add_ln92_28" fromId="161" toId="180">
</dataflow>
<dataflow id="3651" from="StgValue_3648" to="add_ln92_30" fromId="3648" toId="181">
</dataflow>
<dataflow id="3652" from="sext_ln103_1" to="add_ln92_30" fromId="153" toId="181">
</dataflow>
<dataflow id="3653" from="StgValue_3648" to="add_ln92_32" fromId="3648" toId="182">
</dataflow>
<dataflow id="3654" from="sext_ln92_4" to="add_ln92_32" fromId="170" toId="182">
</dataflow>
<dataflow id="3656" from="StgValue_3655" to="add_ln92_34" fromId="3655" toId="183">
</dataflow>
<dataflow id="3657" from="sext_ln92_1" to="add_ln92_34" fromId="160" toId="183">
</dataflow>
<dataflow id="3658" from="StgValue_3655" to="add_ln92_37" fromId="3655" toId="184">
</dataflow>
<dataflow id="3659" from="sext_ln103" to="add_ln92_37" fromId="152" toId="184">
</dataflow>
<dataflow id="3660" from="StgValue_3655" to="add_ln92_39" fromId="3655" toId="185">
</dataflow>
<dataflow id="3661" from="sext_ln92_3" to="add_ln92_39" fromId="169" toId="185">
</dataflow>
<dataflow id="3663" from="StgValue_3662" to="add_ln92_41" fromId="3662" toId="186">
</dataflow>
<dataflow id="3664" from="sext_ln92_1" to="add_ln92_41" fromId="160" toId="186">
</dataflow>
<dataflow id="3665" from="StgValue_3662" to="add_ln92_43" fromId="3662" toId="187">
</dataflow>
<dataflow id="3666" from="sext_ln103" to="add_ln92_43" fromId="152" toId="187">
</dataflow>
<dataflow id="3667" from="StgValue_3662" to="add_ln92_45" fromId="3662" toId="188">
</dataflow>
<dataflow id="3668" from="sext_ln92_3" to="add_ln92_45" fromId="169" toId="188">
</dataflow>
<dataflow id="3670" from="StgValue_3669" to="add_ln92_47" fromId="3669" toId="189">
</dataflow>
<dataflow id="3671" from="sext_ln92_1" to="add_ln92_47" fromId="160" toId="189">
</dataflow>
<dataflow id="3672" from="StgValue_3669" to="add_ln92_49" fromId="3669" toId="190">
</dataflow>
<dataflow id="3673" from="sext_ln103" to="add_ln92_49" fromId="152" toId="190">
</dataflow>
<dataflow id="3674" from="StgValue_3669" to="add_ln92_51" fromId="3669" toId="191">
</dataflow>
<dataflow id="3675" from="sext_ln92_3" to="add_ln92_51" fromId="169" toId="191">
</dataflow>
<dataflow id="3676" from="indvar_flatten202" to="icmp_ln73" fromId="135" toId="192">
</dataflow>
<dataflow id="3678" from="StgValue_3677" to="icmp_ln73" fromId="3677" toId="192">
</dataflow>
<dataflow id="3680" from="StgValue_3679" to="add_ln73" fromId="3679" toId="193">
</dataflow>
<dataflow id="3681" from="indvar_flatten202" to="add_ln73" fromId="135" toId="193">
</dataflow>
<dataflow id="3682" from="icmp_ln73" to="br_ln73" fromId="192" toId="194">
</dataflow>
<dataflow id="3683" from="indvar_flatten" to="icmp_ln75" fromId="137" toId="195">
</dataflow>
<dataflow id="3685" from="StgValue_3684" to="icmp_ln75" fromId="3684" toId="195">
</dataflow>
<dataflow id="3686" from="icmp_ln75" to="select_ln103" fromId="195" toId="196">
</dataflow>
<dataflow id="3687" from="StgValue_3551" to="select_ln103" fromId="3551" toId="196">
</dataflow>
<dataflow id="3688" from="h_0" to="select_ln103" fromId="138" toId="196">
</dataflow>
<dataflow id="3690" from="StgValue_3689" to="add_ln73_1" fromId="3689" toId="197">
</dataflow>
<dataflow id="3691" from="co_0" to="add_ln73_1" fromId="136" toId="197">
</dataflow>
<dataflow id="3692" from="icmp_ln75" to="select_ln103_1" fromId="195" toId="198">
</dataflow>
<dataflow id="3693" from="add_ln73_1" to="select_ln103_1" fromId="197" toId="198">
</dataflow>
<dataflow id="3694" from="co_0" to="select_ln103_1" fromId="136" toId="198">
</dataflow>
<dataflow id="3695" from="select_ln103_1" to="zext_ln93_4" fromId="198" toId="199">
</dataflow>
<dataflow id="3696" from="add_ln73_1" to="trunc_ln93_1" fromId="197" toId="200">
</dataflow>
<dataflow id="3697" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="shl_ln93_mid1" fromId="3561" toId="201">
</dataflow>
<dataflow id="3698" from="trunc_ln93_1" to="shl_ln93_mid1" fromId="200" toId="201">
</dataflow>
<dataflow id="3699" from="StgValue_3564" to="shl_ln93_mid1" fromId="3564" toId="201">
</dataflow>
<dataflow id="3700" from="shl_ln93_mid1" to="zext_ln93_2" fromId="201" toId="202">
</dataflow>
<dataflow id="3701" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="shl_ln93_1_mid1" fromId="3567" toId="203">
</dataflow>
<dataflow id="3702" from="trunc_ln93_1" to="shl_ln93_1_mid1" fromId="200" toId="203">
</dataflow>
<dataflow id="3703" from="StgValue_3570" to="shl_ln93_1_mid1" fromId="3570" toId="203">
</dataflow>
<dataflow id="3704" from="shl_ln93_1_mid1" to="zext_ln93_3" fromId="203" toId="204">
</dataflow>
<dataflow id="3705" from="zext_ln93_3" to="add_ln93_1" fromId="204" toId="205">
</dataflow>
<dataflow id="3706" from="zext_ln93_2" to="add_ln93_1" fromId="202" toId="205">
</dataflow>
<dataflow id="3707" from="icmp_ln75" to="select_ln103_4" fromId="195" toId="206">
</dataflow>
<dataflow id="3708" from="add_ln73_1" to="select_ln103_4" fromId="197" toId="206">
</dataflow>
<dataflow id="3709" from="co_0" to="select_ln103_4" fromId="136" toId="206">
</dataflow>
<dataflow id="3710" from="icmp_ln75" to="select_ln103_3" fromId="195" toId="207">
</dataflow>
<dataflow id="3711" from="add_ln93_1" to="select_ln103_3" fromId="205" toId="207">
</dataflow>
<dataflow id="3712" from="out1" to="select_ln103_3" fromId="145" toId="207">
</dataflow>
<dataflow id="3713" from="icmp_ln75" to="xor_ln103" fromId="195" toId="208">
</dataflow>
<dataflow id="3715" from="StgValue_3714" to="xor_ln103" fromId="3714" toId="208">
</dataflow>
<dataflow id="3716" from="icmp_ln91" to="and_ln103" fromId="155" toId="209">
</dataflow>
<dataflow id="3717" from="xor_ln103" to="and_ln103" fromId="208" toId="209">
</dataflow>
<dataflow id="3718" from="w_0" to="icmp_ln77" fromId="139" toId="210">
</dataflow>
<dataflow id="3719" from="StgValue_3613" to="icmp_ln77" fromId="3613" toId="210">
</dataflow>
<dataflow id="3720" from="icmp_ln77" to="and_ln103_1" fromId="210" toId="211">
</dataflow>
<dataflow id="3721" from="xor_ln103" to="and_ln103_1" fromId="208" toId="211">
</dataflow>
<dataflow id="3722" from="StgValue_3609" to="add_ln88_2" fromId="3609" toId="212">
</dataflow>
<dataflow id="3723" from="select_ln103" to="add_ln88_2" fromId="196" toId="212">
</dataflow>
<dataflow id="3724" from="add_ln88_2" to="zext_ln88" fromId="212" toId="213">
</dataflow>
<dataflow id="3725" from="and_ln103_1" to="or_ln75" fromId="211" toId="214">
</dataflow>
<dataflow id="3726" from="icmp_ln75" to="or_ln75" fromId="195" toId="214">
</dataflow>
<dataflow id="3727" from="or_ln75" to="select_ln75" fromId="214" toId="215">
</dataflow>
<dataflow id="3728" from="StgValue_3551" to="select_ln75" fromId="3551" toId="215">
</dataflow>
<dataflow id="3729" from="w_0" to="select_ln75" fromId="139" toId="215">
</dataflow>
<dataflow id="3730" from="StgValue_3591" to="add_ln88_3" fromId="3591" toId="216">
</dataflow>
<dataflow id="3731" from="zext_ln88" to="add_ln88_3" fromId="213" toId="216">
</dataflow>
<dataflow id="3732" from="add_ln88_2" to="icmp_ln91_4" fromId="212" toId="217">
</dataflow>
<dataflow id="3733" from="StgValue_3551" to="icmp_ln91_4" fromId="3551" toId="217">
</dataflow>
<dataflow id="3734" from="and_ln103_1" to="select_ln75_2" fromId="211" toId="218">
</dataflow>
<dataflow id="3735" from="icmp_ln91_4" to="select_ln75_2" fromId="217" toId="218">
</dataflow>
<dataflow id="3736" from="and_ln103" to="select_ln75_2" fromId="209" toId="218">
</dataflow>
<dataflow id="3738" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="3737" toId="219">
</dataflow>
<dataflow id="3740" from="p_str4" to="tmp" fromId="3739" toId="219">
</dataflow>
<dataflow id="3741" from="sext_ln1117_72" to="add_ln79" fromId="127" toId="220">
</dataflow>
<dataflow id="3742" from="zext_ln93_4" to="add_ln79" fromId="199" toId="220">
</dataflow>
<dataflow id="3743" from="add_ln79" to="sext_ln79" fromId="220" toId="221">
</dataflow>
<dataflow id="3744" from="input_V" to="bias_V_addr" fromId="3373" toId="222">
</dataflow>
<dataflow id="3745" from="sext_ln79" to="bias_V_addr" fromId="221" toId="222">
</dataflow>
<dataflow id="3747" from="StgValue_3746" to="add_ln75" fromId="3746" toId="223">
</dataflow>
<dataflow id="3748" from="indvar_flatten" to="add_ln75" fromId="137" toId="223">
</dataflow>
<dataflow id="3749" from="icmp_ln75" to="select_ln75_28" fromId="195" toId="224">
</dataflow>
<dataflow id="3750" from="StgValue_3746" to="select_ln75_28" fromId="3746" toId="224">
</dataflow>
<dataflow id="3751" from="add_ln75" to="select_ln75_28" fromId="223" toId="224">
</dataflow>
<dataflow id="3752" from="select_ln103_3" to="zext_ln103_3" fromId="207" toId="225">
</dataflow>
<dataflow id="3753" from="icmp_ln75" to="select_ln103_5" fromId="195" toId="226">
</dataflow>
<dataflow id="3755" from="StgValue_3754" to="select_ln103_5" fromId="3754" toId="226">
</dataflow>
<dataflow id="3756" from="sub_ln103" to="select_ln103_5" fromId="151" toId="226">
</dataflow>
<dataflow id="3757" from="icmp_ln75" to="select_ln103_6" fromId="195" toId="227">
</dataflow>
<dataflow id="3759" from="StgValue_3758" to="select_ln103_6" fromId="3758" toId="227">
</dataflow>
<dataflow id="3760" from="sub_ln92" to="select_ln103_6" fromId="159" toId="227">
</dataflow>
<dataflow id="3761" from="icmp_ln75" to="or_ln103_5" fromId="195" toId="228">
</dataflow>
<dataflow id="3762" from="icmp_ln91_3" to="or_ln103_5" fromId="163" toId="228">
</dataflow>
<dataflow id="3763" from="icmp_ln75" to="select_ln103_7" fromId="195" toId="229">
</dataflow>
<dataflow id="3765" from="StgValue_3764" to="select_ln103_7" fromId="3764" toId="229">
</dataflow>
<dataflow id="3766" from="sub_ln92_1" to="select_ln103_7" fromId="168" toId="229">
</dataflow>
<dataflow id="3767" from="icmp_ln75" to="select_ln103_8" fromId="195" toId="230">
</dataflow>
<dataflow id="3769" from="StgValue_3768" to="select_ln103_8" fromId="3768" toId="230">
</dataflow>
<dataflow id="3770" from="add_ln92_9" to="select_ln103_8" fromId="171" toId="230">
</dataflow>
<dataflow id="3771" from="icmp_ln75" to="select_ln103_9" fromId="195" toId="231">
</dataflow>
<dataflow id="3772" from="StgValue_3627" to="select_ln103_9" fromId="3627" toId="231">
</dataflow>
<dataflow id="3773" from="add_ln92_11" to="select_ln103_9" fromId="172" toId="231">
</dataflow>
<dataflow id="3774" from="icmp_ln75" to="select_ln103_10" fromId="195" toId="232">
</dataflow>
<dataflow id="3776" from="StgValue_3775" to="select_ln103_10" fromId="3775" toId="232">
</dataflow>
<dataflow id="3777" from="add_ln92_13" to="select_ln103_10" fromId="173" toId="232">
</dataflow>
<dataflow id="3778" from="icmp_ln75" to="select_ln103_11" fromId="195" toId="233">
</dataflow>
<dataflow id="3780" from="StgValue_3779" to="select_ln103_11" fromId="3779" toId="233">
</dataflow>
<dataflow id="3781" from="add_ln92_15" to="select_ln103_11" fromId="174" toId="233">
</dataflow>
<dataflow id="3782" from="icmp_ln75" to="select_ln103_12" fromId="195" toId="234">
</dataflow>
<dataflow id="3783" from="StgValue_3634" to="select_ln103_12" fromId="3634" toId="234">
</dataflow>
<dataflow id="3784" from="add_ln92_17" to="select_ln103_12" fromId="175" toId="234">
</dataflow>
<dataflow id="3785" from="icmp_ln75" to="select_ln103_13" fromId="195" toId="235">
</dataflow>
<dataflow id="3787" from="StgValue_3786" to="select_ln103_13" fromId="3786" toId="235">
</dataflow>
<dataflow id="3788" from="add_ln92_20" to="select_ln103_13" fromId="176" toId="235">
</dataflow>
<dataflow id="3789" from="icmp_ln75" to="select_ln103_14" fromId="195" toId="236">
</dataflow>
<dataflow id="3791" from="StgValue_3790" to="select_ln103_14" fromId="3790" toId="236">
</dataflow>
<dataflow id="3792" from="add_ln92_22" to="select_ln103_14" fromId="177" toId="236">
</dataflow>
<dataflow id="3793" from="icmp_ln75" to="select_ln103_15" fromId="195" toId="237">
</dataflow>
<dataflow id="3794" from="StgValue_3641" to="select_ln103_15" fromId="3641" toId="237">
</dataflow>
<dataflow id="3795" from="add_ln92_24" to="select_ln103_15" fromId="178" toId="237">
</dataflow>
<dataflow id="3796" from="icmp_ln75" to="select_ln103_16" fromId="195" toId="238">
</dataflow>
<dataflow id="3798" from="StgValue_3797" to="select_ln103_16" fromId="3797" toId="238">
</dataflow>
<dataflow id="3799" from="add_ln92_26" to="select_ln103_16" fromId="179" toId="238">
</dataflow>
<dataflow id="3800" from="icmp_ln75" to="select_ln103_17" fromId="195" toId="239">
</dataflow>
<dataflow id="3802" from="StgValue_3801" to="select_ln103_17" fromId="3801" toId="239">
</dataflow>
<dataflow id="3803" from="add_ln92_28" to="select_ln103_17" fromId="180" toId="239">
</dataflow>
<dataflow id="3804" from="icmp_ln75" to="select_ln103_18" fromId="195" toId="240">
</dataflow>
<dataflow id="3805" from="StgValue_3648" to="select_ln103_18" fromId="3648" toId="240">
</dataflow>
<dataflow id="3806" from="add_ln92_30" to="select_ln103_18" fromId="181" toId="240">
</dataflow>
<dataflow id="3807" from="icmp_ln75" to="select_ln103_19" fromId="195" toId="241">
</dataflow>
<dataflow id="3809" from="StgValue_3808" to="select_ln103_19" fromId="3808" toId="241">
</dataflow>
<dataflow id="3810" from="add_ln92_32" to="select_ln103_19" fromId="182" toId="241">
</dataflow>
<dataflow id="3811" from="icmp_ln75" to="select_ln103_20" fromId="195" toId="242">
</dataflow>
<dataflow id="3813" from="StgValue_3812" to="select_ln103_20" fromId="3812" toId="242">
</dataflow>
<dataflow id="3814" from="add_ln92_34" to="select_ln103_20" fromId="183" toId="242">
</dataflow>
<dataflow id="3815" from="icmp_ln75" to="select_ln103_21" fromId="195" toId="243">
</dataflow>
<dataflow id="3816" from="StgValue_3655" to="select_ln103_21" fromId="3655" toId="243">
</dataflow>
<dataflow id="3817" from="add_ln92_37" to="select_ln103_21" fromId="184" toId="243">
</dataflow>
<dataflow id="3818" from="icmp_ln75" to="select_ln103_22" fromId="195" toId="244">
</dataflow>
<dataflow id="3820" from="StgValue_3819" to="select_ln103_22" fromId="3819" toId="244">
</dataflow>
<dataflow id="3821" from="add_ln92_39" to="select_ln103_22" fromId="185" toId="244">
</dataflow>
<dataflow id="3822" from="icmp_ln75" to="select_ln103_23" fromId="195" toId="245">
</dataflow>
<dataflow id="3824" from="StgValue_3823" to="select_ln103_23" fromId="3823" toId="245">
</dataflow>
<dataflow id="3825" from="add_ln92_41" to="select_ln103_23" fromId="186" toId="245">
</dataflow>
<dataflow id="3826" from="icmp_ln75" to="select_ln103_24" fromId="195" toId="246">
</dataflow>
<dataflow id="3827" from="StgValue_3662" to="select_ln103_24" fromId="3662" toId="246">
</dataflow>
<dataflow id="3828" from="add_ln92_43" to="select_ln103_24" fromId="187" toId="246">
</dataflow>
<dataflow id="3829" from="icmp_ln75" to="select_ln103_25" fromId="195" toId="247">
</dataflow>
<dataflow id="3831" from="StgValue_3830" to="select_ln103_25" fromId="3830" toId="247">
</dataflow>
<dataflow id="3832" from="add_ln92_45" to="select_ln103_25" fromId="188" toId="247">
</dataflow>
<dataflow id="3833" from="icmp_ln75" to="select_ln103_26" fromId="195" toId="248">
</dataflow>
<dataflow id="3835" from="StgValue_3834" to="select_ln103_26" fromId="3834" toId="248">
</dataflow>
<dataflow id="3836" from="add_ln92_47" to="select_ln103_26" fromId="189" toId="248">
</dataflow>
<dataflow id="3837" from="icmp_ln75" to="select_ln103_27" fromId="195" toId="249">
</dataflow>
<dataflow id="3838" from="StgValue_3669" to="select_ln103_27" fromId="3669" toId="249">
</dataflow>
<dataflow id="3839" from="add_ln92_49" to="select_ln103_27" fromId="190" toId="249">
</dataflow>
<dataflow id="3840" from="icmp_ln75" to="select_ln103_28" fromId="195" toId="250">
</dataflow>
<dataflow id="3842" from="StgValue_3841" to="select_ln103_28" fromId="3841" toId="250">
</dataflow>
<dataflow id="3843" from="add_ln92_51" to="select_ln103_28" fromId="191" toId="250">
</dataflow>
<dataflow id="3844" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="shl_ln92_2_dup" fromId="3576" toId="251">
</dataflow>
<dataflow id="3845" from="add_ln88_2" to="shl_ln92_2_dup" fromId="212" toId="251">
</dataflow>
<dataflow id="3846" from="StgValue_3551" to="shl_ln92_2_dup" fromId="3551" toId="251">
</dataflow>
<dataflow id="3847" from="shl_ln92_2_dup" to="zext_ln92_2" fromId="251" toId="252">
</dataflow>
<dataflow id="3848" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="shl_ln92_3_dup" fromId="3581" toId="253">
</dataflow>
<dataflow id="3849" from="add_ln88_2" to="shl_ln92_3_dup" fromId="212" toId="253">
</dataflow>
<dataflow id="3850" from="StgValue_3584" to="shl_ln92_3_dup" fromId="3584" toId="253">
</dataflow>
<dataflow id="3851" from="shl_ln92_3_dup" to="zext_ln92_3" fromId="253" toId="254">
</dataflow>
<dataflow id="3852" from="zext_ln92_2" to="sub_ln92_2" fromId="252" toId="255">
</dataflow>
<dataflow id="3853" from="zext_ln92_3" to="sub_ln92_2" fromId="254" toId="255">
</dataflow>
<dataflow id="3854" from="sub_ln92_2" to="sext_ln92_5" fromId="255" toId="256">
</dataflow>
<dataflow id="3855" from="sub_ln92_2" to="sext_ln92_6" fromId="255" toId="257">
</dataflow>
<dataflow id="3856" from="StgValue_3627" to="add_ln92_93" fromId="3627" toId="258">
</dataflow>
<dataflow id="3857" from="sub_ln92_2" to="add_ln92_93" fromId="255" toId="258">
</dataflow>
<dataflow id="3858" from="StgValue_3634" to="add_ln92_94" fromId="3634" toId="259">
</dataflow>
<dataflow id="3859" from="sext_ln92_6" to="add_ln92_94" fromId="257" toId="259">
</dataflow>
<dataflow id="3860" from="StgValue_3641" to="add_ln92_95" fromId="3641" toId="260">
</dataflow>
<dataflow id="3861" from="sext_ln92_6" to="add_ln92_95" fromId="257" toId="260">
</dataflow>
<dataflow id="3862" from="StgValue_3648" to="add_ln92_96" fromId="3648" toId="261">
</dataflow>
<dataflow id="3863" from="sext_ln92_6" to="add_ln92_96" fromId="257" toId="261">
</dataflow>
<dataflow id="3864" from="StgValue_3655" to="add_ln92_97" fromId="3655" toId="262">
</dataflow>
<dataflow id="3865" from="sext_ln92_5" to="add_ln92_97" fromId="256" toId="262">
</dataflow>
<dataflow id="3866" from="StgValue_3662" to="add_ln92_98" fromId="3662" toId="263">
</dataflow>
<dataflow id="3867" from="sext_ln92_5" to="add_ln92_98" fromId="256" toId="263">
</dataflow>
<dataflow id="3868" from="StgValue_3669" to="add_ln92_99" fromId="3669" toId="264">
</dataflow>
<dataflow id="3869" from="sext_ln92_5" to="add_ln92_99" fromId="256" toId="264">
</dataflow>
<dataflow id="3870" from="and_ln103_1" to="select_ln75_1" fromId="211" toId="265">
</dataflow>
<dataflow id="3871" from="sub_ln92_2" to="select_ln75_1" fromId="255" toId="265">
</dataflow>
<dataflow id="3872" from="select_ln103_5" to="select_ln75_1" fromId="226" toId="265">
</dataflow>
<dataflow id="3873" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="shl_ln92_mid1" fromId="3596" toId="266">
</dataflow>
<dataflow id="3874" from="add_ln88_3" to="shl_ln92_mid1" fromId="216" toId="266">
</dataflow>
<dataflow id="3875" from="StgValue_3551" to="shl_ln92_mid1" fromId="3551" toId="266">
</dataflow>
<dataflow id="3876" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="shl_ln92_1_mid1" fromId="3600" toId="267">
</dataflow>
<dataflow id="3877" from="add_ln88_3" to="shl_ln92_1_mid1" fromId="216" toId="267">
</dataflow>
<dataflow id="3878" from="StgValue_3584" to="shl_ln92_1_mid1" fromId="3584" toId="267">
</dataflow>
<dataflow id="3879" from="shl_ln92_1_mid1" to="sext_ln92_7" fromId="267" toId="268">
</dataflow>
<dataflow id="3880" from="shl_ln92_mid1" to="sub_ln92_3" fromId="266" toId="269">
</dataflow>
<dataflow id="3881" from="sext_ln92_7" to="sub_ln92_3" fromId="268" toId="269">
</dataflow>
<dataflow id="3882" from="and_ln103_1" to="select_ln75_3" fromId="211" toId="270">
</dataflow>
<dataflow id="3883" from="sub_ln92_3" to="select_ln75_3" fromId="269" toId="270">
</dataflow>
<dataflow id="3884" from="select_ln103_6" to="select_ln75_3" fromId="227" toId="270">
</dataflow>
<dataflow id="3885" from="sub_ln92_3" to="sext_ln92_8" fromId="269" toId="271">
</dataflow>
<dataflow id="3886" from="sub_ln92_3" to="sext_ln92_9" fromId="269" toId="272">
</dataflow>
<dataflow id="3888" from="StgValue_3887" to="add_ln88_4" fromId="3887" toId="273">
</dataflow>
<dataflow id="3889" from="select_ln103" to="add_ln88_4" fromId="196" toId="273">
</dataflow>
<dataflow id="3890" from="add_ln88_4" to="icmp_ln91_5" fromId="273" toId="274">
</dataflow>
<dataflow id="3891" from="StgValue_3613" to="icmp_ln91_5" fromId="3613" toId="274">
</dataflow>
<dataflow id="3892" from="and_ln103_1" to="select_ln75_4" fromId="211" toId="275">
</dataflow>
<dataflow id="3893" from="icmp_ln91_5" to="select_ln75_4" fromId="274" toId="275">
</dataflow>
<dataflow id="3894" from="or_ln103_5" to="select_ln75_4" fromId="228" toId="275">
</dataflow>
<dataflow id="3895" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="shl_ln92_2_mid1" fromId="3576" toId="276">
</dataflow>
<dataflow id="3896" from="add_ln88_4" to="shl_ln92_2_mid1" fromId="273" toId="276">
</dataflow>
<dataflow id="3897" from="StgValue_3551" to="shl_ln92_2_mid1" fromId="3551" toId="276">
</dataflow>
<dataflow id="3898" from="shl_ln92_2_mid1" to="zext_ln92_4" fromId="276" toId="277">
</dataflow>
<dataflow id="3899" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="shl_ln92_3_mid1" fromId="3581" toId="278">
</dataflow>
<dataflow id="3900" from="add_ln88_4" to="shl_ln92_3_mid1" fromId="273" toId="278">
</dataflow>
<dataflow id="3901" from="StgValue_3584" to="shl_ln92_3_mid1" fromId="3584" toId="278">
</dataflow>
<dataflow id="3902" from="shl_ln92_3_mid1" to="zext_ln92_5" fromId="278" toId="279">
</dataflow>
<dataflow id="3903" from="zext_ln92_4" to="sub_ln92_4" fromId="277" toId="280">
</dataflow>
<dataflow id="3904" from="zext_ln92_5" to="sub_ln92_4" fromId="279" toId="280">
</dataflow>
<dataflow id="3905" from="and_ln103_1" to="select_ln75_5" fromId="211" toId="281">
</dataflow>
<dataflow id="3906" from="sub_ln92_4" to="select_ln75_5" fromId="280" toId="281">
</dataflow>
<dataflow id="3907" from="select_ln103_7" to="select_ln75_5" fromId="229" toId="281">
</dataflow>
<dataflow id="3908" from="sub_ln92_4" to="sext_ln92_10" fromId="280" toId="282">
</dataflow>
<dataflow id="3909" from="sub_ln92_4" to="sext_ln92_11" fromId="280" toId="283">
</dataflow>
<dataflow id="3910" from="StgValue_3627" to="add_ln92_100" fromId="3627" toId="284">
</dataflow>
<dataflow id="3911" from="sub_ln92_3" to="add_ln92_100" fromId="269" toId="284">
</dataflow>
<dataflow id="3912" from="and_ln103_1" to="select_ln75_6" fromId="211" toId="285">
</dataflow>
<dataflow id="3913" from="add_ln92_100" to="select_ln75_6" fromId="284" toId="285">
</dataflow>
<dataflow id="3914" from="select_ln103_8" to="select_ln75_6" fromId="230" toId="285">
</dataflow>
<dataflow id="3915" from="and_ln103_1" to="select_ln75_7" fromId="211" toId="286">
</dataflow>
<dataflow id="3916" from="add_ln92_93" to="select_ln75_7" fromId="258" toId="286">
</dataflow>
<dataflow id="3917" from="select_ln103_9" to="select_ln75_7" fromId="231" toId="286">
</dataflow>
<dataflow id="3918" from="StgValue_3627" to="add_ln92_101" fromId="3627" toId="287">
</dataflow>
<dataflow id="3919" from="sub_ln92_4" to="add_ln92_101" fromId="280" toId="287">
</dataflow>
<dataflow id="3920" from="and_ln103_1" to="select_ln75_8" fromId="211" toId="288">
</dataflow>
<dataflow id="3921" from="add_ln92_101" to="select_ln75_8" fromId="287" toId="288">
</dataflow>
<dataflow id="3922" from="select_ln103_10" to="select_ln75_8" fromId="232" toId="288">
</dataflow>
<dataflow id="3923" from="StgValue_3634" to="add_ln92_102" fromId="3634" toId="289">
</dataflow>
<dataflow id="3924" from="sext_ln92_9" to="add_ln92_102" fromId="272" toId="289">
</dataflow>
<dataflow id="3925" from="and_ln103_1" to="select_ln75_9" fromId="211" toId="290">
</dataflow>
<dataflow id="3926" from="add_ln92_102" to="select_ln75_9" fromId="289" toId="290">
</dataflow>
<dataflow id="3927" from="select_ln103_11" to="select_ln75_9" fromId="233" toId="290">
</dataflow>
<dataflow id="3928" from="and_ln103_1" to="select_ln75_10" fromId="211" toId="291">
</dataflow>
<dataflow id="3929" from="add_ln92_94" to="select_ln75_10" fromId="259" toId="291">
</dataflow>
<dataflow id="3930" from="select_ln103_12" to="select_ln75_10" fromId="234" toId="291">
</dataflow>
<dataflow id="3931" from="StgValue_3634" to="add_ln92_103" fromId="3634" toId="292">
</dataflow>
<dataflow id="3932" from="sext_ln92_11" to="add_ln92_103" fromId="283" toId="292">
</dataflow>
<dataflow id="3933" from="and_ln103_1" to="select_ln75_11" fromId="211" toId="293">
</dataflow>
<dataflow id="3934" from="add_ln92_103" to="select_ln75_11" fromId="292" toId="293">
</dataflow>
<dataflow id="3935" from="select_ln103_13" to="select_ln75_11" fromId="235" toId="293">
</dataflow>
<dataflow id="3936" from="StgValue_3641" to="add_ln92_104" fromId="3641" toId="294">
</dataflow>
<dataflow id="3937" from="sext_ln92_9" to="add_ln92_104" fromId="272" toId="294">
</dataflow>
<dataflow id="3938" from="and_ln103_1" to="select_ln75_12" fromId="211" toId="295">
</dataflow>
<dataflow id="3939" from="add_ln92_104" to="select_ln75_12" fromId="294" toId="295">
</dataflow>
<dataflow id="3940" from="select_ln103_14" to="select_ln75_12" fromId="236" toId="295">
</dataflow>
<dataflow id="3941" from="and_ln103_1" to="select_ln75_13" fromId="211" toId="296">
</dataflow>
<dataflow id="3942" from="add_ln92_95" to="select_ln75_13" fromId="260" toId="296">
</dataflow>
<dataflow id="3943" from="select_ln103_15" to="select_ln75_13" fromId="237" toId="296">
</dataflow>
<dataflow id="3944" from="StgValue_3641" to="add_ln92_105" fromId="3641" toId="297">
</dataflow>
<dataflow id="3945" from="sext_ln92_11" to="add_ln92_105" fromId="283" toId="297">
</dataflow>
<dataflow id="3946" from="and_ln103_1" to="select_ln75_14" fromId="211" toId="298">
</dataflow>
<dataflow id="3947" from="add_ln92_105" to="select_ln75_14" fromId="297" toId="298">
</dataflow>
<dataflow id="3948" from="select_ln103_16" to="select_ln75_14" fromId="238" toId="298">
</dataflow>
<dataflow id="3949" from="StgValue_3648" to="add_ln92_106" fromId="3648" toId="299">
</dataflow>
<dataflow id="3950" from="sext_ln92_9" to="add_ln92_106" fromId="272" toId="299">
</dataflow>
<dataflow id="3951" from="and_ln103_1" to="select_ln75_15" fromId="211" toId="300">
</dataflow>
<dataflow id="3952" from="add_ln92_106" to="select_ln75_15" fromId="299" toId="300">
</dataflow>
<dataflow id="3953" from="select_ln103_17" to="select_ln75_15" fromId="239" toId="300">
</dataflow>
<dataflow id="3954" from="and_ln103_1" to="select_ln75_16" fromId="211" toId="301">
</dataflow>
<dataflow id="3955" from="add_ln92_96" to="select_ln75_16" fromId="261" toId="301">
</dataflow>
<dataflow id="3956" from="select_ln103_18" to="select_ln75_16" fromId="240" toId="301">
</dataflow>
<dataflow id="3957" from="StgValue_3648" to="add_ln92_107" fromId="3648" toId="302">
</dataflow>
<dataflow id="3958" from="sext_ln92_11" to="add_ln92_107" fromId="283" toId="302">
</dataflow>
<dataflow id="3959" from="and_ln103_1" to="select_ln75_17" fromId="211" toId="303">
</dataflow>
<dataflow id="3960" from="add_ln92_107" to="select_ln75_17" fromId="302" toId="303">
</dataflow>
<dataflow id="3961" from="select_ln103_19" to="select_ln75_17" fromId="241" toId="303">
</dataflow>
<dataflow id="3962" from="StgValue_3655" to="add_ln92_108" fromId="3655" toId="304">
</dataflow>
<dataflow id="3963" from="sext_ln92_8" to="add_ln92_108" fromId="271" toId="304">
</dataflow>
<dataflow id="3964" from="and_ln103_1" to="select_ln75_18" fromId="211" toId="305">
</dataflow>
<dataflow id="3965" from="add_ln92_108" to="select_ln75_18" fromId="304" toId="305">
</dataflow>
<dataflow id="3966" from="select_ln103_20" to="select_ln75_18" fromId="242" toId="305">
</dataflow>
<dataflow id="3967" from="and_ln103_1" to="select_ln75_19" fromId="211" toId="306">
</dataflow>
<dataflow id="3968" from="add_ln92_97" to="select_ln75_19" fromId="262" toId="306">
</dataflow>
<dataflow id="3969" from="select_ln103_21" to="select_ln75_19" fromId="243" toId="306">
</dataflow>
<dataflow id="3970" from="StgValue_3655" to="add_ln92_109" fromId="3655" toId="307">
</dataflow>
<dataflow id="3971" from="sext_ln92_10" to="add_ln92_109" fromId="282" toId="307">
</dataflow>
<dataflow id="3972" from="and_ln103_1" to="select_ln75_20" fromId="211" toId="308">
</dataflow>
<dataflow id="3973" from="add_ln92_109" to="select_ln75_20" fromId="307" toId="308">
</dataflow>
<dataflow id="3974" from="select_ln103_22" to="select_ln75_20" fromId="244" toId="308">
</dataflow>
<dataflow id="3975" from="StgValue_3662" to="add_ln92_110" fromId="3662" toId="309">
</dataflow>
<dataflow id="3976" from="sext_ln92_8" to="add_ln92_110" fromId="271" toId="309">
</dataflow>
<dataflow id="3977" from="and_ln103_1" to="select_ln75_21" fromId="211" toId="310">
</dataflow>
<dataflow id="3978" from="add_ln92_110" to="select_ln75_21" fromId="309" toId="310">
</dataflow>
<dataflow id="3979" from="select_ln103_23" to="select_ln75_21" fromId="245" toId="310">
</dataflow>
<dataflow id="3980" from="and_ln103_1" to="select_ln75_22" fromId="211" toId="311">
</dataflow>
<dataflow id="3981" from="add_ln92_98" to="select_ln75_22" fromId="263" toId="311">
</dataflow>
<dataflow id="3982" from="select_ln103_24" to="select_ln75_22" fromId="246" toId="311">
</dataflow>
<dataflow id="3983" from="StgValue_3662" to="add_ln92_111" fromId="3662" toId="312">
</dataflow>
<dataflow id="3984" from="sext_ln92_10" to="add_ln92_111" fromId="282" toId="312">
</dataflow>
<dataflow id="3985" from="and_ln103_1" to="select_ln75_23" fromId="211" toId="313">
</dataflow>
<dataflow id="3986" from="add_ln92_111" to="select_ln75_23" fromId="312" toId="313">
</dataflow>
<dataflow id="3987" from="select_ln103_25" to="select_ln75_23" fromId="247" toId="313">
</dataflow>
<dataflow id="3988" from="StgValue_3669" to="add_ln92_112" fromId="3669" toId="314">
</dataflow>
<dataflow id="3989" from="sext_ln92_8" to="add_ln92_112" fromId="271" toId="314">
</dataflow>
<dataflow id="3990" from="and_ln103_1" to="select_ln75_24" fromId="211" toId="315">
</dataflow>
<dataflow id="3991" from="add_ln92_112" to="select_ln75_24" fromId="314" toId="315">
</dataflow>
<dataflow id="3992" from="select_ln103_26" to="select_ln75_24" fromId="248" toId="315">
</dataflow>
<dataflow id="3993" from="and_ln103_1" to="select_ln75_25" fromId="211" toId="316">
</dataflow>
<dataflow id="3994" from="add_ln92_99" to="select_ln75_25" fromId="264" toId="316">
</dataflow>
<dataflow id="3995" from="select_ln103_27" to="select_ln75_25" fromId="249" toId="316">
</dataflow>
<dataflow id="3996" from="StgValue_3669" to="add_ln92_113" fromId="3669" toId="317">
</dataflow>
<dataflow id="3997" from="sext_ln92_10" to="add_ln92_113" fromId="282" toId="317">
</dataflow>
<dataflow id="3998" from="and_ln103_1" to="select_ln75_26" fromId="211" toId="318">
</dataflow>
<dataflow id="3999" from="add_ln92_113" to="select_ln75_26" fromId="317" toId="318">
</dataflow>
<dataflow id="4000" from="select_ln103_28" to="select_ln75_26" fromId="250" toId="318">
</dataflow>
<dataflow id="4001" from="and_ln103_1" to="select_ln75_27" fromId="211" toId="319">
</dataflow>
<dataflow id="4002" from="add_ln88_2" to="select_ln75_27" fromId="212" toId="319">
</dataflow>
<dataflow id="4003" from="select_ln103" to="select_ln75_27" fromId="196" toId="319">
</dataflow>
<dataflow id="4004" from="select_ln75" to="zext_ln77_3" fromId="215" toId="320">
</dataflow>
<dataflow id="4005" from="_ssdm_op_ReadReq.m_axi.i8P" to="sum_V_req" fromId="3386" toId="321">
</dataflow>
<dataflow id="4006" from="bias_V_addr" to="sum_V_req" fromId="222" toId="321">
</dataflow>
<dataflow id="4008" from="StgValue_4007" to="sum_V_req" fromId="4007" toId="321">
</dataflow>
<dataflow id="4009" from="StgValue_3591" to="add_ln89" fromId="3591" toId="322">
</dataflow>
<dataflow id="4010" from="zext_ln77_3" to="add_ln89" fromId="320" toId="322">
</dataflow>
<dataflow id="4011" from="add_ln89" to="sext_ln89_2" fromId="322" toId="323">
</dataflow>
<dataflow id="4012" from="select_ln75" to="icmp_ln91_1" fromId="215" toId="324">
</dataflow>
<dataflow id="4013" from="StgValue_3551" to="icmp_ln91_1" fromId="3551" toId="324">
</dataflow>
<dataflow id="4014" from="select_ln75_2" to="and_ln91" fromId="218" toId="325">
</dataflow>
<dataflow id="4015" from="icmp_ln91_1" to="and_ln91" fromId="324" toId="325">
</dataflow>
<dataflow id="4016" from="sext_ln89_2" to="add_ln92" fromId="323" toId="326">
</dataflow>
<dataflow id="4017" from="select_ln75_3" to="add_ln92" fromId="270" toId="326">
</dataflow>
<dataflow id="4018" from="add_ln92" to="sext_ln97" fromId="326" toId="327">
</dataflow>
<dataflow id="4019" from="temp_V" to="temp_V_addr_1" fromId="104" toId="328">
</dataflow>
<dataflow id="4020" from="StgValue_3531" to="temp_V_addr_1" fromId="3531" toId="328">
</dataflow>
<dataflow id="4021" from="sext_ln97" to="temp_V_addr_1" fromId="327" toId="328">
</dataflow>
<dataflow id="4022" from="temp_V_addr_1" to="temp_V_load" fromId="328" toId="329">
</dataflow>
<dataflow id="4023" from="zext_ln103_3" to="add_ln1117" fromId="225" toId="330">
</dataflow>
<dataflow id="4024" from="sext_ln203" to="add_ln1117" fromId="128" toId="330">
</dataflow>
<dataflow id="4025" from="add_ln1117" to="sext_ln1117_73" fromId="330" toId="331">
</dataflow>
<dataflow id="4026" from="input_V" to="bias_V_addr_1" fromId="3373" toId="332">
</dataflow>
<dataflow id="4027" from="sext_ln1117_73" to="bias_V_addr_1" fromId="331" toId="332">
</dataflow>
<dataflow id="4028" from="select_ln103_3" to="or_ln103" fromId="207" toId="333">
</dataflow>
<dataflow id="4029" from="StgValue_3505" to="or_ln103" fromId="3505" toId="333">
</dataflow>
<dataflow id="4030" from="or_ln103" to="zext_ln103_4" fromId="333" toId="334">
</dataflow>
<dataflow id="4031" from="select_ln75" to="zext_ln77_2" fromId="215" toId="335">
</dataflow>
<dataflow id="4032" from="_ssdm_op_ReadReq.m_axi.i8P" to="sum_V_req" fromId="3386" toId="336">
</dataflow>
<dataflow id="4033" from="bias_V_addr" to="sum_V_req" fromId="222" toId="336">
</dataflow>
<dataflow id="4034" from="StgValue_4007" to="sum_V_req" fromId="4007" toId="336">
</dataflow>
<dataflow id="4035" from="temp_V_addr_1" to="temp_V_load" fromId="328" toId="337">
</dataflow>
<dataflow id="4036" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_2_req" fromId="3386" toId="338">
</dataflow>
<dataflow id="4037" from="bias_V_addr_1" to="bias_V_load_2_req" fromId="332" toId="338">
</dataflow>
<dataflow id="4038" from="StgValue_4007" to="bias_V_load_2_req" fromId="4007" toId="338">
</dataflow>
<dataflow id="4039" from="zext_ln77_2" to="add_ln92_1" fromId="335" toId="339">
</dataflow>
<dataflow id="4040" from="select_ln75_3" to="add_ln92_1" fromId="270" toId="339">
</dataflow>
<dataflow id="4041" from="add_ln92_1" to="sext_ln97_1" fromId="339" toId="340">
</dataflow>
<dataflow id="4042" from="temp_V" to="temp_V_addr_2" fromId="104" toId="341">
</dataflow>
<dataflow id="4043" from="StgValue_3531" to="temp_V_addr_2" fromId="3531" toId="341">
</dataflow>
<dataflow id="4044" from="sext_ln97_1" to="temp_V_addr_2" fromId="340" toId="341">
</dataflow>
<dataflow id="4045" from="temp_V_addr_2" to="temp_V_load_1" fromId="341" toId="342">
</dataflow>
<dataflow id="4046" from="zext_ln103_4" to="add_ln1117_1" fromId="334" toId="343">
</dataflow>
<dataflow id="4047" from="sext_ln203" to="add_ln1117_1" fromId="128" toId="343">
</dataflow>
<dataflow id="4048" from="add_ln1117_1" to="sext_ln1117_74" fromId="343" toId="344">
</dataflow>
<dataflow id="4049" from="input_V" to="bias_V_addr_2" fromId="3373" toId="345">
</dataflow>
<dataflow id="4050" from="sext_ln1117_74" to="bias_V_addr_2" fromId="344" toId="345">
</dataflow>
<dataflow id="4051" from="select_ln103_3" to="or_ln103_1" fromId="207" toId="346">
</dataflow>
<dataflow id="4053" from="StgValue_4052" to="or_ln103_1" fromId="4052" toId="346">
</dataflow>
<dataflow id="4054" from="or_ln103_1" to="zext_ln103_5" fromId="346" toId="347">
</dataflow>
<dataflow id="4055" from="_ssdm_op_ReadReq.m_axi.i8P" to="sum_V_req" fromId="3386" toId="348">
</dataflow>
<dataflow id="4056" from="bias_V_addr" to="sum_V_req" fromId="222" toId="348">
</dataflow>
<dataflow id="4057" from="StgValue_4007" to="sum_V_req" fromId="4007" toId="348">
</dataflow>
<dataflow id="4058" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_2_req" fromId="3386" toId="349">
</dataflow>
<dataflow id="4059" from="bias_V_addr_1" to="bias_V_load_2_req" fromId="332" toId="349">
</dataflow>
<dataflow id="4060" from="StgValue_4007" to="bias_V_load_2_req" fromId="4007" toId="349">
</dataflow>
<dataflow id="4061" from="select_ln75" to="w" fromId="215" toId="350">
</dataflow>
<dataflow id="4062" from="StgValue_3609" to="w" fromId="3609" toId="350">
</dataflow>
<dataflow id="4063" from="w" to="zext_ln89_2" fromId="350" toId="351">
</dataflow>
<dataflow id="4064" from="temp_V_addr_2" to="temp_V_load_1" fromId="341" toId="352">
</dataflow>
<dataflow id="4065" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_3_req" fromId="3386" toId="353">
</dataflow>
<dataflow id="4066" from="bias_V_addr_2" to="bias_V_load_3_req" fromId="345" toId="353">
</dataflow>
<dataflow id="4067" from="StgValue_4007" to="bias_V_load_3_req" fromId="4007" toId="353">
</dataflow>
<dataflow id="4068" from="w" to="icmp_ln91_2" fromId="350" toId="354">
</dataflow>
<dataflow id="4069" from="StgValue_3613" to="icmp_ln91_2" fromId="3613" toId="354">
</dataflow>
<dataflow id="4070" from="select_ln75_2" to="and_ln91_1" fromId="218" toId="355">
</dataflow>
<dataflow id="4071" from="icmp_ln91_2" to="and_ln91_1" fromId="354" toId="355">
</dataflow>
<dataflow id="4072" from="zext_ln89_2" to="add_ln92_2" fromId="351" toId="356">
</dataflow>
<dataflow id="4073" from="select_ln75_3" to="add_ln92_2" fromId="270" toId="356">
</dataflow>
<dataflow id="4074" from="add_ln92_2" to="sext_ln97_2" fromId="356" toId="357">
</dataflow>
<dataflow id="4075" from="temp_V" to="temp_V_addr_3" fromId="104" toId="358">
</dataflow>
<dataflow id="4076" from="StgValue_3531" to="temp_V_addr_3" fromId="3531" toId="358">
</dataflow>
<dataflow id="4077" from="sext_ln97_2" to="temp_V_addr_3" fromId="357" toId="358">
</dataflow>
<dataflow id="4078" from="temp_V_addr_3" to="temp_V_load_2" fromId="358" toId="359">
</dataflow>
<dataflow id="4079" from="zext_ln103_5" to="add_ln1117_2" fromId="347" toId="360">
</dataflow>
<dataflow id="4080" from="sext_ln203" to="add_ln1117_2" fromId="128" toId="360">
</dataflow>
<dataflow id="4081" from="add_ln1117_2" to="sext_ln1117_75" fromId="360" toId="361">
</dataflow>
<dataflow id="4082" from="input_V" to="bias_V_addr_3" fromId="3373" toId="362">
</dataflow>
<dataflow id="4083" from="sext_ln1117_75" to="bias_V_addr_3" fromId="361" toId="362">
</dataflow>
<dataflow id="4084" from="select_ln103_3" to="or_ln103_2" fromId="207" toId="363">
</dataflow>
<dataflow id="4086" from="StgValue_4085" to="or_ln103_2" fromId="4085" toId="363">
</dataflow>
<dataflow id="4087" from="or_ln103_2" to="zext_ln103_6" fromId="363" toId="364">
</dataflow>
<dataflow id="4088" from="_ssdm_op_ReadReq.m_axi.i8P" to="sum_V_req" fromId="3386" toId="365">
</dataflow>
<dataflow id="4089" from="bias_V_addr" to="sum_V_req" fromId="222" toId="365">
</dataflow>
<dataflow id="4090" from="StgValue_4007" to="sum_V_req" fromId="4007" toId="365">
</dataflow>
<dataflow id="4091" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_2_req" fromId="3386" toId="366">
</dataflow>
<dataflow id="4092" from="bias_V_addr_1" to="bias_V_load_2_req" fromId="332" toId="366">
</dataflow>
<dataflow id="4093" from="StgValue_4007" to="bias_V_load_2_req" fromId="4007" toId="366">
</dataflow>
<dataflow id="4094" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_3_req" fromId="3386" toId="367">
</dataflow>
<dataflow id="4095" from="bias_V_addr_2" to="bias_V_load_3_req" fromId="345" toId="367">
</dataflow>
<dataflow id="4096" from="StgValue_4007" to="bias_V_load_3_req" fromId="4007" toId="367">
</dataflow>
<dataflow id="4097" from="temp_V_addr_3" to="temp_V_load_2" fromId="358" toId="368">
</dataflow>
<dataflow id="4098" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_4_req" fromId="3386" toId="369">
</dataflow>
<dataflow id="4099" from="bias_V_addr_3" to="bias_V_load_4_req" fromId="362" toId="369">
</dataflow>
<dataflow id="4100" from="StgValue_4007" to="bias_V_load_4_req" fromId="4007" toId="369">
</dataflow>
<dataflow id="4101" from="sext_ln89_2" to="add_ln92_3" fromId="323" toId="370">
</dataflow>
<dataflow id="4102" from="select_ln75_1" to="add_ln92_3" fromId="265" toId="370">
</dataflow>
<dataflow id="4103" from="add_ln92_3" to="sext_ln97_3" fromId="370" toId="371">
</dataflow>
<dataflow id="4104" from="temp_V" to="temp_V_addr_4" fromId="104" toId="372">
</dataflow>
<dataflow id="4105" from="StgValue_3531" to="temp_V_addr_4" fromId="3531" toId="372">
</dataflow>
<dataflow id="4106" from="sext_ln97_3" to="temp_V_addr_4" fromId="371" toId="372">
</dataflow>
<dataflow id="4107" from="temp_V_addr_4" to="temp_V_load_3" fromId="372" toId="373">
</dataflow>
<dataflow id="4108" from="zext_ln103_6" to="add_ln1117_3" fromId="364" toId="374">
</dataflow>
<dataflow id="4109" from="sext_ln203" to="add_ln1117_3" fromId="128" toId="374">
</dataflow>
<dataflow id="4110" from="add_ln1117_3" to="sext_ln1117_76" fromId="374" toId="375">
</dataflow>
<dataflow id="4111" from="input_V" to="bias_V_addr_4" fromId="3373" toId="376">
</dataflow>
<dataflow id="4112" from="sext_ln1117_76" to="bias_V_addr_4" fromId="375" toId="376">
</dataflow>
<dataflow id="4113" from="or_ln103_2" to="zext_ln103_7" fromId="363" toId="377">
</dataflow>
<dataflow id="4114" from="StgValue_3679" to="add_ln103" fromId="3679" toId="378">
</dataflow>
<dataflow id="4115" from="zext_ln103_7" to="add_ln103" fromId="377" toId="378">
</dataflow>
<dataflow id="4116" from="add_ln103" to="zext_ln103_8" fromId="378" toId="379">
</dataflow>
<dataflow id="4118" from="StgValue_4117" to="add_ln103_1" fromId="4117" toId="380">
</dataflow>
<dataflow id="4119" from="zext_ln103_7" to="add_ln103_1" fromId="377" toId="380">
</dataflow>
<dataflow id="4120" from="add_ln103_1" to="zext_ln103_9" fromId="380" toId="381">
</dataflow>
<dataflow id="4121" from="_ssdm_op_ReadReq.m_axi.i8P" to="sum_V_req" fromId="3386" toId="382">
</dataflow>
<dataflow id="4122" from="bias_V_addr" to="sum_V_req" fromId="222" toId="382">
</dataflow>
<dataflow id="4123" from="StgValue_4007" to="sum_V_req" fromId="4007" toId="382">
</dataflow>
<dataflow id="4124" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_2_req" fromId="3386" toId="383">
</dataflow>
<dataflow id="4125" from="bias_V_addr_1" to="bias_V_load_2_req" fromId="332" toId="383">
</dataflow>
<dataflow id="4126" from="StgValue_4007" to="bias_V_load_2_req" fromId="4007" toId="383">
</dataflow>
<dataflow id="4127" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_3_req" fromId="3386" toId="384">
</dataflow>
<dataflow id="4128" from="bias_V_addr_2" to="bias_V_load_3_req" fromId="345" toId="384">
</dataflow>
<dataflow id="4129" from="StgValue_4007" to="bias_V_load_3_req" fromId="4007" toId="384">
</dataflow>
<dataflow id="4130" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_4_req" fromId="3386" toId="385">
</dataflow>
<dataflow id="4131" from="bias_V_addr_3" to="bias_V_load_4_req" fromId="362" toId="385">
</dataflow>
<dataflow id="4132" from="StgValue_4007" to="bias_V_load_4_req" fromId="4007" toId="385">
</dataflow>
<dataflow id="4133" from="temp_V_addr_4" to="temp_V_load_3" fromId="372" toId="386">
</dataflow>
<dataflow id="4134" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_5_req" fromId="3386" toId="387">
</dataflow>
<dataflow id="4135" from="bias_V_addr_4" to="bias_V_load_5_req" fromId="376" toId="387">
</dataflow>
<dataflow id="4136" from="StgValue_4007" to="bias_V_load_5_req" fromId="4007" toId="387">
</dataflow>
<dataflow id="4137" from="zext_ln77_2" to="add_ln92_4" fromId="335" toId="388">
</dataflow>
<dataflow id="4138" from="select_ln75_1" to="add_ln92_4" fromId="265" toId="388">
</dataflow>
<dataflow id="4139" from="add_ln92_4" to="sext_ln97_4" fromId="388" toId="389">
</dataflow>
<dataflow id="4140" from="temp_V" to="temp_V_addr_5" fromId="104" toId="390">
</dataflow>
<dataflow id="4141" from="StgValue_3531" to="temp_V_addr_5" fromId="3531" toId="390">
</dataflow>
<dataflow id="4142" from="sext_ln97_4" to="temp_V_addr_5" fromId="389" toId="390">
</dataflow>
<dataflow id="4143" from="temp_V_addr_5" to="temp_V_load_4" fromId="390" toId="391">
</dataflow>
<dataflow id="4144" from="zext_ln103_8" to="add_ln1117_4" fromId="379" toId="392">
</dataflow>
<dataflow id="4145" from="sext_ln203" to="add_ln1117_4" fromId="128" toId="392">
</dataflow>
<dataflow id="4146" from="add_ln1117_4" to="sext_ln1117_77" fromId="392" toId="393">
</dataflow>
<dataflow id="4147" from="input_V" to="bias_V_addr_5" fromId="3373" toId="394">
</dataflow>
<dataflow id="4148" from="sext_ln1117_77" to="bias_V_addr_5" fromId="393" toId="394">
</dataflow>
<dataflow id="4149" from="zext_ln103_9" to="add_ln1117_5" fromId="381" toId="395">
</dataflow>
<dataflow id="4150" from="sext_ln203" to="add_ln1117_5" fromId="128" toId="395">
</dataflow>
<dataflow id="4151" from="add_ln1117_5" to="sext_ln1117_78" fromId="395" toId="396">
</dataflow>
<dataflow id="4152" from="input_V" to="bias_V_addr_6" fromId="3373" toId="397">
</dataflow>
<dataflow id="4153" from="sext_ln1117_78" to="bias_V_addr_6" fromId="396" toId="397">
</dataflow>
<dataflow id="4154" from="_ssdm_op_ReadReq.m_axi.i8P" to="sum_V_req" fromId="3386" toId="398">
</dataflow>
<dataflow id="4155" from="bias_V_addr" to="sum_V_req" fromId="222" toId="398">
</dataflow>
<dataflow id="4156" from="StgValue_4007" to="sum_V_req" fromId="4007" toId="398">
</dataflow>
<dataflow id="4157" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_2_req" fromId="3386" toId="399">
</dataflow>
<dataflow id="4158" from="bias_V_addr_1" to="bias_V_load_2_req" fromId="332" toId="399">
</dataflow>
<dataflow id="4159" from="StgValue_4007" to="bias_V_load_2_req" fromId="4007" toId="399">
</dataflow>
<dataflow id="4160" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_3_req" fromId="3386" toId="400">
</dataflow>
<dataflow id="4161" from="bias_V_addr_2" to="bias_V_load_3_req" fromId="345" toId="400">
</dataflow>
<dataflow id="4162" from="StgValue_4007" to="bias_V_load_3_req" fromId="4007" toId="400">
</dataflow>
<dataflow id="4163" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_4_req" fromId="3386" toId="401">
</dataflow>
<dataflow id="4164" from="bias_V_addr_3" to="bias_V_load_4_req" fromId="362" toId="401">
</dataflow>
<dataflow id="4165" from="StgValue_4007" to="bias_V_load_4_req" fromId="4007" toId="401">
</dataflow>
<dataflow id="4166" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_5_req" fromId="3386" toId="402">
</dataflow>
<dataflow id="4167" from="bias_V_addr_4" to="bias_V_load_5_req" fromId="376" toId="402">
</dataflow>
<dataflow id="4168" from="StgValue_4007" to="bias_V_load_5_req" fromId="4007" toId="402">
</dataflow>
<dataflow id="4169" from="temp_V_addr_5" to="temp_V_load_4" fromId="390" toId="403">
</dataflow>
<dataflow id="4170" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_6_req" fromId="3386" toId="404">
</dataflow>
<dataflow id="4171" from="bias_V_addr_5" to="bias_V_load_6_req" fromId="394" toId="404">
</dataflow>
<dataflow id="4172" from="StgValue_4007" to="bias_V_load_6_req" fromId="4007" toId="404">
</dataflow>
<dataflow id="4173" from="zext_ln89_2" to="add_ln92_5" fromId="351" toId="405">
</dataflow>
<dataflow id="4174" from="select_ln75_1" to="add_ln92_5" fromId="265" toId="405">
</dataflow>
<dataflow id="4175" from="add_ln92_5" to="sext_ln97_5" fromId="405" toId="406">
</dataflow>
<dataflow id="4176" from="temp_V" to="temp_V_addr_6" fromId="104" toId="407">
</dataflow>
<dataflow id="4177" from="StgValue_3531" to="temp_V_addr_6" fromId="3531" toId="407">
</dataflow>
<dataflow id="4178" from="sext_ln97_5" to="temp_V_addr_6" fromId="406" toId="407">
</dataflow>
<dataflow id="4179" from="temp_V_addr_6" to="temp_V_load_5" fromId="407" toId="408">
</dataflow>
<dataflow id="4180" from="select_ln103_3" to="or_ln103_3" fromId="207" toId="409">
</dataflow>
<dataflow id="4182" from="StgValue_4181" to="or_ln103_3" fromId="4181" toId="409">
</dataflow>
<dataflow id="4183" from="or_ln103_3" to="zext_ln103_10" fromId="409" toId="410">
</dataflow>
<dataflow id="4184" from="_ssdm_op_ReadReq.m_axi.i8P" to="sum_V_req" fromId="3386" toId="411">
</dataflow>
<dataflow id="4185" from="bias_V_addr" to="sum_V_req" fromId="222" toId="411">
</dataflow>
<dataflow id="4186" from="StgValue_4007" to="sum_V_req" fromId="4007" toId="411">
</dataflow>
<dataflow id="4187" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_2_req" fromId="3386" toId="412">
</dataflow>
<dataflow id="4188" from="bias_V_addr_1" to="bias_V_load_2_req" fromId="332" toId="412">
</dataflow>
<dataflow id="4189" from="StgValue_4007" to="bias_V_load_2_req" fromId="4007" toId="412">
</dataflow>
<dataflow id="4190" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_3_req" fromId="3386" toId="413">
</dataflow>
<dataflow id="4191" from="bias_V_addr_2" to="bias_V_load_3_req" fromId="345" toId="413">
</dataflow>
<dataflow id="4192" from="StgValue_4007" to="bias_V_load_3_req" fromId="4007" toId="413">
</dataflow>
<dataflow id="4193" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_4_req" fromId="3386" toId="414">
</dataflow>
<dataflow id="4194" from="bias_V_addr_3" to="bias_V_load_4_req" fromId="362" toId="414">
</dataflow>
<dataflow id="4195" from="StgValue_4007" to="bias_V_load_4_req" fromId="4007" toId="414">
</dataflow>
<dataflow id="4196" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_5_req" fromId="3386" toId="415">
</dataflow>
<dataflow id="4197" from="bias_V_addr_4" to="bias_V_load_5_req" fromId="376" toId="415">
</dataflow>
<dataflow id="4198" from="StgValue_4007" to="bias_V_load_5_req" fromId="4007" toId="415">
</dataflow>
<dataflow id="4199" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_6_req" fromId="3386" toId="416">
</dataflow>
<dataflow id="4200" from="bias_V_addr_5" to="bias_V_load_6_req" fromId="394" toId="416">
</dataflow>
<dataflow id="4201" from="StgValue_4007" to="bias_V_load_6_req" fromId="4007" toId="416">
</dataflow>
<dataflow id="4202" from="temp_V_addr_6" to="temp_V_load_5" fromId="407" toId="417">
</dataflow>
<dataflow id="4203" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_7_req" fromId="3386" toId="418">
</dataflow>
<dataflow id="4204" from="bias_V_addr_6" to="bias_V_load_7_req" fromId="397" toId="418">
</dataflow>
<dataflow id="4205" from="StgValue_4007" to="bias_V_load_7_req" fromId="4007" toId="418">
</dataflow>
<dataflow id="4206" from="select_ln75_4" to="and_ln91_2" fromId="275" toId="419">
</dataflow>
<dataflow id="4207" from="icmp_ln91_1" to="and_ln91_2" fromId="324" toId="419">
</dataflow>
<dataflow id="4208" from="select_ln75_5" to="add_ln92_6" fromId="281" toId="420">
</dataflow>
<dataflow id="4209" from="sext_ln89_2" to="add_ln92_6" fromId="323" toId="420">
</dataflow>
<dataflow id="4210" from="add_ln92_6" to="zext_ln97" fromId="420" toId="421">
</dataflow>
<dataflow id="4211" from="temp_V" to="temp_V_addr_7" fromId="104" toId="422">
</dataflow>
<dataflow id="4212" from="StgValue_3531" to="temp_V_addr_7" fromId="3531" toId="422">
</dataflow>
<dataflow id="4213" from="zext_ln97" to="temp_V_addr_7" fromId="421" toId="422">
</dataflow>
<dataflow id="4214" from="temp_V_addr_7" to="temp_V_load_6" fromId="422" toId="423">
</dataflow>
<dataflow id="4215" from="zext_ln103_10" to="add_ln1117_6" fromId="410" toId="424">
</dataflow>
<dataflow id="4216" from="sext_ln203" to="add_ln1117_6" fromId="128" toId="424">
</dataflow>
<dataflow id="4217" from="add_ln1117_6" to="sext_ln1117_79" fromId="424" toId="425">
</dataflow>
<dataflow id="4218" from="input_V" to="bias_V_addr_7" fromId="3373" toId="426">
</dataflow>
<dataflow id="4219" from="sext_ln1117_79" to="bias_V_addr_7" fromId="425" toId="426">
</dataflow>
<dataflow id="4220" from="select_ln103_3" to="or_ln103_4" fromId="207" toId="427">
</dataflow>
<dataflow id="4222" from="StgValue_4221" to="or_ln103_4" fromId="4221" toId="427">
</dataflow>
<dataflow id="4223" from="or_ln103_4" to="zext_ln103_11" fromId="427" toId="428">
</dataflow>
<dataflow id="4224" from="_ssdm_op_Read.m_axi.i8P" to="sum_V" fromId="3508" toId="429">
</dataflow>
<dataflow id="4225" from="bias_V_addr" to="sum_V" fromId="222" toId="429">
</dataflow>
<dataflow id="4226" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_2_req" fromId="3386" toId="430">
</dataflow>
<dataflow id="4227" from="bias_V_addr_1" to="bias_V_load_2_req" fromId="332" toId="430">
</dataflow>
<dataflow id="4228" from="StgValue_4007" to="bias_V_load_2_req" fromId="4007" toId="430">
</dataflow>
<dataflow id="4229" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_3_req" fromId="3386" toId="431">
</dataflow>
<dataflow id="4230" from="bias_V_addr_2" to="bias_V_load_3_req" fromId="345" toId="431">
</dataflow>
<dataflow id="4231" from="StgValue_4007" to="bias_V_load_3_req" fromId="4007" toId="431">
</dataflow>
<dataflow id="4232" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_4_req" fromId="3386" toId="432">
</dataflow>
<dataflow id="4233" from="bias_V_addr_3" to="bias_V_load_4_req" fromId="362" toId="432">
</dataflow>
<dataflow id="4234" from="StgValue_4007" to="bias_V_load_4_req" fromId="4007" toId="432">
</dataflow>
<dataflow id="4235" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_5_req" fromId="3386" toId="433">
</dataflow>
<dataflow id="4236" from="bias_V_addr_4" to="bias_V_load_5_req" fromId="376" toId="433">
</dataflow>
<dataflow id="4237" from="StgValue_4007" to="bias_V_load_5_req" fromId="4007" toId="433">
</dataflow>
<dataflow id="4238" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_6_req" fromId="3386" toId="434">
</dataflow>
<dataflow id="4239" from="bias_V_addr_5" to="bias_V_load_6_req" fromId="394" toId="434">
</dataflow>
<dataflow id="4240" from="StgValue_4007" to="bias_V_load_6_req" fromId="4007" toId="434">
</dataflow>
<dataflow id="4241" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_7_req" fromId="3386" toId="435">
</dataflow>
<dataflow id="4242" from="bias_V_addr_6" to="bias_V_load_7_req" fromId="397" toId="435">
</dataflow>
<dataflow id="4243" from="StgValue_4007" to="bias_V_load_7_req" fromId="4007" toId="435">
</dataflow>
<dataflow id="4244" from="temp_V_addr_7" to="temp_V_load_6" fromId="422" toId="436">
</dataflow>
<dataflow id="4245" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_8_req" fromId="3386" toId="437">
</dataflow>
<dataflow id="4246" from="bias_V_addr_7" to="bias_V_load_8_req" fromId="426" toId="437">
</dataflow>
<dataflow id="4247" from="StgValue_4007" to="bias_V_load_8_req" fromId="4007" toId="437">
</dataflow>
<dataflow id="4248" from="select_ln75_5" to="add_ln92_7" fromId="281" toId="438">
</dataflow>
<dataflow id="4249" from="zext_ln77_2" to="add_ln92_7" fromId="335" toId="438">
</dataflow>
<dataflow id="4250" from="add_ln92_7" to="zext_ln97_1" fromId="438" toId="439">
</dataflow>
<dataflow id="4251" from="temp_V" to="temp_V_addr_8" fromId="104" toId="440">
</dataflow>
<dataflow id="4252" from="StgValue_3531" to="temp_V_addr_8" fromId="3531" toId="440">
</dataflow>
<dataflow id="4253" from="zext_ln97_1" to="temp_V_addr_8" fromId="439" toId="440">
</dataflow>
<dataflow id="4254" from="temp_V_addr_8" to="temp_V_load_7" fromId="440" toId="441">
</dataflow>
<dataflow id="4255" from="zext_ln103_11" to="add_ln1117_7" fromId="428" toId="442">
</dataflow>
<dataflow id="4256" from="sext_ln203" to="add_ln1117_7" fromId="128" toId="442">
</dataflow>
<dataflow id="4257" from="add_ln1117_7" to="sext_ln1117_80" fromId="442" toId="443">
</dataflow>
<dataflow id="4258" from="input_V" to="bias_V_addr_8" fromId="3373" toId="444">
</dataflow>
<dataflow id="4259" from="sext_ln1117_80" to="bias_V_addr_8" fromId="443" toId="444">
</dataflow>
<dataflow id="4260" from="or_ln103_3" to="zext_ln103_12" fromId="409" toId="445">
</dataflow>
<dataflow id="4261" from="StgValue_4117" to="add_ln103_2" fromId="4117" toId="446">
</dataflow>
<dataflow id="4262" from="zext_ln103_12" to="add_ln103_2" fromId="445" toId="446">
</dataflow>
<dataflow id="4263" from="add_ln103_2" to="zext_ln103_13" fromId="446" toId="447">
</dataflow>
<dataflow id="4264" from="and_ln91" to="br_ln91" fromId="325" toId="448">
</dataflow>
<dataflow id="4265" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_1_read" fromId="3508" toId="449">
</dataflow>
<dataflow id="4266" from="bias_V_addr_1" to="bias_V_addr_1_read" fromId="332" toId="449">
</dataflow>
<dataflow id="4267" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_3_req" fromId="3386" toId="450">
</dataflow>
<dataflow id="4268" from="bias_V_addr_2" to="bias_V_load_3_req" fromId="345" toId="450">
</dataflow>
<dataflow id="4269" from="StgValue_4007" to="bias_V_load_3_req" fromId="4007" toId="450">
</dataflow>
<dataflow id="4270" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_4_req" fromId="3386" toId="451">
</dataflow>
<dataflow id="4271" from="bias_V_addr_3" to="bias_V_load_4_req" fromId="362" toId="451">
</dataflow>
<dataflow id="4272" from="StgValue_4007" to="bias_V_load_4_req" fromId="4007" toId="451">
</dataflow>
<dataflow id="4273" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_5_req" fromId="3386" toId="452">
</dataflow>
<dataflow id="4274" from="bias_V_addr_4" to="bias_V_load_5_req" fromId="376" toId="452">
</dataflow>
<dataflow id="4275" from="StgValue_4007" to="bias_V_load_5_req" fromId="4007" toId="452">
</dataflow>
<dataflow id="4276" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_6_req" fromId="3386" toId="453">
</dataflow>
<dataflow id="4277" from="bias_V_addr_5" to="bias_V_load_6_req" fromId="394" toId="453">
</dataflow>
<dataflow id="4278" from="StgValue_4007" to="bias_V_load_6_req" fromId="4007" toId="453">
</dataflow>
<dataflow id="4279" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_7_req" fromId="3386" toId="454">
</dataflow>
<dataflow id="4280" from="bias_V_addr_6" to="bias_V_load_7_req" fromId="397" toId="454">
</dataflow>
<dataflow id="4281" from="StgValue_4007" to="bias_V_load_7_req" fromId="4007" toId="454">
</dataflow>
<dataflow id="4282" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_8_req" fromId="3386" toId="455">
</dataflow>
<dataflow id="4283" from="bias_V_addr_7" to="bias_V_load_8_req" fromId="426" toId="455">
</dataflow>
<dataflow id="4284" from="StgValue_4007" to="bias_V_load_8_req" fromId="4007" toId="455">
</dataflow>
<dataflow id="4285" from="temp_V_addr_8" to="temp_V_load_7" fromId="440" toId="456">
</dataflow>
<dataflow id="4286" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_9_req" fromId="3386" toId="457">
</dataflow>
<dataflow id="4287" from="bias_V_addr_8" to="bias_V_load_9_req" fromId="444" toId="457">
</dataflow>
<dataflow id="4288" from="StgValue_4007" to="bias_V_load_9_req" fromId="4007" toId="457">
</dataflow>
<dataflow id="4289" from="select_ln75_4" to="and_ln91_3" fromId="275" toId="458">
</dataflow>
<dataflow id="4290" from="icmp_ln91_2" to="and_ln91_3" fromId="354" toId="458">
</dataflow>
<dataflow id="4291" from="select_ln75_5" to="add_ln92_8" fromId="281" toId="459">
</dataflow>
<dataflow id="4292" from="zext_ln89_2" to="add_ln92_8" fromId="351" toId="459">
</dataflow>
<dataflow id="4293" from="add_ln92_8" to="zext_ln97_2" fromId="459" toId="460">
</dataflow>
<dataflow id="4294" from="temp_V" to="temp_V_addr_9" fromId="104" toId="461">
</dataflow>
<dataflow id="4295" from="StgValue_3531" to="temp_V_addr_9" fromId="3531" toId="461">
</dataflow>
<dataflow id="4296" from="zext_ln97_2" to="temp_V_addr_9" fromId="460" toId="461">
</dataflow>
<dataflow id="4297" from="temp_V_addr_9" to="temp_V_load_8" fromId="461" toId="462">
</dataflow>
<dataflow id="4298" from="zext_ln103_13" to="add_ln1117_8" fromId="447" toId="463">
</dataflow>
<dataflow id="4299" from="sext_ln203" to="add_ln1117_8" fromId="128" toId="463">
</dataflow>
<dataflow id="4300" from="add_ln1117_8" to="sext_ln1117_81" fromId="463" toId="464">
</dataflow>
<dataflow id="4301" from="input_V" to="bias_V_addr_9" fromId="3373" toId="465">
</dataflow>
<dataflow id="4302" from="sext_ln1117_81" to="bias_V_addr_9" fromId="464" toId="465">
</dataflow>
<dataflow id="4304" from="StgValue_4303" to="add_ln103_3" fromId="4303" toId="466">
</dataflow>
<dataflow id="4305" from="select_ln103_3" to="add_ln103_3" fromId="207" toId="466">
</dataflow>
<dataflow id="4306" from="add_ln103_3" to="zext_ln103_14" fromId="466" toId="467">
</dataflow>
<dataflow id="4307" from="temp_V_load" to="sext_ln1117" fromId="337" toId="468">
</dataflow>
<dataflow id="4308" from="bias_V_addr_1_read" to="sext_ln1118" fromId="449" toId="469">
</dataflow>
<dataflow id="4309" from="sext_ln1117" to="mul_ln1118" fromId="468" toId="470">
</dataflow>
<dataflow id="4310" from="sext_ln1118" to="mul_ln1118" fromId="469" toId="470">
</dataflow>
<dataflow id="4312" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln" fromId="4311" toId="471">
</dataflow>
<dataflow id="4313" from="mul_ln1118" to="trunc_ln" fromId="470" toId="471">
</dataflow>
<dataflow id="4315" from="StgValue_4314" to="trunc_ln" fromId="4314" toId="471">
</dataflow>
<dataflow id="4317" from="StgValue_4316" to="trunc_ln" fromId="4316" toId="471">
</dataflow>
<dataflow id="4318" from="sum_V" to="add_ln703" fromId="429" toId="472">
</dataflow>
<dataflow id="4319" from="trunc_ln" to="add_ln703" fromId="471" toId="472">
</dataflow>
<dataflow id="4320" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_2_read" fromId="3508" toId="474">
</dataflow>
<dataflow id="4321" from="bias_V_addr_2" to="bias_V_addr_2_read" fromId="345" toId="474">
</dataflow>
<dataflow id="4322" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_4_req" fromId="3386" toId="475">
</dataflow>
<dataflow id="4323" from="bias_V_addr_3" to="bias_V_load_4_req" fromId="362" toId="475">
</dataflow>
<dataflow id="4324" from="StgValue_4007" to="bias_V_load_4_req" fromId="4007" toId="475">
</dataflow>
<dataflow id="4325" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_5_req" fromId="3386" toId="476">
</dataflow>
<dataflow id="4326" from="bias_V_addr_4" to="bias_V_load_5_req" fromId="376" toId="476">
</dataflow>
<dataflow id="4327" from="StgValue_4007" to="bias_V_load_5_req" fromId="4007" toId="476">
</dataflow>
<dataflow id="4328" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_6_req" fromId="3386" toId="477">
</dataflow>
<dataflow id="4329" from="bias_V_addr_5" to="bias_V_load_6_req" fromId="394" toId="477">
</dataflow>
<dataflow id="4330" from="StgValue_4007" to="bias_V_load_6_req" fromId="4007" toId="477">
</dataflow>
<dataflow id="4331" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_7_req" fromId="3386" toId="478">
</dataflow>
<dataflow id="4332" from="bias_V_addr_6" to="bias_V_load_7_req" fromId="397" toId="478">
</dataflow>
<dataflow id="4333" from="StgValue_4007" to="bias_V_load_7_req" fromId="4007" toId="478">
</dataflow>
<dataflow id="4334" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_8_req" fromId="3386" toId="479">
</dataflow>
<dataflow id="4335" from="bias_V_addr_7" to="bias_V_load_8_req" fromId="426" toId="479">
</dataflow>
<dataflow id="4336" from="StgValue_4007" to="bias_V_load_8_req" fromId="4007" toId="479">
</dataflow>
<dataflow id="4337" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_9_req" fromId="3386" toId="480">
</dataflow>
<dataflow id="4338" from="bias_V_addr_8" to="bias_V_load_9_req" fromId="444" toId="480">
</dataflow>
<dataflow id="4339" from="StgValue_4007" to="bias_V_load_9_req" fromId="4007" toId="480">
</dataflow>
<dataflow id="4340" from="temp_V_addr_9" to="temp_V_load_8" fromId="461" toId="481">
</dataflow>
<dataflow id="4341" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_10_req" fromId="3386" toId="482">
</dataflow>
<dataflow id="4342" from="bias_V_addr_9" to="bias_V_load_10_req" fromId="465" toId="482">
</dataflow>
<dataflow id="4343" from="StgValue_4007" to="bias_V_load_10_req" fromId="4007" toId="482">
</dataflow>
<dataflow id="4344" from="select_ln75_6" to="add_ln92_10" fromId="285" toId="483">
</dataflow>
<dataflow id="4345" from="sext_ln89_2" to="add_ln92_10" fromId="323" toId="483">
</dataflow>
<dataflow id="4346" from="add_ln92_10" to="zext_ln97_3" fromId="483" toId="484">
</dataflow>
<dataflow id="4347" from="temp_V" to="temp_V_addr_10" fromId="104" toId="485">
</dataflow>
<dataflow id="4348" from="StgValue_3531" to="temp_V_addr_10" fromId="3531" toId="485">
</dataflow>
<dataflow id="4349" from="zext_ln97_3" to="temp_V_addr_10" fromId="484" toId="485">
</dataflow>
<dataflow id="4350" from="temp_V_addr_10" to="temp_V_load_9" fromId="485" toId="486">
</dataflow>
<dataflow id="4351" from="zext_ln103_14" to="add_ln1117_9" fromId="467" toId="487">
</dataflow>
<dataflow id="4352" from="sext_ln203" to="add_ln1117_9" fromId="128" toId="487">
</dataflow>
<dataflow id="4353" from="add_ln1117_9" to="sext_ln1117_82" fromId="487" toId="488">
</dataflow>
<dataflow id="4354" from="input_V" to="bias_V_addr_10" fromId="3373" toId="489">
</dataflow>
<dataflow id="4355" from="sext_ln1117_82" to="bias_V_addr_10" fromId="488" toId="489">
</dataflow>
<dataflow id="4357" from="StgValue_4356" to="add_ln103_4" fromId="4356" toId="490">
</dataflow>
<dataflow id="4358" from="select_ln103_3" to="add_ln103_4" fromId="207" toId="490">
</dataflow>
<dataflow id="4359" from="add_ln103_4" to="zext_ln103_15" fromId="490" toId="491">
</dataflow>
<dataflow id="4360" from="add_ln703" to="sum_3_0_0_0" fromId="472" toId="492">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4361" from="br_ln99" to="sum_3_0_0_0" fromId="473" toId="492">
</dataflow>
<dataflow id="4362" from="sum_V" to="sum_3_0_0_0" fromId="429" toId="492">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4363" from="br_ln91" to="sum_3_0_0_0" fromId="448" toId="492">
</dataflow>
<dataflow id="4364" from="select_ln75_2" to="br_ln91" fromId="218" toId="493">
</dataflow>
<dataflow id="4365" from="temp_V_load_1" to="sext_ln1117_1" fromId="352" toId="494">
</dataflow>
<dataflow id="4366" from="bias_V_addr_2_read" to="sext_ln1118_112" fromId="474" toId="495">
</dataflow>
<dataflow id="4367" from="sext_ln1117_1" to="mul_ln1118_112" fromId="494" toId="496">
</dataflow>
<dataflow id="4368" from="sext_ln1118_112" to="mul_ln1118_112" fromId="495" toId="496">
</dataflow>
<dataflow id="4369" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_1" fromId="4311" toId="497">
</dataflow>
<dataflow id="4370" from="mul_ln1118_112" to="trunc_ln708_1" fromId="496" toId="497">
</dataflow>
<dataflow id="4371" from="StgValue_4314" to="trunc_ln708_1" fromId="4314" toId="497">
</dataflow>
<dataflow id="4372" from="StgValue_4316" to="trunc_ln708_1" fromId="4316" toId="497">
</dataflow>
<dataflow id="4373" from="sum_3_0_0_0" to="add_ln703_112" fromId="492" toId="498">
</dataflow>
<dataflow id="4374" from="trunc_ln708_1" to="add_ln703_112" fromId="497" toId="498">
</dataflow>
<dataflow id="4375" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_3_read" fromId="3508" toId="500">
</dataflow>
<dataflow id="4376" from="bias_V_addr_3" to="bias_V_addr_3_read" fromId="362" toId="500">
</dataflow>
<dataflow id="4377" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_5_req" fromId="3386" toId="501">
</dataflow>
<dataflow id="4378" from="bias_V_addr_4" to="bias_V_load_5_req" fromId="376" toId="501">
</dataflow>
<dataflow id="4379" from="StgValue_4007" to="bias_V_load_5_req" fromId="4007" toId="501">
</dataflow>
<dataflow id="4380" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_6_req" fromId="3386" toId="502">
</dataflow>
<dataflow id="4381" from="bias_V_addr_5" to="bias_V_load_6_req" fromId="394" toId="502">
</dataflow>
<dataflow id="4382" from="StgValue_4007" to="bias_V_load_6_req" fromId="4007" toId="502">
</dataflow>
<dataflow id="4383" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_7_req" fromId="3386" toId="503">
</dataflow>
<dataflow id="4384" from="bias_V_addr_6" to="bias_V_load_7_req" fromId="397" toId="503">
</dataflow>
<dataflow id="4385" from="StgValue_4007" to="bias_V_load_7_req" fromId="4007" toId="503">
</dataflow>
<dataflow id="4386" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_8_req" fromId="3386" toId="504">
</dataflow>
<dataflow id="4387" from="bias_V_addr_7" to="bias_V_load_8_req" fromId="426" toId="504">
</dataflow>
<dataflow id="4388" from="StgValue_4007" to="bias_V_load_8_req" fromId="4007" toId="504">
</dataflow>
<dataflow id="4389" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_9_req" fromId="3386" toId="505">
</dataflow>
<dataflow id="4390" from="bias_V_addr_8" to="bias_V_load_9_req" fromId="444" toId="505">
</dataflow>
<dataflow id="4391" from="StgValue_4007" to="bias_V_load_9_req" fromId="4007" toId="505">
</dataflow>
<dataflow id="4392" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_10_req" fromId="3386" toId="506">
</dataflow>
<dataflow id="4393" from="bias_V_addr_9" to="bias_V_load_10_req" fromId="465" toId="506">
</dataflow>
<dataflow id="4394" from="StgValue_4007" to="bias_V_load_10_req" fromId="4007" toId="506">
</dataflow>
<dataflow id="4395" from="temp_V_addr_10" to="temp_V_load_9" fromId="485" toId="507">
</dataflow>
<dataflow id="4396" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_11_req" fromId="3386" toId="508">
</dataflow>
<dataflow id="4397" from="bias_V_addr_10" to="bias_V_load_11_req" fromId="489" toId="508">
</dataflow>
<dataflow id="4398" from="StgValue_4007" to="bias_V_load_11_req" fromId="4007" toId="508">
</dataflow>
<dataflow id="4399" from="select_ln75_6" to="add_ln92_12" fromId="285" toId="509">
</dataflow>
<dataflow id="4400" from="zext_ln77_2" to="add_ln92_12" fromId="335" toId="509">
</dataflow>
<dataflow id="4401" from="add_ln92_12" to="zext_ln97_4" fromId="509" toId="510">
</dataflow>
<dataflow id="4402" from="temp_V" to="temp_V_addr_11" fromId="104" toId="511">
</dataflow>
<dataflow id="4403" from="StgValue_3531" to="temp_V_addr_11" fromId="3531" toId="511">
</dataflow>
<dataflow id="4404" from="zext_ln97_4" to="temp_V_addr_11" fromId="510" toId="511">
</dataflow>
<dataflow id="4405" from="temp_V_addr_11" to="temp_V_load_10" fromId="511" toId="512">
</dataflow>
<dataflow id="4406" from="zext_ln103_15" to="add_ln1117_10" fromId="491" toId="513">
</dataflow>
<dataflow id="4407" from="sext_ln203" to="add_ln1117_10" fromId="128" toId="513">
</dataflow>
<dataflow id="4408" from="add_ln1117_10" to="sext_ln1117_83" fromId="513" toId="514">
</dataflow>
<dataflow id="4409" from="input_V" to="bias_V_addr_11" fromId="3373" toId="515">
</dataflow>
<dataflow id="4410" from="sext_ln1117_83" to="bias_V_addr_11" fromId="514" toId="515">
</dataflow>
<dataflow id="4412" from="StgValue_4411" to="add_ln103_5" fromId="4411" toId="516">
</dataflow>
<dataflow id="4413" from="select_ln103_3" to="add_ln103_5" fromId="207" toId="516">
</dataflow>
<dataflow id="4414" from="add_ln103_5" to="zext_ln103_16" fromId="516" toId="517">
</dataflow>
<dataflow id="4415" from="add_ln703_112" to="sum_3_0_0_1" fromId="498" toId="518">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4416" from="br_ln99" to="sum_3_0_0_1" fromId="499" toId="518">
</dataflow>
<dataflow id="4417" from="sum_3_0_0_0" to="sum_3_0_0_1" fromId="492" toId="518">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4418" from="br_ln91" to="sum_3_0_0_1" fromId="493" toId="518">
</dataflow>
<dataflow id="4419" from="and_ln91_1" to="br_ln91" fromId="355" toId="519">
</dataflow>
<dataflow id="4420" from="temp_V_load_2" to="sext_ln1117_2" fromId="368" toId="520">
</dataflow>
<dataflow id="4421" from="bias_V_addr_3_read" to="sext_ln1118_113" fromId="500" toId="521">
</dataflow>
<dataflow id="4422" from="sext_ln1117_2" to="mul_ln1118_113" fromId="520" toId="522">
</dataflow>
<dataflow id="4423" from="sext_ln1118_113" to="mul_ln1118_113" fromId="521" toId="522">
</dataflow>
<dataflow id="4424" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_2" fromId="4311" toId="523">
</dataflow>
<dataflow id="4425" from="mul_ln1118_113" to="trunc_ln708_2" fromId="522" toId="523">
</dataflow>
<dataflow id="4426" from="StgValue_4314" to="trunc_ln708_2" fromId="4314" toId="523">
</dataflow>
<dataflow id="4427" from="StgValue_4316" to="trunc_ln708_2" fromId="4316" toId="523">
</dataflow>
<dataflow id="4428" from="sum_3_0_0_1" to="add_ln703_113" fromId="518" toId="524">
</dataflow>
<dataflow id="4429" from="trunc_ln708_2" to="add_ln703_113" fromId="523" toId="524">
</dataflow>
<dataflow id="4430" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_4_read" fromId="3508" toId="526">
</dataflow>
<dataflow id="4431" from="bias_V_addr_4" to="bias_V_addr_4_read" fromId="376" toId="526">
</dataflow>
<dataflow id="4432" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_6_req" fromId="3386" toId="527">
</dataflow>
<dataflow id="4433" from="bias_V_addr_5" to="bias_V_load_6_req" fromId="394" toId="527">
</dataflow>
<dataflow id="4434" from="StgValue_4007" to="bias_V_load_6_req" fromId="4007" toId="527">
</dataflow>
<dataflow id="4435" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_7_req" fromId="3386" toId="528">
</dataflow>
<dataflow id="4436" from="bias_V_addr_6" to="bias_V_load_7_req" fromId="397" toId="528">
</dataflow>
<dataflow id="4437" from="StgValue_4007" to="bias_V_load_7_req" fromId="4007" toId="528">
</dataflow>
<dataflow id="4438" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_8_req" fromId="3386" toId="529">
</dataflow>
<dataflow id="4439" from="bias_V_addr_7" to="bias_V_load_8_req" fromId="426" toId="529">
</dataflow>
<dataflow id="4440" from="StgValue_4007" to="bias_V_load_8_req" fromId="4007" toId="529">
</dataflow>
<dataflow id="4441" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_9_req" fromId="3386" toId="530">
</dataflow>
<dataflow id="4442" from="bias_V_addr_8" to="bias_V_load_9_req" fromId="444" toId="530">
</dataflow>
<dataflow id="4443" from="StgValue_4007" to="bias_V_load_9_req" fromId="4007" toId="530">
</dataflow>
<dataflow id="4444" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_10_req" fromId="3386" toId="531">
</dataflow>
<dataflow id="4445" from="bias_V_addr_9" to="bias_V_load_10_req" fromId="465" toId="531">
</dataflow>
<dataflow id="4446" from="StgValue_4007" to="bias_V_load_10_req" fromId="4007" toId="531">
</dataflow>
<dataflow id="4447" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_11_req" fromId="3386" toId="532">
</dataflow>
<dataflow id="4448" from="bias_V_addr_10" to="bias_V_load_11_req" fromId="489" toId="532">
</dataflow>
<dataflow id="4449" from="StgValue_4007" to="bias_V_load_11_req" fromId="4007" toId="532">
</dataflow>
<dataflow id="4450" from="temp_V_addr_11" to="temp_V_load_10" fromId="511" toId="533">
</dataflow>
<dataflow id="4451" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_12_req" fromId="3386" toId="534">
</dataflow>
<dataflow id="4452" from="bias_V_addr_11" to="bias_V_load_12_req" fromId="515" toId="534">
</dataflow>
<dataflow id="4453" from="StgValue_4007" to="bias_V_load_12_req" fromId="4007" toId="534">
</dataflow>
<dataflow id="4454" from="select_ln75_6" to="add_ln92_14" fromId="285" toId="535">
</dataflow>
<dataflow id="4455" from="zext_ln89_2" to="add_ln92_14" fromId="351" toId="535">
</dataflow>
<dataflow id="4456" from="add_ln92_14" to="zext_ln97_5" fromId="535" toId="536">
</dataflow>
<dataflow id="4457" from="temp_V" to="temp_V_addr_12" fromId="104" toId="537">
</dataflow>
<dataflow id="4458" from="StgValue_3531" to="temp_V_addr_12" fromId="3531" toId="537">
</dataflow>
<dataflow id="4459" from="zext_ln97_5" to="temp_V_addr_12" fromId="536" toId="537">
</dataflow>
<dataflow id="4460" from="temp_V_addr_12" to="temp_V_load_11" fromId="537" toId="538">
</dataflow>
<dataflow id="4461" from="zext_ln103_16" to="add_ln1117_11" fromId="517" toId="539">
</dataflow>
<dataflow id="4462" from="sext_ln203" to="add_ln1117_11" fromId="128" toId="539">
</dataflow>
<dataflow id="4463" from="add_ln1117_11" to="sext_ln1117_84" fromId="539" toId="540">
</dataflow>
<dataflow id="4464" from="input_V" to="bias_V_addr_12" fromId="3373" toId="541">
</dataflow>
<dataflow id="4465" from="sext_ln1117_84" to="bias_V_addr_12" fromId="540" toId="541">
</dataflow>
<dataflow id="4467" from="StgValue_4466" to="add_ln103_6" fromId="4466" toId="542">
</dataflow>
<dataflow id="4468" from="select_ln103_3" to="add_ln103_6" fromId="207" toId="542">
</dataflow>
<dataflow id="4469" from="add_ln103_6" to="zext_ln103_17" fromId="542" toId="543">
</dataflow>
<dataflow id="4470" from="add_ln703_113" to="sum_3_0_0_2" fromId="524" toId="544">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4471" from="br_ln99" to="sum_3_0_0_2" fromId="525" toId="544">
</dataflow>
<dataflow id="4472" from="sum_3_0_0_1" to="sum_3_0_0_2" fromId="518" toId="544">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4473" from="br_ln91" to="sum_3_0_0_2" fromId="519" toId="544">
</dataflow>
<dataflow id="4474" from="icmp_ln91_1" to="br_ln91" fromId="324" toId="545">
</dataflow>
<dataflow id="4475" from="temp_V_load_3" to="sext_ln1117_3" fromId="386" toId="546">
</dataflow>
<dataflow id="4476" from="bias_V_addr_4_read" to="sext_ln1118_114" fromId="526" toId="547">
</dataflow>
<dataflow id="4477" from="sext_ln1117_3" to="mul_ln1118_114" fromId="546" toId="548">
</dataflow>
<dataflow id="4478" from="sext_ln1118_114" to="mul_ln1118_114" fromId="547" toId="548">
</dataflow>
<dataflow id="4479" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_3" fromId="4311" toId="549">
</dataflow>
<dataflow id="4480" from="mul_ln1118_114" to="trunc_ln708_3" fromId="548" toId="549">
</dataflow>
<dataflow id="4481" from="StgValue_4314" to="trunc_ln708_3" fromId="4314" toId="549">
</dataflow>
<dataflow id="4482" from="StgValue_4316" to="trunc_ln708_3" fromId="4316" toId="549">
</dataflow>
<dataflow id="4483" from="sum_3_0_0_2" to="add_ln703_114" fromId="544" toId="550">
</dataflow>
<dataflow id="4484" from="trunc_ln708_3" to="add_ln703_114" fromId="549" toId="550">
</dataflow>
<dataflow id="4485" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_5_read" fromId="3508" toId="552">
</dataflow>
<dataflow id="4486" from="bias_V_addr_5" to="bias_V_addr_5_read" fromId="394" toId="552">
</dataflow>
<dataflow id="4487" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_7_req" fromId="3386" toId="553">
</dataflow>
<dataflow id="4488" from="bias_V_addr_6" to="bias_V_load_7_req" fromId="397" toId="553">
</dataflow>
<dataflow id="4489" from="StgValue_4007" to="bias_V_load_7_req" fromId="4007" toId="553">
</dataflow>
<dataflow id="4490" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_8_req" fromId="3386" toId="554">
</dataflow>
<dataflow id="4491" from="bias_V_addr_7" to="bias_V_load_8_req" fromId="426" toId="554">
</dataflow>
<dataflow id="4492" from="StgValue_4007" to="bias_V_load_8_req" fromId="4007" toId="554">
</dataflow>
<dataflow id="4493" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_9_req" fromId="3386" toId="555">
</dataflow>
<dataflow id="4494" from="bias_V_addr_8" to="bias_V_load_9_req" fromId="444" toId="555">
</dataflow>
<dataflow id="4495" from="StgValue_4007" to="bias_V_load_9_req" fromId="4007" toId="555">
</dataflow>
<dataflow id="4496" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_10_req" fromId="3386" toId="556">
</dataflow>
<dataflow id="4497" from="bias_V_addr_9" to="bias_V_load_10_req" fromId="465" toId="556">
</dataflow>
<dataflow id="4498" from="StgValue_4007" to="bias_V_load_10_req" fromId="4007" toId="556">
</dataflow>
<dataflow id="4499" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_11_req" fromId="3386" toId="557">
</dataflow>
<dataflow id="4500" from="bias_V_addr_10" to="bias_V_load_11_req" fromId="489" toId="557">
</dataflow>
<dataflow id="4501" from="StgValue_4007" to="bias_V_load_11_req" fromId="4007" toId="557">
</dataflow>
<dataflow id="4502" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_12_req" fromId="3386" toId="558">
</dataflow>
<dataflow id="4503" from="bias_V_addr_11" to="bias_V_load_12_req" fromId="515" toId="558">
</dataflow>
<dataflow id="4504" from="StgValue_4007" to="bias_V_load_12_req" fromId="4007" toId="558">
</dataflow>
<dataflow id="4505" from="temp_V_addr_12" to="temp_V_load_11" fromId="537" toId="559">
</dataflow>
<dataflow id="4506" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_13_req" fromId="3386" toId="560">
</dataflow>
<dataflow id="4507" from="bias_V_addr_12" to="bias_V_load_13_req" fromId="541" toId="560">
</dataflow>
<dataflow id="4508" from="StgValue_4007" to="bias_V_load_13_req" fromId="4007" toId="560">
</dataflow>
<dataflow id="4509" from="select_ln75_7" to="add_ln92_16" fromId="286" toId="561">
</dataflow>
<dataflow id="4510" from="sext_ln89_2" to="add_ln92_16" fromId="323" toId="561">
</dataflow>
<dataflow id="4511" from="add_ln92_16" to="zext_ln97_6" fromId="561" toId="562">
</dataflow>
<dataflow id="4512" from="temp_V" to="temp_V_addr_13" fromId="104" toId="563">
</dataflow>
<dataflow id="4513" from="StgValue_3531" to="temp_V_addr_13" fromId="3531" toId="563">
</dataflow>
<dataflow id="4514" from="zext_ln97_6" to="temp_V_addr_13" fromId="562" toId="563">
</dataflow>
<dataflow id="4515" from="temp_V_addr_13" to="temp_V_load_12" fromId="563" toId="564">
</dataflow>
<dataflow id="4516" from="zext_ln103_17" to="add_ln1117_12" fromId="543" toId="565">
</dataflow>
<dataflow id="4517" from="sext_ln203" to="add_ln1117_12" fromId="128" toId="565">
</dataflow>
<dataflow id="4518" from="add_ln1117_12" to="sext_ln1117_85" fromId="565" toId="566">
</dataflow>
<dataflow id="4519" from="input_V" to="bias_V_addr_13" fromId="3373" toId="567">
</dataflow>
<dataflow id="4520" from="sext_ln1117_85" to="bias_V_addr_13" fromId="566" toId="567">
</dataflow>
<dataflow id="4522" from="StgValue_4521" to="add_ln103_7" fromId="4521" toId="568">
</dataflow>
<dataflow id="4523" from="select_ln103_3" to="add_ln103_7" fromId="207" toId="568">
</dataflow>
<dataflow id="4524" from="add_ln103_7" to="zext_ln103_18" fromId="568" toId="569">
</dataflow>
<dataflow id="4525" from="add_ln703_114" to="sum_3_0_1_0" fromId="550" toId="570">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4526" from="br_ln99" to="sum_3_0_1_0" fromId="551" toId="570">
</dataflow>
<dataflow id="4527" from="sum_3_0_0_2" to="sum_3_0_1_0" fromId="544" toId="570">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4528" from="br_ln91" to="sum_3_0_1_0" fromId="545" toId="570">
</dataflow>
<dataflow id="4529" from="temp_V_load_4" to="sext_ln1117_4" fromId="403" toId="571">
</dataflow>
<dataflow id="4530" from="bias_V_addr_5_read" to="sext_ln1118_115" fromId="552" toId="572">
</dataflow>
<dataflow id="4531" from="sext_ln1117_4" to="mul_ln1118_115" fromId="571" toId="573">
</dataflow>
<dataflow id="4532" from="sext_ln1118_115" to="mul_ln1118_115" fromId="572" toId="573">
</dataflow>
<dataflow id="4533" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_4" fromId="4311" toId="574">
</dataflow>
<dataflow id="4534" from="mul_ln1118_115" to="trunc_ln708_4" fromId="573" toId="574">
</dataflow>
<dataflow id="4535" from="StgValue_4314" to="trunc_ln708_4" fromId="4314" toId="574">
</dataflow>
<dataflow id="4536" from="StgValue_4316" to="trunc_ln708_4" fromId="4316" toId="574">
</dataflow>
<dataflow id="4537" from="sum_3_0_1_0" to="add_ln703_115" fromId="570" toId="575">
</dataflow>
<dataflow id="4538" from="trunc_ln708_4" to="add_ln703_115" fromId="574" toId="575">
</dataflow>
<dataflow id="4539" from="icmp_ln91_2" to="br_ln91" fromId="354" toId="576">
</dataflow>
<dataflow id="4540" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_6_read" fromId="3508" toId="577">
</dataflow>
<dataflow id="4541" from="bias_V_addr_6" to="bias_V_addr_6_read" fromId="397" toId="577">
</dataflow>
<dataflow id="4542" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_8_req" fromId="3386" toId="578">
</dataflow>
<dataflow id="4543" from="bias_V_addr_7" to="bias_V_load_8_req" fromId="426" toId="578">
</dataflow>
<dataflow id="4544" from="StgValue_4007" to="bias_V_load_8_req" fromId="4007" toId="578">
</dataflow>
<dataflow id="4545" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_9_req" fromId="3386" toId="579">
</dataflow>
<dataflow id="4546" from="bias_V_addr_8" to="bias_V_load_9_req" fromId="444" toId="579">
</dataflow>
<dataflow id="4547" from="StgValue_4007" to="bias_V_load_9_req" fromId="4007" toId="579">
</dataflow>
<dataflow id="4548" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_10_req" fromId="3386" toId="580">
</dataflow>
<dataflow id="4549" from="bias_V_addr_9" to="bias_V_load_10_req" fromId="465" toId="580">
</dataflow>
<dataflow id="4550" from="StgValue_4007" to="bias_V_load_10_req" fromId="4007" toId="580">
</dataflow>
<dataflow id="4551" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_11_req" fromId="3386" toId="581">
</dataflow>
<dataflow id="4552" from="bias_V_addr_10" to="bias_V_load_11_req" fromId="489" toId="581">
</dataflow>
<dataflow id="4553" from="StgValue_4007" to="bias_V_load_11_req" fromId="4007" toId="581">
</dataflow>
<dataflow id="4554" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_12_req" fromId="3386" toId="582">
</dataflow>
<dataflow id="4555" from="bias_V_addr_11" to="bias_V_load_12_req" fromId="515" toId="582">
</dataflow>
<dataflow id="4556" from="StgValue_4007" to="bias_V_load_12_req" fromId="4007" toId="582">
</dataflow>
<dataflow id="4557" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_13_req" fromId="3386" toId="583">
</dataflow>
<dataflow id="4558" from="bias_V_addr_12" to="bias_V_load_13_req" fromId="541" toId="583">
</dataflow>
<dataflow id="4559" from="StgValue_4007" to="bias_V_load_13_req" fromId="4007" toId="583">
</dataflow>
<dataflow id="4560" from="temp_V_addr_13" to="temp_V_load_12" fromId="563" toId="584">
</dataflow>
<dataflow id="4561" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_14_req" fromId="3386" toId="585">
</dataflow>
<dataflow id="4562" from="bias_V_addr_13" to="bias_V_load_14_req" fromId="567" toId="585">
</dataflow>
<dataflow id="4563" from="StgValue_4007" to="bias_V_load_14_req" fromId="4007" toId="585">
</dataflow>
<dataflow id="4564" from="select_ln75_7" to="add_ln92_18" fromId="286" toId="586">
</dataflow>
<dataflow id="4565" from="zext_ln77_2" to="add_ln92_18" fromId="335" toId="586">
</dataflow>
<dataflow id="4566" from="add_ln92_18" to="zext_ln97_7" fromId="586" toId="587">
</dataflow>
<dataflow id="4567" from="temp_V" to="temp_V_addr_14" fromId="104" toId="588">
</dataflow>
<dataflow id="4568" from="StgValue_3531" to="temp_V_addr_14" fromId="3531" toId="588">
</dataflow>
<dataflow id="4569" from="zext_ln97_7" to="temp_V_addr_14" fromId="587" toId="588">
</dataflow>
<dataflow id="4570" from="temp_V_addr_14" to="temp_V_load_13" fromId="588" toId="589">
</dataflow>
<dataflow id="4571" from="zext_ln103_18" to="add_ln1117_13" fromId="569" toId="590">
</dataflow>
<dataflow id="4572" from="sext_ln203" to="add_ln1117_13" fromId="128" toId="590">
</dataflow>
<dataflow id="4573" from="add_ln1117_13" to="sext_ln1117_86" fromId="590" toId="591">
</dataflow>
<dataflow id="4574" from="input_V" to="bias_V_addr_14" fromId="3373" toId="592">
</dataflow>
<dataflow id="4575" from="sext_ln1117_86" to="bias_V_addr_14" fromId="591" toId="592">
</dataflow>
<dataflow id="4577" from="StgValue_4576" to="add_ln103_8" fromId="4576" toId="593">
</dataflow>
<dataflow id="4578" from="select_ln103_3" to="add_ln103_8" fromId="207" toId="593">
</dataflow>
<dataflow id="4579" from="add_ln103_8" to="zext_ln103_19" fromId="593" toId="594">
</dataflow>
<dataflow id="4580" from="temp_V_load_5" to="sext_ln1117_5" fromId="417" toId="595">
</dataflow>
<dataflow id="4581" from="bias_V_addr_6_read" to="sext_ln1118_116" fromId="577" toId="596">
</dataflow>
<dataflow id="4582" from="sext_ln1117_5" to="mul_ln1118_116" fromId="595" toId="597">
</dataflow>
<dataflow id="4583" from="sext_ln1118_116" to="mul_ln1118_116" fromId="596" toId="597">
</dataflow>
<dataflow id="4584" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_5" fromId="4311" toId="598">
</dataflow>
<dataflow id="4585" from="mul_ln1118_116" to="trunc_ln708_5" fromId="597" toId="598">
</dataflow>
<dataflow id="4586" from="StgValue_4314" to="trunc_ln708_5" fromId="4314" toId="598">
</dataflow>
<dataflow id="4587" from="StgValue_4316" to="trunc_ln708_5" fromId="4316" toId="598">
</dataflow>
<dataflow id="4588" from="add_ln703_115" to="add_ln703_116" fromId="575" toId="599">
</dataflow>
<dataflow id="4589" from="trunc_ln708_5" to="add_ln703_116" fromId="598" toId="599">
</dataflow>
<dataflow id="4590" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_7_read" fromId="3508" toId="601">
</dataflow>
<dataflow id="4591" from="bias_V_addr_7" to="bias_V_addr_7_read" fromId="426" toId="601">
</dataflow>
<dataflow id="4592" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_9_req" fromId="3386" toId="602">
</dataflow>
<dataflow id="4593" from="bias_V_addr_8" to="bias_V_load_9_req" fromId="444" toId="602">
</dataflow>
<dataflow id="4594" from="StgValue_4007" to="bias_V_load_9_req" fromId="4007" toId="602">
</dataflow>
<dataflow id="4595" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_10_req" fromId="3386" toId="603">
</dataflow>
<dataflow id="4596" from="bias_V_addr_9" to="bias_V_load_10_req" fromId="465" toId="603">
</dataflow>
<dataflow id="4597" from="StgValue_4007" to="bias_V_load_10_req" fromId="4007" toId="603">
</dataflow>
<dataflow id="4598" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_11_req" fromId="3386" toId="604">
</dataflow>
<dataflow id="4599" from="bias_V_addr_10" to="bias_V_load_11_req" fromId="489" toId="604">
</dataflow>
<dataflow id="4600" from="StgValue_4007" to="bias_V_load_11_req" fromId="4007" toId="604">
</dataflow>
<dataflow id="4601" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_12_req" fromId="3386" toId="605">
</dataflow>
<dataflow id="4602" from="bias_V_addr_11" to="bias_V_load_12_req" fromId="515" toId="605">
</dataflow>
<dataflow id="4603" from="StgValue_4007" to="bias_V_load_12_req" fromId="4007" toId="605">
</dataflow>
<dataflow id="4604" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_13_req" fromId="3386" toId="606">
</dataflow>
<dataflow id="4605" from="bias_V_addr_12" to="bias_V_load_13_req" fromId="541" toId="606">
</dataflow>
<dataflow id="4606" from="StgValue_4007" to="bias_V_load_13_req" fromId="4007" toId="606">
</dataflow>
<dataflow id="4607" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_14_req" fromId="3386" toId="607">
</dataflow>
<dataflow id="4608" from="bias_V_addr_13" to="bias_V_load_14_req" fromId="567" toId="607">
</dataflow>
<dataflow id="4609" from="StgValue_4007" to="bias_V_load_14_req" fromId="4007" toId="607">
</dataflow>
<dataflow id="4610" from="temp_V_addr_14" to="temp_V_load_13" fromId="588" toId="608">
</dataflow>
<dataflow id="4611" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_15_req" fromId="3386" toId="609">
</dataflow>
<dataflow id="4612" from="bias_V_addr_14" to="bias_V_load_15_req" fromId="592" toId="609">
</dataflow>
<dataflow id="4613" from="StgValue_4007" to="bias_V_load_15_req" fromId="4007" toId="609">
</dataflow>
<dataflow id="4614" from="select_ln75_7" to="add_ln92_19" fromId="286" toId="610">
</dataflow>
<dataflow id="4615" from="zext_ln89_2" to="add_ln92_19" fromId="351" toId="610">
</dataflow>
<dataflow id="4616" from="add_ln92_19" to="zext_ln97_8" fromId="610" toId="611">
</dataflow>
<dataflow id="4617" from="temp_V" to="temp_V_addr_15" fromId="104" toId="612">
</dataflow>
<dataflow id="4618" from="StgValue_3531" to="temp_V_addr_15" fromId="3531" toId="612">
</dataflow>
<dataflow id="4619" from="zext_ln97_8" to="temp_V_addr_15" fromId="611" toId="612">
</dataflow>
<dataflow id="4620" from="temp_V_addr_15" to="temp_V_load_14" fromId="612" toId="613">
</dataflow>
<dataflow id="4621" from="zext_ln103_19" to="add_ln1117_14" fromId="594" toId="614">
</dataflow>
<dataflow id="4622" from="sext_ln203" to="add_ln1117_14" fromId="128" toId="614">
</dataflow>
<dataflow id="4623" from="add_ln1117_14" to="sext_ln1117_87" fromId="614" toId="615">
</dataflow>
<dataflow id="4624" from="input_V" to="bias_V_addr_15" fromId="3373" toId="616">
</dataflow>
<dataflow id="4625" from="sext_ln1117_87" to="bias_V_addr_15" fromId="615" toId="616">
</dataflow>
<dataflow id="4626" from="select_ln75_8" to="add_ln92_21" fromId="288" toId="617">
</dataflow>
<dataflow id="4627" from="sext_ln89_2" to="add_ln92_21" fromId="323" toId="617">
</dataflow>
<dataflow id="4628" from="select_ln75_8" to="add_ln92_23" fromId="288" toId="618">
</dataflow>
<dataflow id="4629" from="zext_ln77_2" to="add_ln92_23" fromId="335" toId="618">
</dataflow>
<dataflow id="4630" from="select_ln75_8" to="add_ln92_25" fromId="288" toId="619">
</dataflow>
<dataflow id="4631" from="zext_ln89_2" to="add_ln92_25" fromId="351" toId="619">
</dataflow>
<dataflow id="4633" from="StgValue_4632" to="add_ln103_9" fromId="4632" toId="620">
</dataflow>
<dataflow id="4634" from="select_ln103_3" to="add_ln103_9" fromId="207" toId="620">
</dataflow>
<dataflow id="4635" from="add_ln103_9" to="zext_ln103_20" fromId="620" toId="621">
</dataflow>
<dataflow id="4636" from="add_ln703_116" to="sum_3_0_1_2" fromId="599" toId="622">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4637" from="br_ln99" to="sum_3_0_1_2" fromId="600" toId="622">
</dataflow>
<dataflow id="4638" from="add_ln703_115" to="sum_3_0_1_2" fromId="575" toId="622">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4639" from="br_ln91" to="sum_3_0_1_2" fromId="576" toId="622">
</dataflow>
<dataflow id="4640" from="and_ln91_2" to="br_ln91" fromId="419" toId="623">
</dataflow>
<dataflow id="4641" from="temp_V_load_6" to="sext_ln1117_6" fromId="436" toId="624">
</dataflow>
<dataflow id="4642" from="bias_V_addr_7_read" to="sext_ln1118_117" fromId="601" toId="625">
</dataflow>
<dataflow id="4643" from="sext_ln1118_117" to="mul_ln1118_117" fromId="625" toId="626">
</dataflow>
<dataflow id="4644" from="sext_ln1117_6" to="mul_ln1118_117" fromId="624" toId="626">
</dataflow>
<dataflow id="4645" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_6" fromId="4311" toId="627">
</dataflow>
<dataflow id="4646" from="mul_ln1118_117" to="trunc_ln708_6" fromId="626" toId="627">
</dataflow>
<dataflow id="4647" from="StgValue_4314" to="trunc_ln708_6" fromId="4314" toId="627">
</dataflow>
<dataflow id="4648" from="StgValue_4316" to="trunc_ln708_6" fromId="4316" toId="627">
</dataflow>
<dataflow id="4649" from="trunc_ln708_6" to="add_ln703_117" fromId="627" toId="628">
</dataflow>
<dataflow id="4650" from="sum_3_0_1_2" to="add_ln703_117" fromId="622" toId="628">
</dataflow>
<dataflow id="4651" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_8_read" fromId="3508" toId="630">
</dataflow>
<dataflow id="4652" from="bias_V_addr_8" to="bias_V_addr_8_read" fromId="444" toId="630">
</dataflow>
<dataflow id="4653" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_10_req" fromId="3386" toId="631">
</dataflow>
<dataflow id="4654" from="bias_V_addr_9" to="bias_V_load_10_req" fromId="465" toId="631">
</dataflow>
<dataflow id="4655" from="StgValue_4007" to="bias_V_load_10_req" fromId="4007" toId="631">
</dataflow>
<dataflow id="4656" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_11_req" fromId="3386" toId="632">
</dataflow>
<dataflow id="4657" from="bias_V_addr_10" to="bias_V_load_11_req" fromId="489" toId="632">
</dataflow>
<dataflow id="4658" from="StgValue_4007" to="bias_V_load_11_req" fromId="4007" toId="632">
</dataflow>
<dataflow id="4659" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_12_req" fromId="3386" toId="633">
</dataflow>
<dataflow id="4660" from="bias_V_addr_11" to="bias_V_load_12_req" fromId="515" toId="633">
</dataflow>
<dataflow id="4661" from="StgValue_4007" to="bias_V_load_12_req" fromId="4007" toId="633">
</dataflow>
<dataflow id="4662" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_13_req" fromId="3386" toId="634">
</dataflow>
<dataflow id="4663" from="bias_V_addr_12" to="bias_V_load_13_req" fromId="541" toId="634">
</dataflow>
<dataflow id="4664" from="StgValue_4007" to="bias_V_load_13_req" fromId="4007" toId="634">
</dataflow>
<dataflow id="4665" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_14_req" fromId="3386" toId="635">
</dataflow>
<dataflow id="4666" from="bias_V_addr_13" to="bias_V_load_14_req" fromId="567" toId="635">
</dataflow>
<dataflow id="4667" from="StgValue_4007" to="bias_V_load_14_req" fromId="4007" toId="635">
</dataflow>
<dataflow id="4668" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_15_req" fromId="3386" toId="636">
</dataflow>
<dataflow id="4669" from="bias_V_addr_14" to="bias_V_load_15_req" fromId="592" toId="636">
</dataflow>
<dataflow id="4670" from="StgValue_4007" to="bias_V_load_15_req" fromId="4007" toId="636">
</dataflow>
<dataflow id="4671" from="temp_V_addr_15" to="temp_V_load_14" fromId="612" toId="637">
</dataflow>
<dataflow id="4672" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_16_req" fromId="3386" toId="638">
</dataflow>
<dataflow id="4673" from="bias_V_addr_15" to="bias_V_load_16_req" fromId="616" toId="638">
</dataflow>
<dataflow id="4674" from="StgValue_4007" to="bias_V_load_16_req" fromId="4007" toId="638">
</dataflow>
<dataflow id="4675" from="add_ln92_21" to="zext_ln97_9" fromId="617" toId="639">
</dataflow>
<dataflow id="4676" from="temp_V" to="temp_V_addr_16" fromId="104" toId="640">
</dataflow>
<dataflow id="4677" from="StgValue_3531" to="temp_V_addr_16" fromId="3531" toId="640">
</dataflow>
<dataflow id="4678" from="zext_ln97_9" to="temp_V_addr_16" fromId="639" toId="640">
</dataflow>
<dataflow id="4679" from="temp_V_addr_16" to="temp_V_load_15" fromId="640" toId="641">
</dataflow>
<dataflow id="4680" from="zext_ln103_20" to="add_ln1117_15" fromId="621" toId="642">
</dataflow>
<dataflow id="4681" from="sext_ln203" to="add_ln1117_15" fromId="128" toId="642">
</dataflow>
<dataflow id="4682" from="add_ln1117_15" to="sext_ln1117_88" fromId="642" toId="643">
</dataflow>
<dataflow id="4683" from="input_V" to="bias_V_addr_16" fromId="3373" toId="644">
</dataflow>
<dataflow id="4684" from="sext_ln1117_88" to="bias_V_addr_16" fromId="643" toId="644">
</dataflow>
<dataflow id="4686" from="StgValue_4685" to="add_ln103_10" fromId="4685" toId="645">
</dataflow>
<dataflow id="4687" from="select_ln103_3" to="add_ln103_10" fromId="207" toId="645">
</dataflow>
<dataflow id="4688" from="add_ln103_10" to="zext_ln103_21" fromId="645" toId="646">
</dataflow>
<dataflow id="4689" from="add_ln703_117" to="sum_3_0_2_0" fromId="628" toId="647">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4690" from="br_ln99" to="sum_3_0_2_0" fromId="629" toId="647">
</dataflow>
<dataflow id="4691" from="sum_3_0_1_2" to="sum_3_0_2_0" fromId="622" toId="647">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4692" from="br_ln91" to="sum_3_0_2_0" fromId="623" toId="647">
</dataflow>
<dataflow id="4693" from="select_ln75_4" to="br_ln91" fromId="275" toId="648">
</dataflow>
<dataflow id="4694" from="temp_V_load_7" to="sext_ln1117_7" fromId="456" toId="649">
</dataflow>
<dataflow id="4695" from="bias_V_addr_8_read" to="sext_ln1118_118" fromId="630" toId="650">
</dataflow>
<dataflow id="4696" from="sext_ln1118_118" to="mul_ln1118_118" fromId="650" toId="651">
</dataflow>
<dataflow id="4697" from="sext_ln1117_7" to="mul_ln1118_118" fromId="649" toId="651">
</dataflow>
<dataflow id="4698" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_7" fromId="4311" toId="652">
</dataflow>
<dataflow id="4699" from="mul_ln1118_118" to="trunc_ln708_7" fromId="651" toId="652">
</dataflow>
<dataflow id="4700" from="StgValue_4314" to="trunc_ln708_7" fromId="4314" toId="652">
</dataflow>
<dataflow id="4701" from="StgValue_4316" to="trunc_ln708_7" fromId="4316" toId="652">
</dataflow>
<dataflow id="4702" from="trunc_ln708_7" to="add_ln703_118" fromId="652" toId="653">
</dataflow>
<dataflow id="4703" from="sum_3_0_2_0" to="add_ln703_118" fromId="647" toId="653">
</dataflow>
<dataflow id="4704" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_9_read" fromId="3508" toId="655">
</dataflow>
<dataflow id="4705" from="bias_V_addr_9" to="bias_V_addr_9_read" fromId="465" toId="655">
</dataflow>
<dataflow id="4706" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_11_req" fromId="3386" toId="656">
</dataflow>
<dataflow id="4707" from="bias_V_addr_10" to="bias_V_load_11_req" fromId="489" toId="656">
</dataflow>
<dataflow id="4708" from="StgValue_4007" to="bias_V_load_11_req" fromId="4007" toId="656">
</dataflow>
<dataflow id="4709" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_12_req" fromId="3386" toId="657">
</dataflow>
<dataflow id="4710" from="bias_V_addr_11" to="bias_V_load_12_req" fromId="515" toId="657">
</dataflow>
<dataflow id="4711" from="StgValue_4007" to="bias_V_load_12_req" fromId="4007" toId="657">
</dataflow>
<dataflow id="4712" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_13_req" fromId="3386" toId="658">
</dataflow>
<dataflow id="4713" from="bias_V_addr_12" to="bias_V_load_13_req" fromId="541" toId="658">
</dataflow>
<dataflow id="4714" from="StgValue_4007" to="bias_V_load_13_req" fromId="4007" toId="658">
</dataflow>
<dataflow id="4715" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_14_req" fromId="3386" toId="659">
</dataflow>
<dataflow id="4716" from="bias_V_addr_13" to="bias_V_load_14_req" fromId="567" toId="659">
</dataflow>
<dataflow id="4717" from="StgValue_4007" to="bias_V_load_14_req" fromId="4007" toId="659">
</dataflow>
<dataflow id="4718" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_15_req" fromId="3386" toId="660">
</dataflow>
<dataflow id="4719" from="bias_V_addr_14" to="bias_V_load_15_req" fromId="592" toId="660">
</dataflow>
<dataflow id="4720" from="StgValue_4007" to="bias_V_load_15_req" fromId="4007" toId="660">
</dataflow>
<dataflow id="4721" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_16_req" fromId="3386" toId="661">
</dataflow>
<dataflow id="4722" from="bias_V_addr_15" to="bias_V_load_16_req" fromId="616" toId="661">
</dataflow>
<dataflow id="4723" from="StgValue_4007" to="bias_V_load_16_req" fromId="4007" toId="661">
</dataflow>
<dataflow id="4724" from="temp_V_addr_16" to="temp_V_load_15" fromId="640" toId="662">
</dataflow>
<dataflow id="4725" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_17_req" fromId="3386" toId="663">
</dataflow>
<dataflow id="4726" from="bias_V_addr_16" to="bias_V_load_17_req" fromId="644" toId="663">
</dataflow>
<dataflow id="4727" from="StgValue_4007" to="bias_V_load_17_req" fromId="4007" toId="663">
</dataflow>
<dataflow id="4728" from="add_ln92_23" to="zext_ln97_10" fromId="618" toId="664">
</dataflow>
<dataflow id="4729" from="temp_V" to="temp_V_addr_17" fromId="104" toId="665">
</dataflow>
<dataflow id="4730" from="StgValue_3531" to="temp_V_addr_17" fromId="3531" toId="665">
</dataflow>
<dataflow id="4731" from="zext_ln97_10" to="temp_V_addr_17" fromId="664" toId="665">
</dataflow>
<dataflow id="4732" from="temp_V_addr_17" to="temp_V_load_16" fromId="665" toId="666">
</dataflow>
<dataflow id="4733" from="zext_ln103_21" to="add_ln1117_16" fromId="646" toId="667">
</dataflow>
<dataflow id="4734" from="sext_ln203" to="add_ln1117_16" fromId="128" toId="667">
</dataflow>
<dataflow id="4735" from="add_ln1117_16" to="sext_ln1117_89" fromId="667" toId="668">
</dataflow>
<dataflow id="4736" from="input_V" to="bias_V_addr_17" fromId="3373" toId="669">
</dataflow>
<dataflow id="4737" from="sext_ln1117_89" to="bias_V_addr_17" fromId="668" toId="669">
</dataflow>
<dataflow id="4739" from="StgValue_4738" to="add_ln103_11" fromId="4738" toId="670">
</dataflow>
<dataflow id="4740" from="select_ln103_3" to="add_ln103_11" fromId="207" toId="670">
</dataflow>
<dataflow id="4741" from="add_ln103_11" to="zext_ln103_22" fromId="670" toId="671">
</dataflow>
<dataflow id="4742" from="add_ln703_118" to="sum_3_0_2_1" fromId="653" toId="672">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4743" from="br_ln99" to="sum_3_0_2_1" fromId="654" toId="672">
</dataflow>
<dataflow id="4744" from="sum_3_0_2_0" to="sum_3_0_2_1" fromId="647" toId="672">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4745" from="br_ln91" to="sum_3_0_2_1" fromId="648" toId="672">
</dataflow>
<dataflow id="4746" from="and_ln91_3" to="br_ln91" fromId="458" toId="673">
</dataflow>
<dataflow id="4747" from="temp_V_load_8" to="sext_ln1117_8" fromId="481" toId="674">
</dataflow>
<dataflow id="4748" from="bias_V_addr_9_read" to="sext_ln1118_119" fromId="655" toId="675">
</dataflow>
<dataflow id="4749" from="sext_ln1118_119" to="mul_ln1118_119" fromId="675" toId="676">
</dataflow>
<dataflow id="4750" from="sext_ln1117_8" to="mul_ln1118_119" fromId="674" toId="676">
</dataflow>
<dataflow id="4751" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_8" fromId="4311" toId="677">
</dataflow>
<dataflow id="4752" from="mul_ln1118_119" to="trunc_ln708_8" fromId="676" toId="677">
</dataflow>
<dataflow id="4753" from="StgValue_4314" to="trunc_ln708_8" fromId="4314" toId="677">
</dataflow>
<dataflow id="4754" from="StgValue_4316" to="trunc_ln708_8" fromId="4316" toId="677">
</dataflow>
<dataflow id="4755" from="trunc_ln708_8" to="add_ln703_119" fromId="677" toId="678">
</dataflow>
<dataflow id="4756" from="sum_3_0_2_1" to="add_ln703_119" fromId="672" toId="678">
</dataflow>
<dataflow id="4757" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_10_read" fromId="3508" toId="680">
</dataflow>
<dataflow id="4758" from="bias_V_addr_10" to="bias_V_addr_10_read" fromId="489" toId="680">
</dataflow>
<dataflow id="4759" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_12_req" fromId="3386" toId="681">
</dataflow>
<dataflow id="4760" from="bias_V_addr_11" to="bias_V_load_12_req" fromId="515" toId="681">
</dataflow>
<dataflow id="4761" from="StgValue_4007" to="bias_V_load_12_req" fromId="4007" toId="681">
</dataflow>
<dataflow id="4762" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_13_req" fromId="3386" toId="682">
</dataflow>
<dataflow id="4763" from="bias_V_addr_12" to="bias_V_load_13_req" fromId="541" toId="682">
</dataflow>
<dataflow id="4764" from="StgValue_4007" to="bias_V_load_13_req" fromId="4007" toId="682">
</dataflow>
<dataflow id="4765" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_14_req" fromId="3386" toId="683">
</dataflow>
<dataflow id="4766" from="bias_V_addr_13" to="bias_V_load_14_req" fromId="567" toId="683">
</dataflow>
<dataflow id="4767" from="StgValue_4007" to="bias_V_load_14_req" fromId="4007" toId="683">
</dataflow>
<dataflow id="4768" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_15_req" fromId="3386" toId="684">
</dataflow>
<dataflow id="4769" from="bias_V_addr_14" to="bias_V_load_15_req" fromId="592" toId="684">
</dataflow>
<dataflow id="4770" from="StgValue_4007" to="bias_V_load_15_req" fromId="4007" toId="684">
</dataflow>
<dataflow id="4771" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_16_req" fromId="3386" toId="685">
</dataflow>
<dataflow id="4772" from="bias_V_addr_15" to="bias_V_load_16_req" fromId="616" toId="685">
</dataflow>
<dataflow id="4773" from="StgValue_4007" to="bias_V_load_16_req" fromId="4007" toId="685">
</dataflow>
<dataflow id="4774" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_17_req" fromId="3386" toId="686">
</dataflow>
<dataflow id="4775" from="bias_V_addr_16" to="bias_V_load_17_req" fromId="644" toId="686">
</dataflow>
<dataflow id="4776" from="StgValue_4007" to="bias_V_load_17_req" fromId="4007" toId="686">
</dataflow>
<dataflow id="4777" from="temp_V_addr_17" to="temp_V_load_16" fromId="665" toId="687">
</dataflow>
<dataflow id="4778" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_18_req" fromId="3386" toId="688">
</dataflow>
<dataflow id="4779" from="bias_V_addr_17" to="bias_V_load_18_req" fromId="669" toId="688">
</dataflow>
<dataflow id="4780" from="StgValue_4007" to="bias_V_load_18_req" fromId="4007" toId="688">
</dataflow>
<dataflow id="4781" from="add_ln92_25" to="zext_ln97_11" fromId="619" toId="689">
</dataflow>
<dataflow id="4782" from="temp_V" to="temp_V_addr_18" fromId="104" toId="690">
</dataflow>
<dataflow id="4783" from="StgValue_3531" to="temp_V_addr_18" fromId="3531" toId="690">
</dataflow>
<dataflow id="4784" from="zext_ln97_11" to="temp_V_addr_18" fromId="689" toId="690">
</dataflow>
<dataflow id="4785" from="temp_V_addr_18" to="temp_V_load_17" fromId="690" toId="691">
</dataflow>
<dataflow id="4786" from="zext_ln103_22" to="add_ln1117_17" fromId="671" toId="692">
</dataflow>
<dataflow id="4787" from="sext_ln203" to="add_ln1117_17" fromId="128" toId="692">
</dataflow>
<dataflow id="4788" from="add_ln1117_17" to="sext_ln1117_90" fromId="692" toId="693">
</dataflow>
<dataflow id="4789" from="input_V" to="bias_V_addr_18" fromId="3373" toId="694">
</dataflow>
<dataflow id="4790" from="sext_ln1117_90" to="bias_V_addr_18" fromId="693" toId="694">
</dataflow>
<dataflow id="4792" from="StgValue_4791" to="add_ln103_12" fromId="4791" toId="695">
</dataflow>
<dataflow id="4793" from="select_ln103_3" to="add_ln103_12" fromId="207" toId="695">
</dataflow>
<dataflow id="4794" from="add_ln103_12" to="zext_ln103_23" fromId="695" toId="696">
</dataflow>
<dataflow id="4795" from="add_ln89" to="sext_ln89_1" fromId="322" toId="697">
</dataflow>
<dataflow id="4796" from="add_ln703_119" to="sum_3_0_2_2" fromId="678" toId="698">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4797" from="br_ln99" to="sum_3_0_2_2" fromId="679" toId="698">
</dataflow>
<dataflow id="4798" from="sum_3_0_2_1" to="sum_3_0_2_2" fromId="672" toId="698">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4799" from="br_ln91" to="sum_3_0_2_2" fromId="673" toId="698">
</dataflow>
<dataflow id="4800" from="and_ln91" to="br_ln91" fromId="325" toId="699">
</dataflow>
<dataflow id="4801" from="temp_V_load_9" to="sext_ln1117_9" fromId="507" toId="700">
</dataflow>
<dataflow id="4802" from="bias_V_addr_10_read" to="sext_ln1118_120" fromId="680" toId="701">
</dataflow>
<dataflow id="4803" from="sext_ln1118_120" to="mul_ln1118_120" fromId="701" toId="702">
</dataflow>
<dataflow id="4804" from="sext_ln1117_9" to="mul_ln1118_120" fromId="700" toId="702">
</dataflow>
<dataflow id="4805" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_9" fromId="4311" toId="703">
</dataflow>
<dataflow id="4806" from="mul_ln1118_120" to="trunc_ln708_9" fromId="702" toId="703">
</dataflow>
<dataflow id="4807" from="StgValue_4314" to="trunc_ln708_9" fromId="4314" toId="703">
</dataflow>
<dataflow id="4808" from="StgValue_4316" to="trunc_ln708_9" fromId="4316" toId="703">
</dataflow>
<dataflow id="4809" from="trunc_ln708_9" to="add_ln703_120" fromId="703" toId="704">
</dataflow>
<dataflow id="4810" from="sum_3_0_2_2" to="add_ln703_120" fromId="698" toId="704">
</dataflow>
<dataflow id="4811" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_11_read" fromId="3508" toId="706">
</dataflow>
<dataflow id="4812" from="bias_V_addr_11" to="bias_V_addr_11_read" fromId="515" toId="706">
</dataflow>
<dataflow id="4813" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_13_req" fromId="3386" toId="707">
</dataflow>
<dataflow id="4814" from="bias_V_addr_12" to="bias_V_load_13_req" fromId="541" toId="707">
</dataflow>
<dataflow id="4815" from="StgValue_4007" to="bias_V_load_13_req" fromId="4007" toId="707">
</dataflow>
<dataflow id="4816" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_14_req" fromId="3386" toId="708">
</dataflow>
<dataflow id="4817" from="bias_V_addr_13" to="bias_V_load_14_req" fromId="567" toId="708">
</dataflow>
<dataflow id="4818" from="StgValue_4007" to="bias_V_load_14_req" fromId="4007" toId="708">
</dataflow>
<dataflow id="4819" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_15_req" fromId="3386" toId="709">
</dataflow>
<dataflow id="4820" from="bias_V_addr_14" to="bias_V_load_15_req" fromId="592" toId="709">
</dataflow>
<dataflow id="4821" from="StgValue_4007" to="bias_V_load_15_req" fromId="4007" toId="709">
</dataflow>
<dataflow id="4822" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_16_req" fromId="3386" toId="710">
</dataflow>
<dataflow id="4823" from="bias_V_addr_15" to="bias_V_load_16_req" fromId="616" toId="710">
</dataflow>
<dataflow id="4824" from="StgValue_4007" to="bias_V_load_16_req" fromId="4007" toId="710">
</dataflow>
<dataflow id="4825" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_17_req" fromId="3386" toId="711">
</dataflow>
<dataflow id="4826" from="bias_V_addr_16" to="bias_V_load_17_req" fromId="644" toId="711">
</dataflow>
<dataflow id="4827" from="StgValue_4007" to="bias_V_load_17_req" fromId="4007" toId="711">
</dataflow>
<dataflow id="4828" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_18_req" fromId="3386" toId="712">
</dataflow>
<dataflow id="4829" from="bias_V_addr_17" to="bias_V_load_18_req" fromId="669" toId="712">
</dataflow>
<dataflow id="4830" from="StgValue_4007" to="bias_V_load_18_req" fromId="4007" toId="712">
</dataflow>
<dataflow id="4831" from="temp_V_addr_18" to="temp_V_load_17" fromId="690" toId="713">
</dataflow>
<dataflow id="4832" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_19_req" fromId="3386" toId="714">
</dataflow>
<dataflow id="4833" from="bias_V_addr_18" to="bias_V_load_19_req" fromId="694" toId="714">
</dataflow>
<dataflow id="4834" from="StgValue_4007" to="bias_V_load_19_req" fromId="4007" toId="714">
</dataflow>
<dataflow id="4835" from="select_ln75_9" to="add_ln92_27" fromId="290" toId="715">
</dataflow>
<dataflow id="4836" from="sext_ln89_1" to="add_ln92_27" fromId="697" toId="715">
</dataflow>
<dataflow id="4837" from="add_ln92_27" to="zext_ln97_12" fromId="715" toId="716">
</dataflow>
<dataflow id="4838" from="temp_V" to="temp_V_addr_19" fromId="104" toId="717">
</dataflow>
<dataflow id="4839" from="StgValue_3531" to="temp_V_addr_19" fromId="3531" toId="717">
</dataflow>
<dataflow id="4840" from="zext_ln97_12" to="temp_V_addr_19" fromId="716" toId="717">
</dataflow>
<dataflow id="4841" from="temp_V_addr_19" to="temp_V_load_18" fromId="717" toId="718">
</dataflow>
<dataflow id="4842" from="zext_ln103_23" to="add_ln1117_18" fromId="696" toId="719">
</dataflow>
<dataflow id="4843" from="sext_ln203" to="add_ln1117_18" fromId="128" toId="719">
</dataflow>
<dataflow id="4844" from="add_ln1117_18" to="sext_ln1117_91" fromId="719" toId="720">
</dataflow>
<dataflow id="4845" from="input_V" to="bias_V_addr_19" fromId="3373" toId="721">
</dataflow>
<dataflow id="4846" from="sext_ln1117_91" to="bias_V_addr_19" fromId="720" toId="721">
</dataflow>
<dataflow id="4848" from="StgValue_4847" to="add_ln103_13" fromId="4847" toId="722">
</dataflow>
<dataflow id="4849" from="select_ln103_3" to="add_ln103_13" fromId="207" toId="722">
</dataflow>
<dataflow id="4850" from="add_ln103_13" to="zext_ln103_24" fromId="722" toId="723">
</dataflow>
<dataflow id="4851" from="select_ln75" to="zext_ln77_1" fromId="215" toId="724">
</dataflow>
<dataflow id="4852" from="add_ln703_120" to="sum_3_1_0_0" fromId="704" toId="725">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4853" from="br_ln99" to="sum_3_1_0_0" fromId="705" toId="725">
</dataflow>
<dataflow id="4854" from="sum_3_0_2_2" to="sum_3_1_0_0" fromId="698" toId="725">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4855" from="br_ln91" to="sum_3_1_0_0" fromId="699" toId="725">
</dataflow>
<dataflow id="4856" from="select_ln75_2" to="br_ln91" fromId="218" toId="726">
</dataflow>
<dataflow id="4857" from="temp_V_load_10" to="sext_ln1117_10" fromId="533" toId="727">
</dataflow>
<dataflow id="4858" from="bias_V_addr_11_read" to="sext_ln1118_121" fromId="706" toId="728">
</dataflow>
<dataflow id="4859" from="sext_ln1118_121" to="mul_ln1118_121" fromId="728" toId="729">
</dataflow>
<dataflow id="4860" from="sext_ln1117_10" to="mul_ln1118_121" fromId="727" toId="729">
</dataflow>
<dataflow id="4861" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_s" fromId="4311" toId="730">
</dataflow>
<dataflow id="4862" from="mul_ln1118_121" to="trunc_ln708_s" fromId="729" toId="730">
</dataflow>
<dataflow id="4863" from="StgValue_4314" to="trunc_ln708_s" fromId="4314" toId="730">
</dataflow>
<dataflow id="4864" from="StgValue_4316" to="trunc_ln708_s" fromId="4316" toId="730">
</dataflow>
<dataflow id="4865" from="trunc_ln708_s" to="add_ln703_121" fromId="730" toId="731">
</dataflow>
<dataflow id="4866" from="sum_3_1_0_0" to="add_ln703_121" fromId="725" toId="731">
</dataflow>
<dataflow id="4867" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_12_read" fromId="3508" toId="733">
</dataflow>
<dataflow id="4868" from="bias_V_addr_12" to="bias_V_addr_12_read" fromId="541" toId="733">
</dataflow>
<dataflow id="4869" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_14_req" fromId="3386" toId="734">
</dataflow>
<dataflow id="4870" from="bias_V_addr_13" to="bias_V_load_14_req" fromId="567" toId="734">
</dataflow>
<dataflow id="4871" from="StgValue_4007" to="bias_V_load_14_req" fromId="4007" toId="734">
</dataflow>
<dataflow id="4872" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_15_req" fromId="3386" toId="735">
</dataflow>
<dataflow id="4873" from="bias_V_addr_14" to="bias_V_load_15_req" fromId="592" toId="735">
</dataflow>
<dataflow id="4874" from="StgValue_4007" to="bias_V_load_15_req" fromId="4007" toId="735">
</dataflow>
<dataflow id="4875" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_16_req" fromId="3386" toId="736">
</dataflow>
<dataflow id="4876" from="bias_V_addr_15" to="bias_V_load_16_req" fromId="616" toId="736">
</dataflow>
<dataflow id="4877" from="StgValue_4007" to="bias_V_load_16_req" fromId="4007" toId="736">
</dataflow>
<dataflow id="4878" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_17_req" fromId="3386" toId="737">
</dataflow>
<dataflow id="4879" from="bias_V_addr_16" to="bias_V_load_17_req" fromId="644" toId="737">
</dataflow>
<dataflow id="4880" from="StgValue_4007" to="bias_V_load_17_req" fromId="4007" toId="737">
</dataflow>
<dataflow id="4881" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_18_req" fromId="3386" toId="738">
</dataflow>
<dataflow id="4882" from="bias_V_addr_17" to="bias_V_load_18_req" fromId="669" toId="738">
</dataflow>
<dataflow id="4883" from="StgValue_4007" to="bias_V_load_18_req" fromId="4007" toId="738">
</dataflow>
<dataflow id="4884" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_19_req" fromId="3386" toId="739">
</dataflow>
<dataflow id="4885" from="bias_V_addr_18" to="bias_V_load_19_req" fromId="694" toId="739">
</dataflow>
<dataflow id="4886" from="StgValue_4007" to="bias_V_load_19_req" fromId="4007" toId="739">
</dataflow>
<dataflow id="4887" from="temp_V_addr_19" to="temp_V_load_18" fromId="717" toId="740">
</dataflow>
<dataflow id="4888" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_20_req" fromId="3386" toId="741">
</dataflow>
<dataflow id="4889" from="bias_V_addr_19" to="bias_V_load_20_req" fromId="721" toId="741">
</dataflow>
<dataflow id="4890" from="StgValue_4007" to="bias_V_load_20_req" fromId="4007" toId="741">
</dataflow>
<dataflow id="4891" from="select_ln75_9" to="add_ln92_29" fromId="290" toId="742">
</dataflow>
<dataflow id="4892" from="zext_ln77_1" to="add_ln92_29" fromId="724" toId="742">
</dataflow>
<dataflow id="4893" from="add_ln92_29" to="zext_ln97_13" fromId="742" toId="743">
</dataflow>
<dataflow id="4894" from="temp_V" to="temp_V_addr_20" fromId="104" toId="744">
</dataflow>
<dataflow id="4895" from="StgValue_3531" to="temp_V_addr_20" fromId="3531" toId="744">
</dataflow>
<dataflow id="4896" from="zext_ln97_13" to="temp_V_addr_20" fromId="743" toId="744">
</dataflow>
<dataflow id="4897" from="temp_V_addr_20" to="temp_V_load_19" fromId="744" toId="745">
</dataflow>
<dataflow id="4898" from="zext_ln103_24" to="add_ln1117_19" fromId="723" toId="746">
</dataflow>
<dataflow id="4899" from="sext_ln203" to="add_ln1117_19" fromId="128" toId="746">
</dataflow>
<dataflow id="4900" from="add_ln1117_19" to="sext_ln1117_92" fromId="746" toId="747">
</dataflow>
<dataflow id="4901" from="input_V" to="bias_V_addr_20" fromId="3373" toId="748">
</dataflow>
<dataflow id="4902" from="sext_ln1117_92" to="bias_V_addr_20" fromId="747" toId="748">
</dataflow>
<dataflow id="4904" from="StgValue_4903" to="add_ln103_14" fromId="4903" toId="749">
</dataflow>
<dataflow id="4905" from="select_ln103_3" to="add_ln103_14" fromId="207" toId="749">
</dataflow>
<dataflow id="4906" from="add_ln103_14" to="zext_ln103_25" fromId="749" toId="750">
</dataflow>
<dataflow id="4907" from="w" to="zext_ln89_1" fromId="350" toId="751">
</dataflow>
<dataflow id="4908" from="add_ln703_121" to="sum_3_1_0_1" fromId="731" toId="752">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4909" from="br_ln99" to="sum_3_1_0_1" fromId="732" toId="752">
</dataflow>
<dataflow id="4910" from="sum_3_1_0_0" to="sum_3_1_0_1" fromId="725" toId="752">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4911" from="br_ln91" to="sum_3_1_0_1" fromId="726" toId="752">
</dataflow>
<dataflow id="4912" from="and_ln91_1" to="br_ln91" fromId="355" toId="753">
</dataflow>
<dataflow id="4913" from="temp_V_load_11" to="sext_ln1117_11" fromId="559" toId="754">
</dataflow>
<dataflow id="4914" from="bias_V_addr_12_read" to="sext_ln1118_122" fromId="733" toId="755">
</dataflow>
<dataflow id="4915" from="sext_ln1118_122" to="mul_ln1118_122" fromId="755" toId="756">
</dataflow>
<dataflow id="4916" from="sext_ln1117_11" to="mul_ln1118_122" fromId="754" toId="756">
</dataflow>
<dataflow id="4917" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_10" fromId="4311" toId="757">
</dataflow>
<dataflow id="4918" from="mul_ln1118_122" to="trunc_ln708_10" fromId="756" toId="757">
</dataflow>
<dataflow id="4919" from="StgValue_4314" to="trunc_ln708_10" fromId="4314" toId="757">
</dataflow>
<dataflow id="4920" from="StgValue_4316" to="trunc_ln708_10" fromId="4316" toId="757">
</dataflow>
<dataflow id="4921" from="trunc_ln708_10" to="add_ln703_122" fromId="757" toId="758">
</dataflow>
<dataflow id="4922" from="sum_3_1_0_1" to="add_ln703_122" fromId="752" toId="758">
</dataflow>
<dataflow id="4923" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_13_read" fromId="3508" toId="760">
</dataflow>
<dataflow id="4924" from="bias_V_addr_13" to="bias_V_addr_13_read" fromId="567" toId="760">
</dataflow>
<dataflow id="4925" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_15_req" fromId="3386" toId="761">
</dataflow>
<dataflow id="4926" from="bias_V_addr_14" to="bias_V_load_15_req" fromId="592" toId="761">
</dataflow>
<dataflow id="4927" from="StgValue_4007" to="bias_V_load_15_req" fromId="4007" toId="761">
</dataflow>
<dataflow id="4928" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_16_req" fromId="3386" toId="762">
</dataflow>
<dataflow id="4929" from="bias_V_addr_15" to="bias_V_load_16_req" fromId="616" toId="762">
</dataflow>
<dataflow id="4930" from="StgValue_4007" to="bias_V_load_16_req" fromId="4007" toId="762">
</dataflow>
<dataflow id="4931" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_17_req" fromId="3386" toId="763">
</dataflow>
<dataflow id="4932" from="bias_V_addr_16" to="bias_V_load_17_req" fromId="644" toId="763">
</dataflow>
<dataflow id="4933" from="StgValue_4007" to="bias_V_load_17_req" fromId="4007" toId="763">
</dataflow>
<dataflow id="4934" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_18_req" fromId="3386" toId="764">
</dataflow>
<dataflow id="4935" from="bias_V_addr_17" to="bias_V_load_18_req" fromId="669" toId="764">
</dataflow>
<dataflow id="4936" from="StgValue_4007" to="bias_V_load_18_req" fromId="4007" toId="764">
</dataflow>
<dataflow id="4937" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_19_req" fromId="3386" toId="765">
</dataflow>
<dataflow id="4938" from="bias_V_addr_18" to="bias_V_load_19_req" fromId="694" toId="765">
</dataflow>
<dataflow id="4939" from="StgValue_4007" to="bias_V_load_19_req" fromId="4007" toId="765">
</dataflow>
<dataflow id="4940" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_20_req" fromId="3386" toId="766">
</dataflow>
<dataflow id="4941" from="bias_V_addr_19" to="bias_V_load_20_req" fromId="721" toId="766">
</dataflow>
<dataflow id="4942" from="StgValue_4007" to="bias_V_load_20_req" fromId="4007" toId="766">
</dataflow>
<dataflow id="4943" from="temp_V_addr_20" to="temp_V_load_19" fromId="744" toId="767">
</dataflow>
<dataflow id="4944" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_21_req" fromId="3386" toId="768">
</dataflow>
<dataflow id="4945" from="bias_V_addr_20" to="bias_V_load_21_req" fromId="748" toId="768">
</dataflow>
<dataflow id="4946" from="StgValue_4007" to="bias_V_load_21_req" fromId="4007" toId="768">
</dataflow>
<dataflow id="4947" from="select_ln75_9" to="add_ln92_31" fromId="290" toId="769">
</dataflow>
<dataflow id="4948" from="zext_ln89_1" to="add_ln92_31" fromId="751" toId="769">
</dataflow>
<dataflow id="4949" from="add_ln92_31" to="zext_ln97_14" fromId="769" toId="770">
</dataflow>
<dataflow id="4950" from="temp_V" to="temp_V_addr_21" fromId="104" toId="771">
</dataflow>
<dataflow id="4951" from="StgValue_3531" to="temp_V_addr_21" fromId="3531" toId="771">
</dataflow>
<dataflow id="4952" from="zext_ln97_14" to="temp_V_addr_21" fromId="770" toId="771">
</dataflow>
<dataflow id="4953" from="temp_V_addr_21" to="temp_V_load_20" fromId="771" toId="772">
</dataflow>
<dataflow id="4954" from="zext_ln103_25" to="add_ln1117_20" fromId="750" toId="773">
</dataflow>
<dataflow id="4955" from="sext_ln203" to="add_ln1117_20" fromId="128" toId="773">
</dataflow>
<dataflow id="4956" from="add_ln1117_20" to="sext_ln1117_93" fromId="773" toId="774">
</dataflow>
<dataflow id="4957" from="input_V" to="bias_V_addr_21" fromId="3373" toId="775">
</dataflow>
<dataflow id="4958" from="sext_ln1117_93" to="bias_V_addr_21" fromId="774" toId="775">
</dataflow>
<dataflow id="4960" from="StgValue_4959" to="add_ln103_15" fromId="4959" toId="776">
</dataflow>
<dataflow id="4961" from="select_ln103_3" to="add_ln103_15" fromId="207" toId="776">
</dataflow>
<dataflow id="4962" from="add_ln103_15" to="zext_ln103_26" fromId="776" toId="777">
</dataflow>
<dataflow id="4963" from="add_ln703_122" to="sum_3_1_0_2" fromId="758" toId="778">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4964" from="br_ln99" to="sum_3_1_0_2" fromId="759" toId="778">
</dataflow>
<dataflow id="4965" from="sum_3_1_0_1" to="sum_3_1_0_2" fromId="752" toId="778">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4966" from="br_ln91" to="sum_3_1_0_2" fromId="753" toId="778">
</dataflow>
<dataflow id="4967" from="icmp_ln91_1" to="br_ln91" fromId="324" toId="779">
</dataflow>
<dataflow id="4968" from="temp_V_load_12" to="sext_ln1117_12" fromId="584" toId="780">
</dataflow>
<dataflow id="4969" from="bias_V_addr_13_read" to="sext_ln1118_123" fromId="760" toId="781">
</dataflow>
<dataflow id="4970" from="sext_ln1118_123" to="mul_ln1118_123" fromId="781" toId="782">
</dataflow>
<dataflow id="4971" from="sext_ln1117_12" to="mul_ln1118_123" fromId="780" toId="782">
</dataflow>
<dataflow id="4972" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_11" fromId="4311" toId="783">
</dataflow>
<dataflow id="4973" from="mul_ln1118_123" to="trunc_ln708_11" fromId="782" toId="783">
</dataflow>
<dataflow id="4974" from="StgValue_4314" to="trunc_ln708_11" fromId="4314" toId="783">
</dataflow>
<dataflow id="4975" from="StgValue_4316" to="trunc_ln708_11" fromId="4316" toId="783">
</dataflow>
<dataflow id="4976" from="trunc_ln708_11" to="add_ln703_123" fromId="783" toId="784">
</dataflow>
<dataflow id="4977" from="sum_3_1_0_2" to="add_ln703_123" fromId="778" toId="784">
</dataflow>
<dataflow id="4978" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_14_read" fromId="3508" toId="786">
</dataflow>
<dataflow id="4979" from="bias_V_addr_14" to="bias_V_addr_14_read" fromId="592" toId="786">
</dataflow>
<dataflow id="4980" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_16_req" fromId="3386" toId="787">
</dataflow>
<dataflow id="4981" from="bias_V_addr_15" to="bias_V_load_16_req" fromId="616" toId="787">
</dataflow>
<dataflow id="4982" from="StgValue_4007" to="bias_V_load_16_req" fromId="4007" toId="787">
</dataflow>
<dataflow id="4983" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_17_req" fromId="3386" toId="788">
</dataflow>
<dataflow id="4984" from="bias_V_addr_16" to="bias_V_load_17_req" fromId="644" toId="788">
</dataflow>
<dataflow id="4985" from="StgValue_4007" to="bias_V_load_17_req" fromId="4007" toId="788">
</dataflow>
<dataflow id="4986" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_18_req" fromId="3386" toId="789">
</dataflow>
<dataflow id="4987" from="bias_V_addr_17" to="bias_V_load_18_req" fromId="669" toId="789">
</dataflow>
<dataflow id="4988" from="StgValue_4007" to="bias_V_load_18_req" fromId="4007" toId="789">
</dataflow>
<dataflow id="4989" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_19_req" fromId="3386" toId="790">
</dataflow>
<dataflow id="4990" from="bias_V_addr_18" to="bias_V_load_19_req" fromId="694" toId="790">
</dataflow>
<dataflow id="4991" from="StgValue_4007" to="bias_V_load_19_req" fromId="4007" toId="790">
</dataflow>
<dataflow id="4992" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_20_req" fromId="3386" toId="791">
</dataflow>
<dataflow id="4993" from="bias_V_addr_19" to="bias_V_load_20_req" fromId="721" toId="791">
</dataflow>
<dataflow id="4994" from="StgValue_4007" to="bias_V_load_20_req" fromId="4007" toId="791">
</dataflow>
<dataflow id="4995" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_21_req" fromId="3386" toId="792">
</dataflow>
<dataflow id="4996" from="bias_V_addr_20" to="bias_V_load_21_req" fromId="748" toId="792">
</dataflow>
<dataflow id="4997" from="StgValue_4007" to="bias_V_load_21_req" fromId="4007" toId="792">
</dataflow>
<dataflow id="4998" from="temp_V_addr_21" to="temp_V_load_20" fromId="771" toId="793">
</dataflow>
<dataflow id="4999" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_22_req" fromId="3386" toId="794">
</dataflow>
<dataflow id="5000" from="bias_V_addr_21" to="bias_V_load_22_req" fromId="775" toId="794">
</dataflow>
<dataflow id="5001" from="StgValue_4007" to="bias_V_load_22_req" fromId="4007" toId="794">
</dataflow>
<dataflow id="5002" from="select_ln75_10" to="add_ln92_33" fromId="291" toId="795">
</dataflow>
<dataflow id="5003" from="sext_ln89_1" to="add_ln92_33" fromId="697" toId="795">
</dataflow>
<dataflow id="5004" from="add_ln92_33" to="zext_ln97_15" fromId="795" toId="796">
</dataflow>
<dataflow id="5005" from="temp_V" to="temp_V_addr_22" fromId="104" toId="797">
</dataflow>
<dataflow id="5006" from="StgValue_3531" to="temp_V_addr_22" fromId="3531" toId="797">
</dataflow>
<dataflow id="5007" from="zext_ln97_15" to="temp_V_addr_22" fromId="796" toId="797">
</dataflow>
<dataflow id="5008" from="temp_V_addr_22" to="temp_V_load_21" fromId="797" toId="798">
</dataflow>
<dataflow id="5009" from="zext_ln103_26" to="add_ln1117_21" fromId="777" toId="799">
</dataflow>
<dataflow id="5010" from="sext_ln203" to="add_ln1117_21" fromId="128" toId="799">
</dataflow>
<dataflow id="5011" from="add_ln1117_21" to="sext_ln1117_94" fromId="799" toId="800">
</dataflow>
<dataflow id="5012" from="input_V" to="bias_V_addr_22" fromId="3373" toId="801">
</dataflow>
<dataflow id="5013" from="sext_ln1117_94" to="bias_V_addr_22" fromId="800" toId="801">
</dataflow>
<dataflow id="5015" from="StgValue_5014" to="add_ln103_16" fromId="5014" toId="802">
</dataflow>
<dataflow id="5016" from="select_ln103_3" to="add_ln103_16" fromId="207" toId="802">
</dataflow>
<dataflow id="5017" from="add_ln103_16" to="zext_ln103_27" fromId="802" toId="803">
</dataflow>
<dataflow id="5018" from="add_ln703_123" to="sum_3_1_1_0" fromId="784" toId="804">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5019" from="br_ln99" to="sum_3_1_1_0" fromId="785" toId="804">
</dataflow>
<dataflow id="5020" from="sum_3_1_0_2" to="sum_3_1_1_0" fromId="778" toId="804">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5021" from="br_ln91" to="sum_3_1_1_0" fromId="779" toId="804">
</dataflow>
<dataflow id="5022" from="temp_V_load_13" to="sext_ln1117_13" fromId="608" toId="805">
</dataflow>
<dataflow id="5023" from="bias_V_addr_14_read" to="sext_ln1118_124" fromId="786" toId="806">
</dataflow>
<dataflow id="5024" from="sext_ln1118_124" to="mul_ln1118_124" fromId="806" toId="807">
</dataflow>
<dataflow id="5025" from="sext_ln1117_13" to="mul_ln1118_124" fromId="805" toId="807">
</dataflow>
<dataflow id="5026" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_12" fromId="4311" toId="808">
</dataflow>
<dataflow id="5027" from="mul_ln1118_124" to="trunc_ln708_12" fromId="807" toId="808">
</dataflow>
<dataflow id="5028" from="StgValue_4314" to="trunc_ln708_12" fromId="4314" toId="808">
</dataflow>
<dataflow id="5029" from="StgValue_4316" to="trunc_ln708_12" fromId="4316" toId="808">
</dataflow>
<dataflow id="5030" from="trunc_ln708_12" to="add_ln703_124" fromId="808" toId="809">
</dataflow>
<dataflow id="5031" from="sum_3_1_1_0" to="add_ln703_124" fromId="804" toId="809">
</dataflow>
<dataflow id="5032" from="icmp_ln91_2" to="br_ln91" fromId="354" toId="810">
</dataflow>
<dataflow id="5033" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_15_read" fromId="3508" toId="811">
</dataflow>
<dataflow id="5034" from="bias_V_addr_15" to="bias_V_addr_15_read" fromId="616" toId="811">
</dataflow>
<dataflow id="5035" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_17_req" fromId="3386" toId="812">
</dataflow>
<dataflow id="5036" from="bias_V_addr_16" to="bias_V_load_17_req" fromId="644" toId="812">
</dataflow>
<dataflow id="5037" from="StgValue_4007" to="bias_V_load_17_req" fromId="4007" toId="812">
</dataflow>
<dataflow id="5038" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_18_req" fromId="3386" toId="813">
</dataflow>
<dataflow id="5039" from="bias_V_addr_17" to="bias_V_load_18_req" fromId="669" toId="813">
</dataflow>
<dataflow id="5040" from="StgValue_4007" to="bias_V_load_18_req" fromId="4007" toId="813">
</dataflow>
<dataflow id="5041" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_19_req" fromId="3386" toId="814">
</dataflow>
<dataflow id="5042" from="bias_V_addr_18" to="bias_V_load_19_req" fromId="694" toId="814">
</dataflow>
<dataflow id="5043" from="StgValue_4007" to="bias_V_load_19_req" fromId="4007" toId="814">
</dataflow>
<dataflow id="5044" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_20_req" fromId="3386" toId="815">
</dataflow>
<dataflow id="5045" from="bias_V_addr_19" to="bias_V_load_20_req" fromId="721" toId="815">
</dataflow>
<dataflow id="5046" from="StgValue_4007" to="bias_V_load_20_req" fromId="4007" toId="815">
</dataflow>
<dataflow id="5047" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_21_req" fromId="3386" toId="816">
</dataflow>
<dataflow id="5048" from="bias_V_addr_20" to="bias_V_load_21_req" fromId="748" toId="816">
</dataflow>
<dataflow id="5049" from="StgValue_4007" to="bias_V_load_21_req" fromId="4007" toId="816">
</dataflow>
<dataflow id="5050" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_22_req" fromId="3386" toId="817">
</dataflow>
<dataflow id="5051" from="bias_V_addr_21" to="bias_V_load_22_req" fromId="775" toId="817">
</dataflow>
<dataflow id="5052" from="StgValue_4007" to="bias_V_load_22_req" fromId="4007" toId="817">
</dataflow>
<dataflow id="5053" from="temp_V_addr_22" to="temp_V_load_21" fromId="797" toId="818">
</dataflow>
<dataflow id="5054" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_23_req" fromId="3386" toId="819">
</dataflow>
<dataflow id="5055" from="bias_V_addr_22" to="bias_V_load_23_req" fromId="801" toId="819">
</dataflow>
<dataflow id="5056" from="StgValue_4007" to="bias_V_load_23_req" fromId="4007" toId="819">
</dataflow>
<dataflow id="5057" from="select_ln75_10" to="add_ln92_35" fromId="291" toId="820">
</dataflow>
<dataflow id="5058" from="zext_ln77_1" to="add_ln92_35" fromId="724" toId="820">
</dataflow>
<dataflow id="5059" from="add_ln92_35" to="zext_ln97_16" fromId="820" toId="821">
</dataflow>
<dataflow id="5060" from="temp_V" to="temp_V_addr_23" fromId="104" toId="822">
</dataflow>
<dataflow id="5061" from="StgValue_3531" to="temp_V_addr_23" fromId="3531" toId="822">
</dataflow>
<dataflow id="5062" from="zext_ln97_16" to="temp_V_addr_23" fromId="821" toId="822">
</dataflow>
<dataflow id="5063" from="temp_V_addr_23" to="temp_V_load_22" fromId="822" toId="823">
</dataflow>
<dataflow id="5064" from="zext_ln103_27" to="add_ln1117_22" fromId="803" toId="824">
</dataflow>
<dataflow id="5065" from="sext_ln203" to="add_ln1117_22" fromId="128" toId="824">
</dataflow>
<dataflow id="5066" from="add_ln1117_22" to="sext_ln1117_95" fromId="824" toId="825">
</dataflow>
<dataflow id="5067" from="input_V" to="bias_V_addr_23" fromId="3373" toId="826">
</dataflow>
<dataflow id="5068" from="sext_ln1117_95" to="bias_V_addr_23" fromId="825" toId="826">
</dataflow>
<dataflow id="5070" from="StgValue_5069" to="add_ln103_17" fromId="5069" toId="827">
</dataflow>
<dataflow id="5071" from="select_ln103_3" to="add_ln103_17" fromId="207" toId="827">
</dataflow>
<dataflow id="5072" from="add_ln103_17" to="zext_ln103_28" fromId="827" toId="828">
</dataflow>
<dataflow id="5073" from="temp_V_load_14" to="sext_ln1117_14" fromId="637" toId="829">
</dataflow>
<dataflow id="5074" from="bias_V_addr_15_read" to="sext_ln1118_125" fromId="811" toId="830">
</dataflow>
<dataflow id="5075" from="sext_ln1118_125" to="mul_ln1118_125" fromId="830" toId="831">
</dataflow>
<dataflow id="5076" from="sext_ln1117_14" to="mul_ln1118_125" fromId="829" toId="831">
</dataflow>
<dataflow id="5077" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_13" fromId="4311" toId="832">
</dataflow>
<dataflow id="5078" from="mul_ln1118_125" to="trunc_ln708_13" fromId="831" toId="832">
</dataflow>
<dataflow id="5079" from="StgValue_4314" to="trunc_ln708_13" fromId="4314" toId="832">
</dataflow>
<dataflow id="5080" from="StgValue_4316" to="trunc_ln708_13" fromId="4316" toId="832">
</dataflow>
<dataflow id="5081" from="trunc_ln708_13" to="add_ln703_125" fromId="832" toId="833">
</dataflow>
<dataflow id="5082" from="add_ln703_124" to="add_ln703_125" fromId="809" toId="833">
</dataflow>
<dataflow id="5083" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_16_read" fromId="3508" toId="835">
</dataflow>
<dataflow id="5084" from="bias_V_addr_16" to="bias_V_addr_16_read" fromId="644" toId="835">
</dataflow>
<dataflow id="5085" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_18_req" fromId="3386" toId="836">
</dataflow>
<dataflow id="5086" from="bias_V_addr_17" to="bias_V_load_18_req" fromId="669" toId="836">
</dataflow>
<dataflow id="5087" from="StgValue_4007" to="bias_V_load_18_req" fromId="4007" toId="836">
</dataflow>
<dataflow id="5088" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_19_req" fromId="3386" toId="837">
</dataflow>
<dataflow id="5089" from="bias_V_addr_18" to="bias_V_load_19_req" fromId="694" toId="837">
</dataflow>
<dataflow id="5090" from="StgValue_4007" to="bias_V_load_19_req" fromId="4007" toId="837">
</dataflow>
<dataflow id="5091" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_20_req" fromId="3386" toId="838">
</dataflow>
<dataflow id="5092" from="bias_V_addr_19" to="bias_V_load_20_req" fromId="721" toId="838">
</dataflow>
<dataflow id="5093" from="StgValue_4007" to="bias_V_load_20_req" fromId="4007" toId="838">
</dataflow>
<dataflow id="5094" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_21_req" fromId="3386" toId="839">
</dataflow>
<dataflow id="5095" from="bias_V_addr_20" to="bias_V_load_21_req" fromId="748" toId="839">
</dataflow>
<dataflow id="5096" from="StgValue_4007" to="bias_V_load_21_req" fromId="4007" toId="839">
</dataflow>
<dataflow id="5097" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_22_req" fromId="3386" toId="840">
</dataflow>
<dataflow id="5098" from="bias_V_addr_21" to="bias_V_load_22_req" fromId="775" toId="840">
</dataflow>
<dataflow id="5099" from="StgValue_4007" to="bias_V_load_22_req" fromId="4007" toId="840">
</dataflow>
<dataflow id="5100" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_23_req" fromId="3386" toId="841">
</dataflow>
<dataflow id="5101" from="bias_V_addr_22" to="bias_V_load_23_req" fromId="801" toId="841">
</dataflow>
<dataflow id="5102" from="StgValue_4007" to="bias_V_load_23_req" fromId="4007" toId="841">
</dataflow>
<dataflow id="5103" from="temp_V_addr_23" to="temp_V_load_22" fromId="822" toId="842">
</dataflow>
<dataflow id="5104" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_24_req" fromId="3386" toId="843">
</dataflow>
<dataflow id="5105" from="bias_V_addr_23" to="bias_V_load_24_req" fromId="826" toId="843">
</dataflow>
<dataflow id="5106" from="StgValue_4007" to="bias_V_load_24_req" fromId="4007" toId="843">
</dataflow>
<dataflow id="5107" from="select_ln75_10" to="add_ln92_36" fromId="291" toId="844">
</dataflow>
<dataflow id="5108" from="zext_ln89_1" to="add_ln92_36" fromId="751" toId="844">
</dataflow>
<dataflow id="5109" from="add_ln92_36" to="zext_ln97_17" fromId="844" toId="845">
</dataflow>
<dataflow id="5110" from="temp_V" to="temp_V_addr_24" fromId="104" toId="846">
</dataflow>
<dataflow id="5111" from="StgValue_3531" to="temp_V_addr_24" fromId="3531" toId="846">
</dataflow>
<dataflow id="5112" from="zext_ln97_17" to="temp_V_addr_24" fromId="845" toId="846">
</dataflow>
<dataflow id="5113" from="temp_V_addr_24" to="temp_V_load_23" fromId="846" toId="847">
</dataflow>
<dataflow id="5114" from="zext_ln103_28" to="add_ln1117_23" fromId="828" toId="848">
</dataflow>
<dataflow id="5115" from="sext_ln203" to="add_ln1117_23" fromId="128" toId="848">
</dataflow>
<dataflow id="5116" from="add_ln1117_23" to="sext_ln1117_96" fromId="848" toId="849">
</dataflow>
<dataflow id="5117" from="input_V" to="bias_V_addr_24" fromId="3373" toId="850">
</dataflow>
<dataflow id="5118" from="sext_ln1117_96" to="bias_V_addr_24" fromId="849" toId="850">
</dataflow>
<dataflow id="5120" from="StgValue_5119" to="add_ln103_18" fromId="5119" toId="851">
</dataflow>
<dataflow id="5121" from="select_ln103_3" to="add_ln103_18" fromId="207" toId="851">
</dataflow>
<dataflow id="5122" from="add_ln103_18" to="zext_ln103_29" fromId="851" toId="852">
</dataflow>
<dataflow id="5123" from="add_ln703_125" to="sum_3_1_1_2" fromId="833" toId="853">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5124" from="br_ln99" to="sum_3_1_1_2" fromId="834" toId="853">
</dataflow>
<dataflow id="5125" from="add_ln703_124" to="sum_3_1_1_2" fromId="809" toId="853">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5126" from="br_ln91" to="sum_3_1_1_2" fromId="810" toId="853">
</dataflow>
<dataflow id="5127" from="and_ln91_2" to="br_ln91" fromId="419" toId="854">
</dataflow>
<dataflow id="5128" from="temp_V_load_15" to="sext_ln1117_15" fromId="662" toId="855">
</dataflow>
<dataflow id="5129" from="bias_V_addr_16_read" to="sext_ln1118_126" fromId="835" toId="856">
</dataflow>
<dataflow id="5130" from="sext_ln1118_126" to="mul_ln1118_126" fromId="856" toId="857">
</dataflow>
<dataflow id="5131" from="sext_ln1117_15" to="mul_ln1118_126" fromId="855" toId="857">
</dataflow>
<dataflow id="5132" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_14" fromId="4311" toId="858">
</dataflow>
<dataflow id="5133" from="mul_ln1118_126" to="trunc_ln708_14" fromId="857" toId="858">
</dataflow>
<dataflow id="5134" from="StgValue_4314" to="trunc_ln708_14" fromId="4314" toId="858">
</dataflow>
<dataflow id="5135" from="StgValue_4316" to="trunc_ln708_14" fromId="4316" toId="858">
</dataflow>
<dataflow id="5136" from="trunc_ln708_14" to="add_ln703_126" fromId="858" toId="859">
</dataflow>
<dataflow id="5137" from="sum_3_1_1_2" to="add_ln703_126" fromId="853" toId="859">
</dataflow>
<dataflow id="5138" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_17_read" fromId="3508" toId="861">
</dataflow>
<dataflow id="5139" from="bias_V_addr_17" to="bias_V_addr_17_read" fromId="669" toId="861">
</dataflow>
<dataflow id="5140" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_19_req" fromId="3386" toId="862">
</dataflow>
<dataflow id="5141" from="bias_V_addr_18" to="bias_V_load_19_req" fromId="694" toId="862">
</dataflow>
<dataflow id="5142" from="StgValue_4007" to="bias_V_load_19_req" fromId="4007" toId="862">
</dataflow>
<dataflow id="5143" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_20_req" fromId="3386" toId="863">
</dataflow>
<dataflow id="5144" from="bias_V_addr_19" to="bias_V_load_20_req" fromId="721" toId="863">
</dataflow>
<dataflow id="5145" from="StgValue_4007" to="bias_V_load_20_req" fromId="4007" toId="863">
</dataflow>
<dataflow id="5146" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_21_req" fromId="3386" toId="864">
</dataflow>
<dataflow id="5147" from="bias_V_addr_20" to="bias_V_load_21_req" fromId="748" toId="864">
</dataflow>
<dataflow id="5148" from="StgValue_4007" to="bias_V_load_21_req" fromId="4007" toId="864">
</dataflow>
<dataflow id="5149" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_22_req" fromId="3386" toId="865">
</dataflow>
<dataflow id="5150" from="bias_V_addr_21" to="bias_V_load_22_req" fromId="775" toId="865">
</dataflow>
<dataflow id="5151" from="StgValue_4007" to="bias_V_load_22_req" fromId="4007" toId="865">
</dataflow>
<dataflow id="5152" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_23_req" fromId="3386" toId="866">
</dataflow>
<dataflow id="5153" from="bias_V_addr_22" to="bias_V_load_23_req" fromId="801" toId="866">
</dataflow>
<dataflow id="5154" from="StgValue_4007" to="bias_V_load_23_req" fromId="4007" toId="866">
</dataflow>
<dataflow id="5155" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_24_req" fromId="3386" toId="867">
</dataflow>
<dataflow id="5156" from="bias_V_addr_23" to="bias_V_load_24_req" fromId="826" toId="867">
</dataflow>
<dataflow id="5157" from="StgValue_4007" to="bias_V_load_24_req" fromId="4007" toId="867">
</dataflow>
<dataflow id="5158" from="temp_V_addr_24" to="temp_V_load_23" fromId="846" toId="868">
</dataflow>
<dataflow id="5159" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_25_req" fromId="3386" toId="869">
</dataflow>
<dataflow id="5160" from="bias_V_addr_24" to="bias_V_load_25_req" fromId="850" toId="869">
</dataflow>
<dataflow id="5161" from="StgValue_4007" to="bias_V_load_25_req" fromId="4007" toId="869">
</dataflow>
<dataflow id="5162" from="select_ln75_11" to="add_ln92_38" fromId="293" toId="870">
</dataflow>
<dataflow id="5163" from="sext_ln89_1" to="add_ln92_38" fromId="697" toId="870">
</dataflow>
<dataflow id="5164" from="add_ln92_38" to="zext_ln97_18" fromId="870" toId="871">
</dataflow>
<dataflow id="5165" from="temp_V" to="temp_V_addr_25" fromId="104" toId="872">
</dataflow>
<dataflow id="5166" from="StgValue_3531" to="temp_V_addr_25" fromId="3531" toId="872">
</dataflow>
<dataflow id="5167" from="zext_ln97_18" to="temp_V_addr_25" fromId="871" toId="872">
</dataflow>
<dataflow id="5168" from="temp_V_addr_25" to="temp_V_load_24" fromId="872" toId="873">
</dataflow>
<dataflow id="5169" from="zext_ln103_29" to="add_ln1117_24" fromId="852" toId="874">
</dataflow>
<dataflow id="5170" from="sext_ln203" to="add_ln1117_24" fromId="128" toId="874">
</dataflow>
<dataflow id="5171" from="add_ln1117_24" to="sext_ln1117_97" fromId="874" toId="875">
</dataflow>
<dataflow id="5172" from="input_V" to="bias_V_addr_25" fromId="3373" toId="876">
</dataflow>
<dataflow id="5173" from="sext_ln1117_97" to="bias_V_addr_25" fromId="875" toId="876">
</dataflow>
<dataflow id="5175" from="StgValue_5174" to="add_ln103_19" fromId="5174" toId="877">
</dataflow>
<dataflow id="5176" from="select_ln103_3" to="add_ln103_19" fromId="207" toId="877">
</dataflow>
<dataflow id="5177" from="add_ln103_19" to="zext_ln103_30" fromId="877" toId="878">
</dataflow>
<dataflow id="5178" from="add_ln703_126" to="sum_3_1_2_0" fromId="859" toId="879">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5179" from="br_ln99" to="sum_3_1_2_0" fromId="860" toId="879">
</dataflow>
<dataflow id="5180" from="sum_3_1_1_2" to="sum_3_1_2_0" fromId="853" toId="879">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5181" from="br_ln91" to="sum_3_1_2_0" fromId="854" toId="879">
</dataflow>
<dataflow id="5182" from="select_ln75_4" to="br_ln91" fromId="275" toId="880">
</dataflow>
<dataflow id="5183" from="temp_V_load_16" to="sext_ln1117_16" fromId="687" toId="881">
</dataflow>
<dataflow id="5184" from="bias_V_addr_17_read" to="sext_ln1118_127" fromId="861" toId="882">
</dataflow>
<dataflow id="5185" from="sext_ln1118_127" to="mul_ln1118_127" fromId="882" toId="883">
</dataflow>
<dataflow id="5186" from="sext_ln1117_16" to="mul_ln1118_127" fromId="881" toId="883">
</dataflow>
<dataflow id="5187" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_15" fromId="4311" toId="884">
</dataflow>
<dataflow id="5188" from="mul_ln1118_127" to="trunc_ln708_15" fromId="883" toId="884">
</dataflow>
<dataflow id="5189" from="StgValue_4314" to="trunc_ln708_15" fromId="4314" toId="884">
</dataflow>
<dataflow id="5190" from="StgValue_4316" to="trunc_ln708_15" fromId="4316" toId="884">
</dataflow>
<dataflow id="5191" from="trunc_ln708_15" to="add_ln703_127" fromId="884" toId="885">
</dataflow>
<dataflow id="5192" from="sum_3_1_2_0" to="add_ln703_127" fromId="879" toId="885">
</dataflow>
<dataflow id="5193" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_18_read" fromId="3508" toId="887">
</dataflow>
<dataflow id="5194" from="bias_V_addr_18" to="bias_V_addr_18_read" fromId="694" toId="887">
</dataflow>
<dataflow id="5195" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_20_req" fromId="3386" toId="888">
</dataflow>
<dataflow id="5196" from="bias_V_addr_19" to="bias_V_load_20_req" fromId="721" toId="888">
</dataflow>
<dataflow id="5197" from="StgValue_4007" to="bias_V_load_20_req" fromId="4007" toId="888">
</dataflow>
<dataflow id="5198" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_21_req" fromId="3386" toId="889">
</dataflow>
<dataflow id="5199" from="bias_V_addr_20" to="bias_V_load_21_req" fromId="748" toId="889">
</dataflow>
<dataflow id="5200" from="StgValue_4007" to="bias_V_load_21_req" fromId="4007" toId="889">
</dataflow>
<dataflow id="5201" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_22_req" fromId="3386" toId="890">
</dataflow>
<dataflow id="5202" from="bias_V_addr_21" to="bias_V_load_22_req" fromId="775" toId="890">
</dataflow>
<dataflow id="5203" from="StgValue_4007" to="bias_V_load_22_req" fromId="4007" toId="890">
</dataflow>
<dataflow id="5204" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_23_req" fromId="3386" toId="891">
</dataflow>
<dataflow id="5205" from="bias_V_addr_22" to="bias_V_load_23_req" fromId="801" toId="891">
</dataflow>
<dataflow id="5206" from="StgValue_4007" to="bias_V_load_23_req" fromId="4007" toId="891">
</dataflow>
<dataflow id="5207" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_24_req" fromId="3386" toId="892">
</dataflow>
<dataflow id="5208" from="bias_V_addr_23" to="bias_V_load_24_req" fromId="826" toId="892">
</dataflow>
<dataflow id="5209" from="StgValue_4007" to="bias_V_load_24_req" fromId="4007" toId="892">
</dataflow>
<dataflow id="5210" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_25_req" fromId="3386" toId="893">
</dataflow>
<dataflow id="5211" from="bias_V_addr_24" to="bias_V_load_25_req" fromId="850" toId="893">
</dataflow>
<dataflow id="5212" from="StgValue_4007" to="bias_V_load_25_req" fromId="4007" toId="893">
</dataflow>
<dataflow id="5213" from="temp_V_addr_25" to="temp_V_load_24" fromId="872" toId="894">
</dataflow>
<dataflow id="5214" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_26_req" fromId="3386" toId="895">
</dataflow>
<dataflow id="5215" from="bias_V_addr_25" to="bias_V_load_26_req" fromId="876" toId="895">
</dataflow>
<dataflow id="5216" from="StgValue_4007" to="bias_V_load_26_req" fromId="4007" toId="895">
</dataflow>
<dataflow id="5217" from="select_ln75_11" to="add_ln92_40" fromId="293" toId="896">
</dataflow>
<dataflow id="5218" from="zext_ln77_1" to="add_ln92_40" fromId="724" toId="896">
</dataflow>
<dataflow id="5219" from="add_ln92_40" to="zext_ln97_19" fromId="896" toId="897">
</dataflow>
<dataflow id="5220" from="temp_V" to="temp_V_addr_26" fromId="104" toId="898">
</dataflow>
<dataflow id="5221" from="StgValue_3531" to="temp_V_addr_26" fromId="3531" toId="898">
</dataflow>
<dataflow id="5222" from="zext_ln97_19" to="temp_V_addr_26" fromId="897" toId="898">
</dataflow>
<dataflow id="5223" from="temp_V_addr_26" to="temp_V_load_25" fromId="898" toId="899">
</dataflow>
<dataflow id="5224" from="zext_ln103_30" to="add_ln1117_25" fromId="878" toId="900">
</dataflow>
<dataflow id="5225" from="sext_ln203" to="add_ln1117_25" fromId="128" toId="900">
</dataflow>
<dataflow id="5226" from="add_ln1117_25" to="sext_ln1117_98" fromId="900" toId="901">
</dataflow>
<dataflow id="5227" from="input_V" to="bias_V_addr_26" fromId="3373" toId="902">
</dataflow>
<dataflow id="5228" from="sext_ln1117_98" to="bias_V_addr_26" fromId="901" toId="902">
</dataflow>
<dataflow id="5230" from="StgValue_5229" to="add_ln103_20" fromId="5229" toId="903">
</dataflow>
<dataflow id="5231" from="select_ln103_3" to="add_ln103_20" fromId="207" toId="903">
</dataflow>
<dataflow id="5232" from="add_ln103_20" to="zext_ln103_31" fromId="903" toId="904">
</dataflow>
<dataflow id="5233" from="add_ln703_127" to="sum_3_1_2_1" fromId="885" toId="905">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5234" from="br_ln99" to="sum_3_1_2_1" fromId="886" toId="905">
</dataflow>
<dataflow id="5235" from="sum_3_1_2_0" to="sum_3_1_2_1" fromId="879" toId="905">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5236" from="br_ln91" to="sum_3_1_2_1" fromId="880" toId="905">
</dataflow>
<dataflow id="5237" from="and_ln91_3" to="br_ln91" fromId="458" toId="906">
</dataflow>
<dataflow id="5238" from="temp_V_load_17" to="sext_ln1117_17" fromId="713" toId="907">
</dataflow>
<dataflow id="5239" from="bias_V_addr_18_read" to="sext_ln1118_128" fromId="887" toId="908">
</dataflow>
<dataflow id="5240" from="sext_ln1118_128" to="mul_ln1118_128" fromId="908" toId="909">
</dataflow>
<dataflow id="5241" from="sext_ln1117_17" to="mul_ln1118_128" fromId="907" toId="909">
</dataflow>
<dataflow id="5242" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_16" fromId="4311" toId="910">
</dataflow>
<dataflow id="5243" from="mul_ln1118_128" to="trunc_ln708_16" fromId="909" toId="910">
</dataflow>
<dataflow id="5244" from="StgValue_4314" to="trunc_ln708_16" fromId="4314" toId="910">
</dataflow>
<dataflow id="5245" from="StgValue_4316" to="trunc_ln708_16" fromId="4316" toId="910">
</dataflow>
<dataflow id="5246" from="trunc_ln708_16" to="add_ln703_128" fromId="910" toId="911">
</dataflow>
<dataflow id="5247" from="sum_3_1_2_1" to="add_ln703_128" fromId="905" toId="911">
</dataflow>
<dataflow id="5248" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_19_read" fromId="3508" toId="913">
</dataflow>
<dataflow id="5249" from="bias_V_addr_19" to="bias_V_addr_19_read" fromId="721" toId="913">
</dataflow>
<dataflow id="5250" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_21_req" fromId="3386" toId="914">
</dataflow>
<dataflow id="5251" from="bias_V_addr_20" to="bias_V_load_21_req" fromId="748" toId="914">
</dataflow>
<dataflow id="5252" from="StgValue_4007" to="bias_V_load_21_req" fromId="4007" toId="914">
</dataflow>
<dataflow id="5253" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_22_req" fromId="3386" toId="915">
</dataflow>
<dataflow id="5254" from="bias_V_addr_21" to="bias_V_load_22_req" fromId="775" toId="915">
</dataflow>
<dataflow id="5255" from="StgValue_4007" to="bias_V_load_22_req" fromId="4007" toId="915">
</dataflow>
<dataflow id="5256" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_23_req" fromId="3386" toId="916">
</dataflow>
<dataflow id="5257" from="bias_V_addr_22" to="bias_V_load_23_req" fromId="801" toId="916">
</dataflow>
<dataflow id="5258" from="StgValue_4007" to="bias_V_load_23_req" fromId="4007" toId="916">
</dataflow>
<dataflow id="5259" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_24_req" fromId="3386" toId="917">
</dataflow>
<dataflow id="5260" from="bias_V_addr_23" to="bias_V_load_24_req" fromId="826" toId="917">
</dataflow>
<dataflow id="5261" from="StgValue_4007" to="bias_V_load_24_req" fromId="4007" toId="917">
</dataflow>
<dataflow id="5262" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_25_req" fromId="3386" toId="918">
</dataflow>
<dataflow id="5263" from="bias_V_addr_24" to="bias_V_load_25_req" fromId="850" toId="918">
</dataflow>
<dataflow id="5264" from="StgValue_4007" to="bias_V_load_25_req" fromId="4007" toId="918">
</dataflow>
<dataflow id="5265" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_26_req" fromId="3386" toId="919">
</dataflow>
<dataflow id="5266" from="bias_V_addr_25" to="bias_V_load_26_req" fromId="876" toId="919">
</dataflow>
<dataflow id="5267" from="StgValue_4007" to="bias_V_load_26_req" fromId="4007" toId="919">
</dataflow>
<dataflow id="5268" from="temp_V_addr_26" to="temp_V_load_25" fromId="898" toId="920">
</dataflow>
<dataflow id="5269" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_27_req" fromId="3386" toId="921">
</dataflow>
<dataflow id="5270" from="bias_V_addr_26" to="bias_V_load_27_req" fromId="902" toId="921">
</dataflow>
<dataflow id="5271" from="StgValue_4007" to="bias_V_load_27_req" fromId="4007" toId="921">
</dataflow>
<dataflow id="5272" from="select_ln75_11" to="add_ln92_42" fromId="293" toId="922">
</dataflow>
<dataflow id="5273" from="zext_ln89_1" to="add_ln92_42" fromId="751" toId="922">
</dataflow>
<dataflow id="5274" from="add_ln92_42" to="zext_ln97_20" fromId="922" toId="923">
</dataflow>
<dataflow id="5275" from="temp_V" to="temp_V_addr_27" fromId="104" toId="924">
</dataflow>
<dataflow id="5276" from="StgValue_3531" to="temp_V_addr_27" fromId="3531" toId="924">
</dataflow>
<dataflow id="5277" from="zext_ln97_20" to="temp_V_addr_27" fromId="923" toId="924">
</dataflow>
<dataflow id="5278" from="temp_V_addr_27" to="temp_V_load_26" fromId="924" toId="925">
</dataflow>
<dataflow id="5279" from="zext_ln103_31" to="add_ln1117_26" fromId="904" toId="926">
</dataflow>
<dataflow id="5280" from="sext_ln203" to="add_ln1117_26" fromId="128" toId="926">
</dataflow>
<dataflow id="5281" from="add_ln1117_26" to="sext_ln1117_99" fromId="926" toId="927">
</dataflow>
<dataflow id="5282" from="input_V" to="bias_V_addr_27" fromId="3373" toId="928">
</dataflow>
<dataflow id="5283" from="sext_ln1117_99" to="bias_V_addr_27" fromId="927" toId="928">
</dataflow>
<dataflow id="5285" from="StgValue_5284" to="add_ln103_21" fromId="5284" toId="929">
</dataflow>
<dataflow id="5286" from="select_ln103_3" to="add_ln103_21" fromId="207" toId="929">
</dataflow>
<dataflow id="5287" from="add_ln103_21" to="zext_ln103_32" fromId="929" toId="930">
</dataflow>
<dataflow id="5288" from="add_ln703_128" to="sum_3_1_2_2" fromId="911" toId="931">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5289" from="br_ln99" to="sum_3_1_2_2" fromId="912" toId="931">
</dataflow>
<dataflow id="5290" from="sum_3_1_2_1" to="sum_3_1_2_2" fromId="905" toId="931">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5291" from="br_ln91" to="sum_3_1_2_2" fromId="906" toId="931">
</dataflow>
<dataflow id="5292" from="and_ln91" to="br_ln91" fromId="325" toId="932">
</dataflow>
<dataflow id="5293" from="temp_V_load_18" to="sext_ln1117_18" fromId="740" toId="933">
</dataflow>
<dataflow id="5294" from="bias_V_addr_19_read" to="sext_ln1118_129" fromId="913" toId="934">
</dataflow>
<dataflow id="5295" from="sext_ln1118_129" to="mul_ln1118_129" fromId="934" toId="935">
</dataflow>
<dataflow id="5296" from="sext_ln1117_18" to="mul_ln1118_129" fromId="933" toId="935">
</dataflow>
<dataflow id="5297" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_17" fromId="4311" toId="936">
</dataflow>
<dataflow id="5298" from="mul_ln1118_129" to="trunc_ln708_17" fromId="935" toId="936">
</dataflow>
<dataflow id="5299" from="StgValue_4314" to="trunc_ln708_17" fromId="4314" toId="936">
</dataflow>
<dataflow id="5300" from="StgValue_4316" to="trunc_ln708_17" fromId="4316" toId="936">
</dataflow>
<dataflow id="5301" from="trunc_ln708_17" to="add_ln703_129" fromId="936" toId="937">
</dataflow>
<dataflow id="5302" from="sum_3_1_2_2" to="add_ln703_129" fromId="931" toId="937">
</dataflow>
<dataflow id="5303" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_20_read" fromId="3508" toId="939">
</dataflow>
<dataflow id="5304" from="bias_V_addr_20" to="bias_V_addr_20_read" fromId="748" toId="939">
</dataflow>
<dataflow id="5305" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_22_req" fromId="3386" toId="940">
</dataflow>
<dataflow id="5306" from="bias_V_addr_21" to="bias_V_load_22_req" fromId="775" toId="940">
</dataflow>
<dataflow id="5307" from="StgValue_4007" to="bias_V_load_22_req" fromId="4007" toId="940">
</dataflow>
<dataflow id="5308" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_23_req" fromId="3386" toId="941">
</dataflow>
<dataflow id="5309" from="bias_V_addr_22" to="bias_V_load_23_req" fromId="801" toId="941">
</dataflow>
<dataflow id="5310" from="StgValue_4007" to="bias_V_load_23_req" fromId="4007" toId="941">
</dataflow>
<dataflow id="5311" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_24_req" fromId="3386" toId="942">
</dataflow>
<dataflow id="5312" from="bias_V_addr_23" to="bias_V_load_24_req" fromId="826" toId="942">
</dataflow>
<dataflow id="5313" from="StgValue_4007" to="bias_V_load_24_req" fromId="4007" toId="942">
</dataflow>
<dataflow id="5314" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_25_req" fromId="3386" toId="943">
</dataflow>
<dataflow id="5315" from="bias_V_addr_24" to="bias_V_load_25_req" fromId="850" toId="943">
</dataflow>
<dataflow id="5316" from="StgValue_4007" to="bias_V_load_25_req" fromId="4007" toId="943">
</dataflow>
<dataflow id="5317" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_26_req" fromId="3386" toId="944">
</dataflow>
<dataflow id="5318" from="bias_V_addr_25" to="bias_V_load_26_req" fromId="876" toId="944">
</dataflow>
<dataflow id="5319" from="StgValue_4007" to="bias_V_load_26_req" fromId="4007" toId="944">
</dataflow>
<dataflow id="5320" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_27_req" fromId="3386" toId="945">
</dataflow>
<dataflow id="5321" from="bias_V_addr_26" to="bias_V_load_27_req" fromId="902" toId="945">
</dataflow>
<dataflow id="5322" from="StgValue_4007" to="bias_V_load_27_req" fromId="4007" toId="945">
</dataflow>
<dataflow id="5323" from="temp_V_addr_27" to="temp_V_load_26" fromId="924" toId="946">
</dataflow>
<dataflow id="5324" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_28_req" fromId="3386" toId="947">
</dataflow>
<dataflow id="5325" from="bias_V_addr_27" to="bias_V_load_28_req" fromId="928" toId="947">
</dataflow>
<dataflow id="5326" from="StgValue_4007" to="bias_V_load_28_req" fromId="4007" toId="947">
</dataflow>
<dataflow id="5327" from="select_ln75_12" to="add_ln92_44" fromId="295" toId="948">
</dataflow>
<dataflow id="5328" from="sext_ln89_1" to="add_ln92_44" fromId="697" toId="948">
</dataflow>
<dataflow id="5329" from="add_ln92_44" to="zext_ln97_21" fromId="948" toId="949">
</dataflow>
<dataflow id="5330" from="temp_V" to="temp_V_addr_28" fromId="104" toId="950">
</dataflow>
<dataflow id="5331" from="StgValue_3531" to="temp_V_addr_28" fromId="3531" toId="950">
</dataflow>
<dataflow id="5332" from="zext_ln97_21" to="temp_V_addr_28" fromId="949" toId="950">
</dataflow>
<dataflow id="5333" from="temp_V_addr_28" to="temp_V_load_27" fromId="950" toId="951">
</dataflow>
<dataflow id="5334" from="zext_ln103_32" to="add_ln1117_27" fromId="930" toId="952">
</dataflow>
<dataflow id="5335" from="sext_ln203" to="add_ln1117_27" fromId="128" toId="952">
</dataflow>
<dataflow id="5336" from="add_ln1117_27" to="sext_ln1117_100" fromId="952" toId="953">
</dataflow>
<dataflow id="5337" from="input_V" to="bias_V_addr_28" fromId="3373" toId="954">
</dataflow>
<dataflow id="5338" from="sext_ln1117_100" to="bias_V_addr_28" fromId="953" toId="954">
</dataflow>
<dataflow id="5340" from="StgValue_5339" to="add_ln103_22" fromId="5339" toId="955">
</dataflow>
<dataflow id="5341" from="select_ln103_3" to="add_ln103_22" fromId="207" toId="955">
</dataflow>
<dataflow id="5342" from="add_ln103_22" to="zext_ln103_33" fromId="955" toId="956">
</dataflow>
<dataflow id="5343" from="add_ln703_129" to="sum_3_2_0_0" fromId="937" toId="957">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5344" from="br_ln99" to="sum_3_2_0_0" fromId="938" toId="957">
</dataflow>
<dataflow id="5345" from="sum_3_1_2_2" to="sum_3_2_0_0" fromId="931" toId="957">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5346" from="br_ln91" to="sum_3_2_0_0" fromId="932" toId="957">
</dataflow>
<dataflow id="5347" from="select_ln75_2" to="br_ln91" fromId="218" toId="958">
</dataflow>
<dataflow id="5348" from="temp_V_load_19" to="sext_ln1117_19" fromId="767" toId="959">
</dataflow>
<dataflow id="5349" from="bias_V_addr_20_read" to="sext_ln1118_130" fromId="939" toId="960">
</dataflow>
<dataflow id="5350" from="sext_ln1118_130" to="mul_ln1118_130" fromId="960" toId="961">
</dataflow>
<dataflow id="5351" from="sext_ln1117_19" to="mul_ln1118_130" fromId="959" toId="961">
</dataflow>
<dataflow id="5352" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_18" fromId="4311" toId="962">
</dataflow>
<dataflow id="5353" from="mul_ln1118_130" to="trunc_ln708_18" fromId="961" toId="962">
</dataflow>
<dataflow id="5354" from="StgValue_4314" to="trunc_ln708_18" fromId="4314" toId="962">
</dataflow>
<dataflow id="5355" from="StgValue_4316" to="trunc_ln708_18" fromId="4316" toId="962">
</dataflow>
<dataflow id="5356" from="trunc_ln708_18" to="add_ln703_130" fromId="962" toId="963">
</dataflow>
<dataflow id="5357" from="sum_3_2_0_0" to="add_ln703_130" fromId="957" toId="963">
</dataflow>
<dataflow id="5358" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_21_read" fromId="3508" toId="965">
</dataflow>
<dataflow id="5359" from="bias_V_addr_21" to="bias_V_addr_21_read" fromId="775" toId="965">
</dataflow>
<dataflow id="5360" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_23_req" fromId="3386" toId="966">
</dataflow>
<dataflow id="5361" from="bias_V_addr_22" to="bias_V_load_23_req" fromId="801" toId="966">
</dataflow>
<dataflow id="5362" from="StgValue_4007" to="bias_V_load_23_req" fromId="4007" toId="966">
</dataflow>
<dataflow id="5363" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_24_req" fromId="3386" toId="967">
</dataflow>
<dataflow id="5364" from="bias_V_addr_23" to="bias_V_load_24_req" fromId="826" toId="967">
</dataflow>
<dataflow id="5365" from="StgValue_4007" to="bias_V_load_24_req" fromId="4007" toId="967">
</dataflow>
<dataflow id="5366" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_25_req" fromId="3386" toId="968">
</dataflow>
<dataflow id="5367" from="bias_V_addr_24" to="bias_V_load_25_req" fromId="850" toId="968">
</dataflow>
<dataflow id="5368" from="StgValue_4007" to="bias_V_load_25_req" fromId="4007" toId="968">
</dataflow>
<dataflow id="5369" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_26_req" fromId="3386" toId="969">
</dataflow>
<dataflow id="5370" from="bias_V_addr_25" to="bias_V_load_26_req" fromId="876" toId="969">
</dataflow>
<dataflow id="5371" from="StgValue_4007" to="bias_V_load_26_req" fromId="4007" toId="969">
</dataflow>
<dataflow id="5372" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_27_req" fromId="3386" toId="970">
</dataflow>
<dataflow id="5373" from="bias_V_addr_26" to="bias_V_load_27_req" fromId="902" toId="970">
</dataflow>
<dataflow id="5374" from="StgValue_4007" to="bias_V_load_27_req" fromId="4007" toId="970">
</dataflow>
<dataflow id="5375" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_28_req" fromId="3386" toId="971">
</dataflow>
<dataflow id="5376" from="bias_V_addr_27" to="bias_V_load_28_req" fromId="928" toId="971">
</dataflow>
<dataflow id="5377" from="StgValue_4007" to="bias_V_load_28_req" fromId="4007" toId="971">
</dataflow>
<dataflow id="5378" from="temp_V_addr_28" to="temp_V_load_27" fromId="950" toId="972">
</dataflow>
<dataflow id="5379" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_29_req" fromId="3386" toId="973">
</dataflow>
<dataflow id="5380" from="bias_V_addr_28" to="bias_V_load_29_req" fromId="954" toId="973">
</dataflow>
<dataflow id="5381" from="StgValue_4007" to="bias_V_load_29_req" fromId="4007" toId="973">
</dataflow>
<dataflow id="5382" from="select_ln75_12" to="add_ln92_46" fromId="295" toId="974">
</dataflow>
<dataflow id="5383" from="zext_ln77_1" to="add_ln92_46" fromId="724" toId="974">
</dataflow>
<dataflow id="5384" from="add_ln92_46" to="zext_ln97_22" fromId="974" toId="975">
</dataflow>
<dataflow id="5385" from="temp_V" to="temp_V_addr_29" fromId="104" toId="976">
</dataflow>
<dataflow id="5386" from="StgValue_3531" to="temp_V_addr_29" fromId="3531" toId="976">
</dataflow>
<dataflow id="5387" from="zext_ln97_22" to="temp_V_addr_29" fromId="975" toId="976">
</dataflow>
<dataflow id="5388" from="temp_V_addr_29" to="temp_V_load_28" fromId="976" toId="977">
</dataflow>
<dataflow id="5389" from="zext_ln103_33" to="add_ln1117_28" fromId="956" toId="978">
</dataflow>
<dataflow id="5390" from="sext_ln203" to="add_ln1117_28" fromId="128" toId="978">
</dataflow>
<dataflow id="5391" from="add_ln1117_28" to="sext_ln1117_101" fromId="978" toId="979">
</dataflow>
<dataflow id="5392" from="input_V" to="bias_V_addr_29" fromId="3373" toId="980">
</dataflow>
<dataflow id="5393" from="sext_ln1117_101" to="bias_V_addr_29" fromId="979" toId="980">
</dataflow>
<dataflow id="5395" from="StgValue_5394" to="add_ln103_23" fromId="5394" toId="981">
</dataflow>
<dataflow id="5396" from="select_ln103_3" to="add_ln103_23" fromId="207" toId="981">
</dataflow>
<dataflow id="5397" from="add_ln103_23" to="zext_ln103_34" fromId="981" toId="982">
</dataflow>
<dataflow id="5398" from="add_ln703_130" to="sum_3_2_0_1" fromId="963" toId="983">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5399" from="br_ln99" to="sum_3_2_0_1" fromId="964" toId="983">
</dataflow>
<dataflow id="5400" from="sum_3_2_0_0" to="sum_3_2_0_1" fromId="957" toId="983">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5401" from="br_ln91" to="sum_3_2_0_1" fromId="958" toId="983">
</dataflow>
<dataflow id="5402" from="and_ln91_1" to="br_ln91" fromId="355" toId="984">
</dataflow>
<dataflow id="5403" from="temp_V_load_20" to="sext_ln1117_20" fromId="793" toId="985">
</dataflow>
<dataflow id="5404" from="bias_V_addr_21_read" to="sext_ln1118_131" fromId="965" toId="986">
</dataflow>
<dataflow id="5405" from="sext_ln1118_131" to="mul_ln1118_131" fromId="986" toId="987">
</dataflow>
<dataflow id="5406" from="sext_ln1117_20" to="mul_ln1118_131" fromId="985" toId="987">
</dataflow>
<dataflow id="5407" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_19" fromId="4311" toId="988">
</dataflow>
<dataflow id="5408" from="mul_ln1118_131" to="trunc_ln708_19" fromId="987" toId="988">
</dataflow>
<dataflow id="5409" from="StgValue_4314" to="trunc_ln708_19" fromId="4314" toId="988">
</dataflow>
<dataflow id="5410" from="StgValue_4316" to="trunc_ln708_19" fromId="4316" toId="988">
</dataflow>
<dataflow id="5411" from="trunc_ln708_19" to="add_ln703_131" fromId="988" toId="989">
</dataflow>
<dataflow id="5412" from="sum_3_2_0_1" to="add_ln703_131" fromId="983" toId="989">
</dataflow>
<dataflow id="5413" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_22_read" fromId="3508" toId="991">
</dataflow>
<dataflow id="5414" from="bias_V_addr_22" to="bias_V_addr_22_read" fromId="801" toId="991">
</dataflow>
<dataflow id="5415" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_24_req" fromId="3386" toId="992">
</dataflow>
<dataflow id="5416" from="bias_V_addr_23" to="bias_V_load_24_req" fromId="826" toId="992">
</dataflow>
<dataflow id="5417" from="StgValue_4007" to="bias_V_load_24_req" fromId="4007" toId="992">
</dataflow>
<dataflow id="5418" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_25_req" fromId="3386" toId="993">
</dataflow>
<dataflow id="5419" from="bias_V_addr_24" to="bias_V_load_25_req" fromId="850" toId="993">
</dataflow>
<dataflow id="5420" from="StgValue_4007" to="bias_V_load_25_req" fromId="4007" toId="993">
</dataflow>
<dataflow id="5421" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_26_req" fromId="3386" toId="994">
</dataflow>
<dataflow id="5422" from="bias_V_addr_25" to="bias_V_load_26_req" fromId="876" toId="994">
</dataflow>
<dataflow id="5423" from="StgValue_4007" to="bias_V_load_26_req" fromId="4007" toId="994">
</dataflow>
<dataflow id="5424" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_27_req" fromId="3386" toId="995">
</dataflow>
<dataflow id="5425" from="bias_V_addr_26" to="bias_V_load_27_req" fromId="902" toId="995">
</dataflow>
<dataflow id="5426" from="StgValue_4007" to="bias_V_load_27_req" fromId="4007" toId="995">
</dataflow>
<dataflow id="5427" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_28_req" fromId="3386" toId="996">
</dataflow>
<dataflow id="5428" from="bias_V_addr_27" to="bias_V_load_28_req" fromId="928" toId="996">
</dataflow>
<dataflow id="5429" from="StgValue_4007" to="bias_V_load_28_req" fromId="4007" toId="996">
</dataflow>
<dataflow id="5430" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_29_req" fromId="3386" toId="997">
</dataflow>
<dataflow id="5431" from="bias_V_addr_28" to="bias_V_load_29_req" fromId="954" toId="997">
</dataflow>
<dataflow id="5432" from="StgValue_4007" to="bias_V_load_29_req" fromId="4007" toId="997">
</dataflow>
<dataflow id="5433" from="temp_V_addr_29" to="temp_V_load_28" fromId="976" toId="998">
</dataflow>
<dataflow id="5434" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_30_req" fromId="3386" toId="999">
</dataflow>
<dataflow id="5435" from="bias_V_addr_29" to="bias_V_load_30_req" fromId="980" toId="999">
</dataflow>
<dataflow id="5436" from="StgValue_4007" to="bias_V_load_30_req" fromId="4007" toId="999">
</dataflow>
<dataflow id="5437" from="select_ln75_12" to="add_ln92_48" fromId="295" toId="1000">
</dataflow>
<dataflow id="5438" from="zext_ln89_1" to="add_ln92_48" fromId="751" toId="1000">
</dataflow>
<dataflow id="5439" from="add_ln92_48" to="zext_ln97_23" fromId="1000" toId="1001">
</dataflow>
<dataflow id="5440" from="temp_V" to="temp_V_addr_30" fromId="104" toId="1002">
</dataflow>
<dataflow id="5441" from="StgValue_3531" to="temp_V_addr_30" fromId="3531" toId="1002">
</dataflow>
<dataflow id="5442" from="zext_ln97_23" to="temp_V_addr_30" fromId="1001" toId="1002">
</dataflow>
<dataflow id="5443" from="temp_V_addr_30" to="temp_V_load_29" fromId="1002" toId="1003">
</dataflow>
<dataflow id="5444" from="zext_ln103_34" to="add_ln1117_29" fromId="982" toId="1004">
</dataflow>
<dataflow id="5445" from="sext_ln203" to="add_ln1117_29" fromId="128" toId="1004">
</dataflow>
<dataflow id="5446" from="add_ln1117_29" to="sext_ln1117_102" fromId="1004" toId="1005">
</dataflow>
<dataflow id="5447" from="input_V" to="bias_V_addr_30" fromId="3373" toId="1006">
</dataflow>
<dataflow id="5448" from="sext_ln1117_102" to="bias_V_addr_30" fromId="1005" toId="1006">
</dataflow>
<dataflow id="5450" from="StgValue_5449" to="add_ln103_24" fromId="5449" toId="1007">
</dataflow>
<dataflow id="5451" from="select_ln103_3" to="add_ln103_24" fromId="207" toId="1007">
</dataflow>
<dataflow id="5452" from="add_ln103_24" to="zext_ln103_35" fromId="1007" toId="1008">
</dataflow>
<dataflow id="5453" from="add_ln703_131" to="sum_3_2_0_2" fromId="989" toId="1009">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5454" from="br_ln99" to="sum_3_2_0_2" fromId="990" toId="1009">
</dataflow>
<dataflow id="5455" from="sum_3_2_0_1" to="sum_3_2_0_2" fromId="983" toId="1009">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5456" from="br_ln91" to="sum_3_2_0_2" fromId="984" toId="1009">
</dataflow>
<dataflow id="5457" from="icmp_ln91_1" to="br_ln91" fromId="324" toId="1010">
</dataflow>
<dataflow id="5458" from="temp_V_load_21" to="sext_ln1117_21" fromId="818" toId="1011">
</dataflow>
<dataflow id="5459" from="bias_V_addr_22_read" to="sext_ln1118_132" fromId="991" toId="1012">
</dataflow>
<dataflow id="5460" from="sext_ln1118_132" to="mul_ln1118_132" fromId="1012" toId="1013">
</dataflow>
<dataflow id="5461" from="sext_ln1117_21" to="mul_ln1118_132" fromId="1011" toId="1013">
</dataflow>
<dataflow id="5462" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_20" fromId="4311" toId="1014">
</dataflow>
<dataflow id="5463" from="mul_ln1118_132" to="trunc_ln708_20" fromId="1013" toId="1014">
</dataflow>
<dataflow id="5464" from="StgValue_4314" to="trunc_ln708_20" fromId="4314" toId="1014">
</dataflow>
<dataflow id="5465" from="StgValue_4316" to="trunc_ln708_20" fromId="4316" toId="1014">
</dataflow>
<dataflow id="5466" from="trunc_ln708_20" to="add_ln703_132" fromId="1014" toId="1015">
</dataflow>
<dataflow id="5467" from="sum_3_2_0_2" to="add_ln703_132" fromId="1009" toId="1015">
</dataflow>
<dataflow id="5468" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_23_read" fromId="3508" toId="1017">
</dataflow>
<dataflow id="5469" from="bias_V_addr_23" to="bias_V_addr_23_read" fromId="826" toId="1017">
</dataflow>
<dataflow id="5470" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_25_req" fromId="3386" toId="1018">
</dataflow>
<dataflow id="5471" from="bias_V_addr_24" to="bias_V_load_25_req" fromId="850" toId="1018">
</dataflow>
<dataflow id="5472" from="StgValue_4007" to="bias_V_load_25_req" fromId="4007" toId="1018">
</dataflow>
<dataflow id="5473" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_26_req" fromId="3386" toId="1019">
</dataflow>
<dataflow id="5474" from="bias_V_addr_25" to="bias_V_load_26_req" fromId="876" toId="1019">
</dataflow>
<dataflow id="5475" from="StgValue_4007" to="bias_V_load_26_req" fromId="4007" toId="1019">
</dataflow>
<dataflow id="5476" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_27_req" fromId="3386" toId="1020">
</dataflow>
<dataflow id="5477" from="bias_V_addr_26" to="bias_V_load_27_req" fromId="902" toId="1020">
</dataflow>
<dataflow id="5478" from="StgValue_4007" to="bias_V_load_27_req" fromId="4007" toId="1020">
</dataflow>
<dataflow id="5479" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_28_req" fromId="3386" toId="1021">
</dataflow>
<dataflow id="5480" from="bias_V_addr_27" to="bias_V_load_28_req" fromId="928" toId="1021">
</dataflow>
<dataflow id="5481" from="StgValue_4007" to="bias_V_load_28_req" fromId="4007" toId="1021">
</dataflow>
<dataflow id="5482" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_29_req" fromId="3386" toId="1022">
</dataflow>
<dataflow id="5483" from="bias_V_addr_28" to="bias_V_load_29_req" fromId="954" toId="1022">
</dataflow>
<dataflow id="5484" from="StgValue_4007" to="bias_V_load_29_req" fromId="4007" toId="1022">
</dataflow>
<dataflow id="5485" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_30_req" fromId="3386" toId="1023">
</dataflow>
<dataflow id="5486" from="bias_V_addr_29" to="bias_V_load_30_req" fromId="980" toId="1023">
</dataflow>
<dataflow id="5487" from="StgValue_4007" to="bias_V_load_30_req" fromId="4007" toId="1023">
</dataflow>
<dataflow id="5488" from="temp_V_addr_30" to="temp_V_load_29" fromId="1002" toId="1024">
</dataflow>
<dataflow id="5489" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_31_req" fromId="3386" toId="1025">
</dataflow>
<dataflow id="5490" from="bias_V_addr_30" to="bias_V_load_31_req" fromId="1006" toId="1025">
</dataflow>
<dataflow id="5491" from="StgValue_4007" to="bias_V_load_31_req" fromId="4007" toId="1025">
</dataflow>
<dataflow id="5492" from="select_ln75_13" to="add_ln92_50" fromId="296" toId="1026">
</dataflow>
<dataflow id="5493" from="sext_ln89_1" to="add_ln92_50" fromId="697" toId="1026">
</dataflow>
<dataflow id="5494" from="add_ln92_50" to="zext_ln97_24" fromId="1026" toId="1027">
</dataflow>
<dataflow id="5495" from="temp_V" to="temp_V_addr_31" fromId="104" toId="1028">
</dataflow>
<dataflow id="5496" from="StgValue_3531" to="temp_V_addr_31" fromId="3531" toId="1028">
</dataflow>
<dataflow id="5497" from="zext_ln97_24" to="temp_V_addr_31" fromId="1027" toId="1028">
</dataflow>
<dataflow id="5498" from="temp_V_addr_31" to="temp_V_load_30" fromId="1028" toId="1029">
</dataflow>
<dataflow id="5499" from="zext_ln103_35" to="add_ln1117_30" fromId="1008" toId="1030">
</dataflow>
<dataflow id="5500" from="sext_ln203" to="add_ln1117_30" fromId="128" toId="1030">
</dataflow>
<dataflow id="5501" from="add_ln1117_30" to="sext_ln1117_103" fromId="1030" toId="1031">
</dataflow>
<dataflow id="5502" from="input_V" to="bias_V_addr_31" fromId="3373" toId="1032">
</dataflow>
<dataflow id="5503" from="sext_ln1117_103" to="bias_V_addr_31" fromId="1031" toId="1032">
</dataflow>
<dataflow id="5505" from="StgValue_5504" to="add_ln103_25" fromId="5504" toId="1033">
</dataflow>
<dataflow id="5506" from="select_ln103_3" to="add_ln103_25" fromId="207" toId="1033">
</dataflow>
<dataflow id="5507" from="add_ln103_25" to="zext_ln103_36" fromId="1033" toId="1034">
</dataflow>
<dataflow id="5508" from="add_ln703_132" to="sum_3_2_1_0" fromId="1015" toId="1035">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5509" from="br_ln99" to="sum_3_2_1_0" fromId="1016" toId="1035">
</dataflow>
<dataflow id="5510" from="sum_3_2_0_2" to="sum_3_2_1_0" fromId="1009" toId="1035">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5511" from="br_ln91" to="sum_3_2_1_0" fromId="1010" toId="1035">
</dataflow>
<dataflow id="5512" from="temp_V_load_22" to="sext_ln1117_22" fromId="842" toId="1036">
</dataflow>
<dataflow id="5513" from="bias_V_addr_23_read" to="sext_ln1118_133" fromId="1017" toId="1037">
</dataflow>
<dataflow id="5514" from="sext_ln1118_133" to="mul_ln1118_133" fromId="1037" toId="1038">
</dataflow>
<dataflow id="5515" from="sext_ln1117_22" to="mul_ln1118_133" fromId="1036" toId="1038">
</dataflow>
<dataflow id="5516" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_21" fromId="4311" toId="1039">
</dataflow>
<dataflow id="5517" from="mul_ln1118_133" to="trunc_ln708_21" fromId="1038" toId="1039">
</dataflow>
<dataflow id="5518" from="StgValue_4314" to="trunc_ln708_21" fromId="4314" toId="1039">
</dataflow>
<dataflow id="5519" from="StgValue_4316" to="trunc_ln708_21" fromId="4316" toId="1039">
</dataflow>
<dataflow id="5520" from="trunc_ln708_21" to="add_ln703_133" fromId="1039" toId="1040">
</dataflow>
<dataflow id="5521" from="sum_3_2_1_0" to="add_ln703_133" fromId="1035" toId="1040">
</dataflow>
<dataflow id="5522" from="icmp_ln91_2" to="br_ln91" fromId="354" toId="1041">
</dataflow>
<dataflow id="5523" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_24_read" fromId="3508" toId="1042">
</dataflow>
<dataflow id="5524" from="bias_V_addr_24" to="bias_V_addr_24_read" fromId="850" toId="1042">
</dataflow>
<dataflow id="5525" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_26_req" fromId="3386" toId="1043">
</dataflow>
<dataflow id="5526" from="bias_V_addr_25" to="bias_V_load_26_req" fromId="876" toId="1043">
</dataflow>
<dataflow id="5527" from="StgValue_4007" to="bias_V_load_26_req" fromId="4007" toId="1043">
</dataflow>
<dataflow id="5528" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_27_req" fromId="3386" toId="1044">
</dataflow>
<dataflow id="5529" from="bias_V_addr_26" to="bias_V_load_27_req" fromId="902" toId="1044">
</dataflow>
<dataflow id="5530" from="StgValue_4007" to="bias_V_load_27_req" fromId="4007" toId="1044">
</dataflow>
<dataflow id="5531" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_28_req" fromId="3386" toId="1045">
</dataflow>
<dataflow id="5532" from="bias_V_addr_27" to="bias_V_load_28_req" fromId="928" toId="1045">
</dataflow>
<dataflow id="5533" from="StgValue_4007" to="bias_V_load_28_req" fromId="4007" toId="1045">
</dataflow>
<dataflow id="5534" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_29_req" fromId="3386" toId="1046">
</dataflow>
<dataflow id="5535" from="bias_V_addr_28" to="bias_V_load_29_req" fromId="954" toId="1046">
</dataflow>
<dataflow id="5536" from="StgValue_4007" to="bias_V_load_29_req" fromId="4007" toId="1046">
</dataflow>
<dataflow id="5537" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_30_req" fromId="3386" toId="1047">
</dataflow>
<dataflow id="5538" from="bias_V_addr_29" to="bias_V_load_30_req" fromId="980" toId="1047">
</dataflow>
<dataflow id="5539" from="StgValue_4007" to="bias_V_load_30_req" fromId="4007" toId="1047">
</dataflow>
<dataflow id="5540" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_31_req" fromId="3386" toId="1048">
</dataflow>
<dataflow id="5541" from="bias_V_addr_30" to="bias_V_load_31_req" fromId="1006" toId="1048">
</dataflow>
<dataflow id="5542" from="StgValue_4007" to="bias_V_load_31_req" fromId="4007" toId="1048">
</dataflow>
<dataflow id="5543" from="temp_V_addr_31" to="temp_V_load_30" fromId="1028" toId="1049">
</dataflow>
<dataflow id="5544" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_32_req" fromId="3386" toId="1050">
</dataflow>
<dataflow id="5545" from="bias_V_addr_31" to="bias_V_load_32_req" fromId="1032" toId="1050">
</dataflow>
<dataflow id="5546" from="StgValue_4007" to="bias_V_load_32_req" fromId="4007" toId="1050">
</dataflow>
<dataflow id="5547" from="select_ln75_13" to="add_ln92_52" fromId="296" toId="1051">
</dataflow>
<dataflow id="5548" from="zext_ln77_1" to="add_ln92_52" fromId="724" toId="1051">
</dataflow>
<dataflow id="5549" from="add_ln92_52" to="zext_ln97_25" fromId="1051" toId="1052">
</dataflow>
<dataflow id="5550" from="temp_V" to="temp_V_addr_32" fromId="104" toId="1053">
</dataflow>
<dataflow id="5551" from="StgValue_3531" to="temp_V_addr_32" fromId="3531" toId="1053">
</dataflow>
<dataflow id="5552" from="zext_ln97_25" to="temp_V_addr_32" fromId="1052" toId="1053">
</dataflow>
<dataflow id="5553" from="temp_V_addr_32" to="temp_V_load_31" fromId="1053" toId="1054">
</dataflow>
<dataflow id="5554" from="zext_ln103_36" to="add_ln1117_31" fromId="1034" toId="1055">
</dataflow>
<dataflow id="5555" from="sext_ln203" to="add_ln1117_31" fromId="128" toId="1055">
</dataflow>
<dataflow id="5556" from="add_ln1117_31" to="sext_ln1117_104" fromId="1055" toId="1056">
</dataflow>
<dataflow id="5557" from="input_V" to="bias_V_addr_32" fromId="3373" toId="1057">
</dataflow>
<dataflow id="5558" from="sext_ln1117_104" to="bias_V_addr_32" fromId="1056" toId="1057">
</dataflow>
<dataflow id="5560" from="StgValue_5559" to="add_ln103_26" fromId="5559" toId="1058">
</dataflow>
<dataflow id="5561" from="select_ln103_3" to="add_ln103_26" fromId="207" toId="1058">
</dataflow>
<dataflow id="5562" from="add_ln103_26" to="zext_ln103_37" fromId="1058" toId="1059">
</dataflow>
<dataflow id="5563" from="temp_V_load_23" to="sext_ln1117_23" fromId="868" toId="1060">
</dataflow>
<dataflow id="5564" from="bias_V_addr_24_read" to="sext_ln1118_134" fromId="1042" toId="1061">
</dataflow>
<dataflow id="5565" from="sext_ln1118_134" to="mul_ln1118_134" fromId="1061" toId="1062">
</dataflow>
<dataflow id="5566" from="sext_ln1117_23" to="mul_ln1118_134" fromId="1060" toId="1062">
</dataflow>
<dataflow id="5567" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_22" fromId="4311" toId="1063">
</dataflow>
<dataflow id="5568" from="mul_ln1118_134" to="trunc_ln708_22" fromId="1062" toId="1063">
</dataflow>
<dataflow id="5569" from="StgValue_4314" to="trunc_ln708_22" fromId="4314" toId="1063">
</dataflow>
<dataflow id="5570" from="StgValue_4316" to="trunc_ln708_22" fromId="4316" toId="1063">
</dataflow>
<dataflow id="5571" from="trunc_ln708_22" to="add_ln703_134" fromId="1063" toId="1064">
</dataflow>
<dataflow id="5572" from="add_ln703_133" to="add_ln703_134" fromId="1040" toId="1064">
</dataflow>
<dataflow id="5573" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_25_read" fromId="3508" toId="1066">
</dataflow>
<dataflow id="5574" from="bias_V_addr_25" to="bias_V_addr_25_read" fromId="876" toId="1066">
</dataflow>
<dataflow id="5575" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_27_req" fromId="3386" toId="1067">
</dataflow>
<dataflow id="5576" from="bias_V_addr_26" to="bias_V_load_27_req" fromId="902" toId="1067">
</dataflow>
<dataflow id="5577" from="StgValue_4007" to="bias_V_load_27_req" fromId="4007" toId="1067">
</dataflow>
<dataflow id="5578" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_28_req" fromId="3386" toId="1068">
</dataflow>
<dataflow id="5579" from="bias_V_addr_27" to="bias_V_load_28_req" fromId="928" toId="1068">
</dataflow>
<dataflow id="5580" from="StgValue_4007" to="bias_V_load_28_req" fromId="4007" toId="1068">
</dataflow>
<dataflow id="5581" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_29_req" fromId="3386" toId="1069">
</dataflow>
<dataflow id="5582" from="bias_V_addr_28" to="bias_V_load_29_req" fromId="954" toId="1069">
</dataflow>
<dataflow id="5583" from="StgValue_4007" to="bias_V_load_29_req" fromId="4007" toId="1069">
</dataflow>
<dataflow id="5584" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_30_req" fromId="3386" toId="1070">
</dataflow>
<dataflow id="5585" from="bias_V_addr_29" to="bias_V_load_30_req" fromId="980" toId="1070">
</dataflow>
<dataflow id="5586" from="StgValue_4007" to="bias_V_load_30_req" fromId="4007" toId="1070">
</dataflow>
<dataflow id="5587" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_31_req" fromId="3386" toId="1071">
</dataflow>
<dataflow id="5588" from="bias_V_addr_30" to="bias_V_load_31_req" fromId="1006" toId="1071">
</dataflow>
<dataflow id="5589" from="StgValue_4007" to="bias_V_load_31_req" fromId="4007" toId="1071">
</dataflow>
<dataflow id="5590" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_32_req" fromId="3386" toId="1072">
</dataflow>
<dataflow id="5591" from="bias_V_addr_31" to="bias_V_load_32_req" fromId="1032" toId="1072">
</dataflow>
<dataflow id="5592" from="StgValue_4007" to="bias_V_load_32_req" fromId="4007" toId="1072">
</dataflow>
<dataflow id="5593" from="temp_V_addr_32" to="temp_V_load_31" fromId="1053" toId="1073">
</dataflow>
<dataflow id="5594" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_33_req" fromId="3386" toId="1074">
</dataflow>
<dataflow id="5595" from="bias_V_addr_32" to="bias_V_load_33_req" fromId="1057" toId="1074">
</dataflow>
<dataflow id="5596" from="StgValue_4007" to="bias_V_load_33_req" fromId="4007" toId="1074">
</dataflow>
<dataflow id="5597" from="select_ln75_13" to="add_ln92_53" fromId="296" toId="1075">
</dataflow>
<dataflow id="5598" from="zext_ln89_1" to="add_ln92_53" fromId="751" toId="1075">
</dataflow>
<dataflow id="5599" from="add_ln92_53" to="zext_ln97_26" fromId="1075" toId="1076">
</dataflow>
<dataflow id="5600" from="temp_V" to="temp_V_addr_33" fromId="104" toId="1077">
</dataflow>
<dataflow id="5601" from="StgValue_3531" to="temp_V_addr_33" fromId="3531" toId="1077">
</dataflow>
<dataflow id="5602" from="zext_ln97_26" to="temp_V_addr_33" fromId="1076" toId="1077">
</dataflow>
<dataflow id="5603" from="temp_V_addr_33" to="temp_V_load_32" fromId="1077" toId="1078">
</dataflow>
<dataflow id="5604" from="zext_ln103_37" to="add_ln1117_32" fromId="1059" toId="1079">
</dataflow>
<dataflow id="5605" from="sext_ln203" to="add_ln1117_32" fromId="128" toId="1079">
</dataflow>
<dataflow id="5606" from="add_ln1117_32" to="sext_ln1117_105" fromId="1079" toId="1080">
</dataflow>
<dataflow id="5607" from="input_V" to="bias_V_addr_33" fromId="3373" toId="1081">
</dataflow>
<dataflow id="5608" from="sext_ln1117_105" to="bias_V_addr_33" fromId="1080" toId="1081">
</dataflow>
<dataflow id="5610" from="StgValue_5609" to="add_ln103_27" fromId="5609" toId="1082">
</dataflow>
<dataflow id="5611" from="select_ln103_3" to="add_ln103_27" fromId="207" toId="1082">
</dataflow>
<dataflow id="5612" from="add_ln103_27" to="zext_ln103_38" fromId="1082" toId="1083">
</dataflow>
<dataflow id="5613" from="add_ln703_134" to="sum_3_2_1_2" fromId="1064" toId="1084">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5614" from="br_ln99" to="sum_3_2_1_2" fromId="1065" toId="1084">
</dataflow>
<dataflow id="5615" from="add_ln703_133" to="sum_3_2_1_2" fromId="1040" toId="1084">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5616" from="br_ln91" to="sum_3_2_1_2" fromId="1041" toId="1084">
</dataflow>
<dataflow id="5617" from="and_ln91_2" to="br_ln91" fromId="419" toId="1085">
</dataflow>
<dataflow id="5618" from="temp_V_load_24" to="sext_ln1117_24" fromId="894" toId="1086">
</dataflow>
<dataflow id="5619" from="bias_V_addr_25_read" to="sext_ln1118_135" fromId="1066" toId="1087">
</dataflow>
<dataflow id="5620" from="sext_ln1118_135" to="mul_ln1118_135" fromId="1087" toId="1088">
</dataflow>
<dataflow id="5621" from="sext_ln1117_24" to="mul_ln1118_135" fromId="1086" toId="1088">
</dataflow>
<dataflow id="5622" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_23" fromId="4311" toId="1089">
</dataflow>
<dataflow id="5623" from="mul_ln1118_135" to="trunc_ln708_23" fromId="1088" toId="1089">
</dataflow>
<dataflow id="5624" from="StgValue_4314" to="trunc_ln708_23" fromId="4314" toId="1089">
</dataflow>
<dataflow id="5625" from="StgValue_4316" to="trunc_ln708_23" fromId="4316" toId="1089">
</dataflow>
<dataflow id="5626" from="trunc_ln708_23" to="add_ln703_135" fromId="1089" toId="1090">
</dataflow>
<dataflow id="5627" from="sum_3_2_1_2" to="add_ln703_135" fromId="1084" toId="1090">
</dataflow>
<dataflow id="5628" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_26_read" fromId="3508" toId="1092">
</dataflow>
<dataflow id="5629" from="bias_V_addr_26" to="bias_V_addr_26_read" fromId="902" toId="1092">
</dataflow>
<dataflow id="5630" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_28_req" fromId="3386" toId="1093">
</dataflow>
<dataflow id="5631" from="bias_V_addr_27" to="bias_V_load_28_req" fromId="928" toId="1093">
</dataflow>
<dataflow id="5632" from="StgValue_4007" to="bias_V_load_28_req" fromId="4007" toId="1093">
</dataflow>
<dataflow id="5633" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_29_req" fromId="3386" toId="1094">
</dataflow>
<dataflow id="5634" from="bias_V_addr_28" to="bias_V_load_29_req" fromId="954" toId="1094">
</dataflow>
<dataflow id="5635" from="StgValue_4007" to="bias_V_load_29_req" fromId="4007" toId="1094">
</dataflow>
<dataflow id="5636" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_30_req" fromId="3386" toId="1095">
</dataflow>
<dataflow id="5637" from="bias_V_addr_29" to="bias_V_load_30_req" fromId="980" toId="1095">
</dataflow>
<dataflow id="5638" from="StgValue_4007" to="bias_V_load_30_req" fromId="4007" toId="1095">
</dataflow>
<dataflow id="5639" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_31_req" fromId="3386" toId="1096">
</dataflow>
<dataflow id="5640" from="bias_V_addr_30" to="bias_V_load_31_req" fromId="1006" toId="1096">
</dataflow>
<dataflow id="5641" from="StgValue_4007" to="bias_V_load_31_req" fromId="4007" toId="1096">
</dataflow>
<dataflow id="5642" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_32_req" fromId="3386" toId="1097">
</dataflow>
<dataflow id="5643" from="bias_V_addr_31" to="bias_V_load_32_req" fromId="1032" toId="1097">
</dataflow>
<dataflow id="5644" from="StgValue_4007" to="bias_V_load_32_req" fromId="4007" toId="1097">
</dataflow>
<dataflow id="5645" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_33_req" fromId="3386" toId="1098">
</dataflow>
<dataflow id="5646" from="bias_V_addr_32" to="bias_V_load_33_req" fromId="1057" toId="1098">
</dataflow>
<dataflow id="5647" from="StgValue_4007" to="bias_V_load_33_req" fromId="4007" toId="1098">
</dataflow>
<dataflow id="5648" from="temp_V_addr_33" to="temp_V_load_32" fromId="1077" toId="1099">
</dataflow>
<dataflow id="5649" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_34_req" fromId="3386" toId="1100">
</dataflow>
<dataflow id="5650" from="bias_V_addr_33" to="bias_V_load_34_req" fromId="1081" toId="1100">
</dataflow>
<dataflow id="5651" from="StgValue_4007" to="bias_V_load_34_req" fromId="4007" toId="1100">
</dataflow>
<dataflow id="5652" from="select_ln75_14" to="add_ln92_54" fromId="298" toId="1101">
</dataflow>
<dataflow id="5653" from="sext_ln89_1" to="add_ln92_54" fromId="697" toId="1101">
</dataflow>
<dataflow id="5654" from="add_ln92_54" to="zext_ln97_27" fromId="1101" toId="1102">
</dataflow>
<dataflow id="5655" from="temp_V" to="temp_V_addr_34" fromId="104" toId="1103">
</dataflow>
<dataflow id="5656" from="StgValue_3531" to="temp_V_addr_34" fromId="3531" toId="1103">
</dataflow>
<dataflow id="5657" from="zext_ln97_27" to="temp_V_addr_34" fromId="1102" toId="1103">
</dataflow>
<dataflow id="5658" from="temp_V_addr_34" to="temp_V_load_33" fromId="1103" toId="1104">
</dataflow>
<dataflow id="5659" from="zext_ln103_38" to="add_ln1117_33" fromId="1083" toId="1105">
</dataflow>
<dataflow id="5660" from="sext_ln203" to="add_ln1117_33" fromId="128" toId="1105">
</dataflow>
<dataflow id="5661" from="add_ln1117_33" to="sext_ln1117_106" fromId="1105" toId="1106">
</dataflow>
<dataflow id="5662" from="input_V" to="bias_V_addr_34" fromId="3373" toId="1107">
</dataflow>
<dataflow id="5663" from="sext_ln1117_106" to="bias_V_addr_34" fromId="1106" toId="1107">
</dataflow>
<dataflow id="5665" from="StgValue_5664" to="add_ln103_28" fromId="5664" toId="1108">
</dataflow>
<dataflow id="5666" from="select_ln103_3" to="add_ln103_28" fromId="207" toId="1108">
</dataflow>
<dataflow id="5667" from="add_ln103_28" to="zext_ln103_39" fromId="1108" toId="1109">
</dataflow>
<dataflow id="5668" from="add_ln703_135" to="sum_3_2_2_0" fromId="1090" toId="1110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5669" from="br_ln99" to="sum_3_2_2_0" fromId="1091" toId="1110">
</dataflow>
<dataflow id="5670" from="sum_3_2_1_2" to="sum_3_2_2_0" fromId="1084" toId="1110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5671" from="br_ln91" to="sum_3_2_2_0" fromId="1085" toId="1110">
</dataflow>
<dataflow id="5672" from="select_ln75_4" to="br_ln91" fromId="275" toId="1111">
</dataflow>
<dataflow id="5673" from="temp_V_load_25" to="sext_ln1117_25" fromId="920" toId="1112">
</dataflow>
<dataflow id="5674" from="bias_V_addr_26_read" to="sext_ln1118_136" fromId="1092" toId="1113">
</dataflow>
<dataflow id="5675" from="sext_ln1118_136" to="mul_ln1118_136" fromId="1113" toId="1114">
</dataflow>
<dataflow id="5676" from="sext_ln1117_25" to="mul_ln1118_136" fromId="1112" toId="1114">
</dataflow>
<dataflow id="5677" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_24" fromId="4311" toId="1115">
</dataflow>
<dataflow id="5678" from="mul_ln1118_136" to="trunc_ln708_24" fromId="1114" toId="1115">
</dataflow>
<dataflow id="5679" from="StgValue_4314" to="trunc_ln708_24" fromId="4314" toId="1115">
</dataflow>
<dataflow id="5680" from="StgValue_4316" to="trunc_ln708_24" fromId="4316" toId="1115">
</dataflow>
<dataflow id="5681" from="trunc_ln708_24" to="add_ln703_136" fromId="1115" toId="1116">
</dataflow>
<dataflow id="5682" from="sum_3_2_2_0" to="add_ln703_136" fromId="1110" toId="1116">
</dataflow>
<dataflow id="5683" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_27_read" fromId="3508" toId="1118">
</dataflow>
<dataflow id="5684" from="bias_V_addr_27" to="bias_V_addr_27_read" fromId="928" toId="1118">
</dataflow>
<dataflow id="5685" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_29_req" fromId="3386" toId="1119">
</dataflow>
<dataflow id="5686" from="bias_V_addr_28" to="bias_V_load_29_req" fromId="954" toId="1119">
</dataflow>
<dataflow id="5687" from="StgValue_4007" to="bias_V_load_29_req" fromId="4007" toId="1119">
</dataflow>
<dataflow id="5688" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_30_req" fromId="3386" toId="1120">
</dataflow>
<dataflow id="5689" from="bias_V_addr_29" to="bias_V_load_30_req" fromId="980" toId="1120">
</dataflow>
<dataflow id="5690" from="StgValue_4007" to="bias_V_load_30_req" fromId="4007" toId="1120">
</dataflow>
<dataflow id="5691" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_31_req" fromId="3386" toId="1121">
</dataflow>
<dataflow id="5692" from="bias_V_addr_30" to="bias_V_load_31_req" fromId="1006" toId="1121">
</dataflow>
<dataflow id="5693" from="StgValue_4007" to="bias_V_load_31_req" fromId="4007" toId="1121">
</dataflow>
<dataflow id="5694" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_32_req" fromId="3386" toId="1122">
</dataflow>
<dataflow id="5695" from="bias_V_addr_31" to="bias_V_load_32_req" fromId="1032" toId="1122">
</dataflow>
<dataflow id="5696" from="StgValue_4007" to="bias_V_load_32_req" fromId="4007" toId="1122">
</dataflow>
<dataflow id="5697" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_33_req" fromId="3386" toId="1123">
</dataflow>
<dataflow id="5698" from="bias_V_addr_32" to="bias_V_load_33_req" fromId="1057" toId="1123">
</dataflow>
<dataflow id="5699" from="StgValue_4007" to="bias_V_load_33_req" fromId="4007" toId="1123">
</dataflow>
<dataflow id="5700" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_34_req" fromId="3386" toId="1124">
</dataflow>
<dataflow id="5701" from="bias_V_addr_33" to="bias_V_load_34_req" fromId="1081" toId="1124">
</dataflow>
<dataflow id="5702" from="StgValue_4007" to="bias_V_load_34_req" fromId="4007" toId="1124">
</dataflow>
<dataflow id="5703" from="temp_V_addr_34" to="temp_V_load_33" fromId="1103" toId="1125">
</dataflow>
<dataflow id="5704" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_35_req" fromId="3386" toId="1126">
</dataflow>
<dataflow id="5705" from="bias_V_addr_34" to="bias_V_load_35_req" fromId="1107" toId="1126">
</dataflow>
<dataflow id="5706" from="StgValue_4007" to="bias_V_load_35_req" fromId="4007" toId="1126">
</dataflow>
<dataflow id="5707" from="select_ln75_14" to="add_ln92_55" fromId="298" toId="1127">
</dataflow>
<dataflow id="5708" from="zext_ln77_1" to="add_ln92_55" fromId="724" toId="1127">
</dataflow>
<dataflow id="5709" from="add_ln92_55" to="zext_ln97_28" fromId="1127" toId="1128">
</dataflow>
<dataflow id="5710" from="temp_V" to="temp_V_addr_35" fromId="104" toId="1129">
</dataflow>
<dataflow id="5711" from="StgValue_3531" to="temp_V_addr_35" fromId="3531" toId="1129">
</dataflow>
<dataflow id="5712" from="zext_ln97_28" to="temp_V_addr_35" fromId="1128" toId="1129">
</dataflow>
<dataflow id="5713" from="temp_V_addr_35" to="temp_V_load_34" fromId="1129" toId="1130">
</dataflow>
<dataflow id="5714" from="zext_ln103_39" to="add_ln1117_34" fromId="1109" toId="1131">
</dataflow>
<dataflow id="5715" from="sext_ln203" to="add_ln1117_34" fromId="128" toId="1131">
</dataflow>
<dataflow id="5716" from="add_ln1117_34" to="sext_ln1117_107" fromId="1131" toId="1132">
</dataflow>
<dataflow id="5717" from="input_V" to="bias_V_addr_35" fromId="3373" toId="1133">
</dataflow>
<dataflow id="5718" from="sext_ln1117_107" to="bias_V_addr_35" fromId="1132" toId="1133">
</dataflow>
<dataflow id="5720" from="StgValue_5719" to="add_ln103_29" fromId="5719" toId="1134">
</dataflow>
<dataflow id="5721" from="select_ln103_3" to="add_ln103_29" fromId="207" toId="1134">
</dataflow>
<dataflow id="5722" from="add_ln103_29" to="zext_ln103_40" fromId="1134" toId="1135">
</dataflow>
<dataflow id="5723" from="add_ln703_136" to="sum_3_2_2_1" fromId="1116" toId="1136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5724" from="br_ln99" to="sum_3_2_2_1" fromId="1117" toId="1136">
</dataflow>
<dataflow id="5725" from="sum_3_2_2_0" to="sum_3_2_2_1" fromId="1110" toId="1136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5726" from="br_ln91" to="sum_3_2_2_1" fromId="1111" toId="1136">
</dataflow>
<dataflow id="5727" from="and_ln91_3" to="br_ln91" fromId="458" toId="1137">
</dataflow>
<dataflow id="5728" from="temp_V_load_26" to="sext_ln1117_26" fromId="946" toId="1138">
</dataflow>
<dataflow id="5729" from="bias_V_addr_27_read" to="sext_ln1118_137" fromId="1118" toId="1139">
</dataflow>
<dataflow id="5730" from="sext_ln1118_137" to="mul_ln1118_137" fromId="1139" toId="1140">
</dataflow>
<dataflow id="5731" from="sext_ln1117_26" to="mul_ln1118_137" fromId="1138" toId="1140">
</dataflow>
<dataflow id="5732" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_25" fromId="4311" toId="1141">
</dataflow>
<dataflow id="5733" from="mul_ln1118_137" to="trunc_ln708_25" fromId="1140" toId="1141">
</dataflow>
<dataflow id="5734" from="StgValue_4314" to="trunc_ln708_25" fromId="4314" toId="1141">
</dataflow>
<dataflow id="5735" from="StgValue_4316" to="trunc_ln708_25" fromId="4316" toId="1141">
</dataflow>
<dataflow id="5736" from="trunc_ln708_25" to="add_ln703_137" fromId="1141" toId="1142">
</dataflow>
<dataflow id="5737" from="sum_3_2_2_1" to="add_ln703_137" fromId="1136" toId="1142">
</dataflow>
<dataflow id="5738" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_28_read" fromId="3508" toId="1144">
</dataflow>
<dataflow id="5739" from="bias_V_addr_28" to="bias_V_addr_28_read" fromId="954" toId="1144">
</dataflow>
<dataflow id="5740" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_30_req" fromId="3386" toId="1145">
</dataflow>
<dataflow id="5741" from="bias_V_addr_29" to="bias_V_load_30_req" fromId="980" toId="1145">
</dataflow>
<dataflow id="5742" from="StgValue_4007" to="bias_V_load_30_req" fromId="4007" toId="1145">
</dataflow>
<dataflow id="5743" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_31_req" fromId="3386" toId="1146">
</dataflow>
<dataflow id="5744" from="bias_V_addr_30" to="bias_V_load_31_req" fromId="1006" toId="1146">
</dataflow>
<dataflow id="5745" from="StgValue_4007" to="bias_V_load_31_req" fromId="4007" toId="1146">
</dataflow>
<dataflow id="5746" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_32_req" fromId="3386" toId="1147">
</dataflow>
<dataflow id="5747" from="bias_V_addr_31" to="bias_V_load_32_req" fromId="1032" toId="1147">
</dataflow>
<dataflow id="5748" from="StgValue_4007" to="bias_V_load_32_req" fromId="4007" toId="1147">
</dataflow>
<dataflow id="5749" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_33_req" fromId="3386" toId="1148">
</dataflow>
<dataflow id="5750" from="bias_V_addr_32" to="bias_V_load_33_req" fromId="1057" toId="1148">
</dataflow>
<dataflow id="5751" from="StgValue_4007" to="bias_V_load_33_req" fromId="4007" toId="1148">
</dataflow>
<dataflow id="5752" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_34_req" fromId="3386" toId="1149">
</dataflow>
<dataflow id="5753" from="bias_V_addr_33" to="bias_V_load_34_req" fromId="1081" toId="1149">
</dataflow>
<dataflow id="5754" from="StgValue_4007" to="bias_V_load_34_req" fromId="4007" toId="1149">
</dataflow>
<dataflow id="5755" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_35_req" fromId="3386" toId="1150">
</dataflow>
<dataflow id="5756" from="bias_V_addr_34" to="bias_V_load_35_req" fromId="1107" toId="1150">
</dataflow>
<dataflow id="5757" from="StgValue_4007" to="bias_V_load_35_req" fromId="4007" toId="1150">
</dataflow>
<dataflow id="5758" from="temp_V_addr_35" to="temp_V_load_34" fromId="1129" toId="1151">
</dataflow>
<dataflow id="5759" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_36_req" fromId="3386" toId="1152">
</dataflow>
<dataflow id="5760" from="bias_V_addr_35" to="bias_V_load_36_req" fromId="1133" toId="1152">
</dataflow>
<dataflow id="5761" from="StgValue_4007" to="bias_V_load_36_req" fromId="4007" toId="1152">
</dataflow>
<dataflow id="5762" from="select_ln75_14" to="add_ln92_56" fromId="298" toId="1153">
</dataflow>
<dataflow id="5763" from="zext_ln89_1" to="add_ln92_56" fromId="751" toId="1153">
</dataflow>
<dataflow id="5764" from="add_ln92_56" to="zext_ln97_29" fromId="1153" toId="1154">
</dataflow>
<dataflow id="5765" from="temp_V" to="temp_V_addr_36" fromId="104" toId="1155">
</dataflow>
<dataflow id="5766" from="StgValue_3531" to="temp_V_addr_36" fromId="3531" toId="1155">
</dataflow>
<dataflow id="5767" from="zext_ln97_29" to="temp_V_addr_36" fromId="1154" toId="1155">
</dataflow>
<dataflow id="5768" from="temp_V_addr_36" to="temp_V_load_35" fromId="1155" toId="1156">
</dataflow>
<dataflow id="5769" from="zext_ln103_40" to="add_ln1117_35" fromId="1135" toId="1157">
</dataflow>
<dataflow id="5770" from="sext_ln203" to="add_ln1117_35" fromId="128" toId="1157">
</dataflow>
<dataflow id="5771" from="add_ln1117_35" to="sext_ln1117_108" fromId="1157" toId="1158">
</dataflow>
<dataflow id="5772" from="input_V" to="bias_V_addr_36" fromId="3373" toId="1159">
</dataflow>
<dataflow id="5773" from="sext_ln1117_108" to="bias_V_addr_36" fromId="1158" toId="1159">
</dataflow>
<dataflow id="5775" from="StgValue_5774" to="add_ln103_30" fromId="5774" toId="1160">
</dataflow>
<dataflow id="5776" from="select_ln103_3" to="add_ln103_30" fromId="207" toId="1160">
</dataflow>
<dataflow id="5777" from="add_ln103_30" to="zext_ln103_41" fromId="1160" toId="1161">
</dataflow>
<dataflow id="5778" from="add_ln703_137" to="sum_3_2_2_2" fromId="1142" toId="1162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5779" from="br_ln99" to="sum_3_2_2_2" fromId="1143" toId="1162">
</dataflow>
<dataflow id="5780" from="sum_3_2_2_1" to="sum_3_2_2_2" fromId="1136" toId="1162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5781" from="br_ln91" to="sum_3_2_2_2" fromId="1137" toId="1162">
</dataflow>
<dataflow id="5782" from="and_ln91" to="br_ln91" fromId="325" toId="1163">
</dataflow>
<dataflow id="5783" from="temp_V_load_27" to="sext_ln1117_27" fromId="972" toId="1164">
</dataflow>
<dataflow id="5784" from="bias_V_addr_28_read" to="sext_ln1118_138" fromId="1144" toId="1165">
</dataflow>
<dataflow id="5785" from="sext_ln1118_138" to="mul_ln1118_138" fromId="1165" toId="1166">
</dataflow>
<dataflow id="5786" from="sext_ln1117_27" to="mul_ln1118_138" fromId="1164" toId="1166">
</dataflow>
<dataflow id="5787" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_26" fromId="4311" toId="1167">
</dataflow>
<dataflow id="5788" from="mul_ln1118_138" to="trunc_ln708_26" fromId="1166" toId="1167">
</dataflow>
<dataflow id="5789" from="StgValue_4314" to="trunc_ln708_26" fromId="4314" toId="1167">
</dataflow>
<dataflow id="5790" from="StgValue_4316" to="trunc_ln708_26" fromId="4316" toId="1167">
</dataflow>
<dataflow id="5791" from="trunc_ln708_26" to="add_ln703_138" fromId="1167" toId="1168">
</dataflow>
<dataflow id="5792" from="sum_3_2_2_2" to="add_ln703_138" fromId="1162" toId="1168">
</dataflow>
<dataflow id="5793" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_29_read" fromId="3508" toId="1170">
</dataflow>
<dataflow id="5794" from="bias_V_addr_29" to="bias_V_addr_29_read" fromId="980" toId="1170">
</dataflow>
<dataflow id="5795" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_31_req" fromId="3386" toId="1171">
</dataflow>
<dataflow id="5796" from="bias_V_addr_30" to="bias_V_load_31_req" fromId="1006" toId="1171">
</dataflow>
<dataflow id="5797" from="StgValue_4007" to="bias_V_load_31_req" fromId="4007" toId="1171">
</dataflow>
<dataflow id="5798" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_32_req" fromId="3386" toId="1172">
</dataflow>
<dataflow id="5799" from="bias_V_addr_31" to="bias_V_load_32_req" fromId="1032" toId="1172">
</dataflow>
<dataflow id="5800" from="StgValue_4007" to="bias_V_load_32_req" fromId="4007" toId="1172">
</dataflow>
<dataflow id="5801" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_33_req" fromId="3386" toId="1173">
</dataflow>
<dataflow id="5802" from="bias_V_addr_32" to="bias_V_load_33_req" fromId="1057" toId="1173">
</dataflow>
<dataflow id="5803" from="StgValue_4007" to="bias_V_load_33_req" fromId="4007" toId="1173">
</dataflow>
<dataflow id="5804" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_34_req" fromId="3386" toId="1174">
</dataflow>
<dataflow id="5805" from="bias_V_addr_33" to="bias_V_load_34_req" fromId="1081" toId="1174">
</dataflow>
<dataflow id="5806" from="StgValue_4007" to="bias_V_load_34_req" fromId="4007" toId="1174">
</dataflow>
<dataflow id="5807" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_35_req" fromId="3386" toId="1175">
</dataflow>
<dataflow id="5808" from="bias_V_addr_34" to="bias_V_load_35_req" fromId="1107" toId="1175">
</dataflow>
<dataflow id="5809" from="StgValue_4007" to="bias_V_load_35_req" fromId="4007" toId="1175">
</dataflow>
<dataflow id="5810" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_36_req" fromId="3386" toId="1176">
</dataflow>
<dataflow id="5811" from="bias_V_addr_35" to="bias_V_load_36_req" fromId="1133" toId="1176">
</dataflow>
<dataflow id="5812" from="StgValue_4007" to="bias_V_load_36_req" fromId="4007" toId="1176">
</dataflow>
<dataflow id="5813" from="temp_V_addr_36" to="temp_V_load_35" fromId="1155" toId="1177">
</dataflow>
<dataflow id="5814" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_37_req" fromId="3386" toId="1178">
</dataflow>
<dataflow id="5815" from="bias_V_addr_36" to="bias_V_load_37_req" fromId="1159" toId="1178">
</dataflow>
<dataflow id="5816" from="StgValue_4007" to="bias_V_load_37_req" fromId="4007" toId="1178">
</dataflow>
<dataflow id="5817" from="select_ln75_15" to="add_ln92_57" fromId="300" toId="1179">
</dataflow>
<dataflow id="5818" from="sext_ln89_1" to="add_ln92_57" fromId="697" toId="1179">
</dataflow>
<dataflow id="5819" from="add_ln92_57" to="zext_ln97_30" fromId="1179" toId="1180">
</dataflow>
<dataflow id="5820" from="temp_V" to="temp_V_addr_37" fromId="104" toId="1181">
</dataflow>
<dataflow id="5821" from="StgValue_3531" to="temp_V_addr_37" fromId="3531" toId="1181">
</dataflow>
<dataflow id="5822" from="zext_ln97_30" to="temp_V_addr_37" fromId="1180" toId="1181">
</dataflow>
<dataflow id="5823" from="temp_V_addr_37" to="temp_V_load_36" fromId="1181" toId="1182">
</dataflow>
<dataflow id="5824" from="zext_ln103_41" to="add_ln1117_36" fromId="1161" toId="1183">
</dataflow>
<dataflow id="5825" from="sext_ln203" to="add_ln1117_36" fromId="128" toId="1183">
</dataflow>
<dataflow id="5826" from="add_ln1117_36" to="sext_ln1117_109" fromId="1183" toId="1184">
</dataflow>
<dataflow id="5827" from="input_V" to="bias_V_addr_37" fromId="3373" toId="1185">
</dataflow>
<dataflow id="5828" from="sext_ln1117_109" to="bias_V_addr_37" fromId="1184" toId="1185">
</dataflow>
<dataflow id="5830" from="StgValue_5829" to="add_ln103_31" fromId="5829" toId="1186">
</dataflow>
<dataflow id="5831" from="select_ln103_3" to="add_ln103_31" fromId="207" toId="1186">
</dataflow>
<dataflow id="5832" from="add_ln103_31" to="zext_ln103_42" fromId="1186" toId="1187">
</dataflow>
<dataflow id="5833" from="add_ln703_138" to="sum_3_3_0_0" fromId="1168" toId="1188">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5834" from="br_ln99" to="sum_3_3_0_0" fromId="1169" toId="1188">
</dataflow>
<dataflow id="5835" from="sum_3_2_2_2" to="sum_3_3_0_0" fromId="1162" toId="1188">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5836" from="br_ln91" to="sum_3_3_0_0" fromId="1163" toId="1188">
</dataflow>
<dataflow id="5837" from="select_ln75_2" to="br_ln91" fromId="218" toId="1189">
</dataflow>
<dataflow id="5838" from="temp_V_load_28" to="sext_ln1117_28" fromId="998" toId="1190">
</dataflow>
<dataflow id="5839" from="bias_V_addr_29_read" to="sext_ln1118_139" fromId="1170" toId="1191">
</dataflow>
<dataflow id="5840" from="sext_ln1118_139" to="mul_ln1118_139" fromId="1191" toId="1192">
</dataflow>
<dataflow id="5841" from="sext_ln1117_28" to="mul_ln1118_139" fromId="1190" toId="1192">
</dataflow>
<dataflow id="5842" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_27" fromId="4311" toId="1193">
</dataflow>
<dataflow id="5843" from="mul_ln1118_139" to="trunc_ln708_27" fromId="1192" toId="1193">
</dataflow>
<dataflow id="5844" from="StgValue_4314" to="trunc_ln708_27" fromId="4314" toId="1193">
</dataflow>
<dataflow id="5845" from="StgValue_4316" to="trunc_ln708_27" fromId="4316" toId="1193">
</dataflow>
<dataflow id="5846" from="trunc_ln708_27" to="add_ln703_139" fromId="1193" toId="1194">
</dataflow>
<dataflow id="5847" from="sum_3_3_0_0" to="add_ln703_139" fromId="1188" toId="1194">
</dataflow>
<dataflow id="5848" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_30_read" fromId="3508" toId="1196">
</dataflow>
<dataflow id="5849" from="bias_V_addr_30" to="bias_V_addr_30_read" fromId="1006" toId="1196">
</dataflow>
<dataflow id="5850" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_32_req" fromId="3386" toId="1197">
</dataflow>
<dataflow id="5851" from="bias_V_addr_31" to="bias_V_load_32_req" fromId="1032" toId="1197">
</dataflow>
<dataflow id="5852" from="StgValue_4007" to="bias_V_load_32_req" fromId="4007" toId="1197">
</dataflow>
<dataflow id="5853" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_33_req" fromId="3386" toId="1198">
</dataflow>
<dataflow id="5854" from="bias_V_addr_32" to="bias_V_load_33_req" fromId="1057" toId="1198">
</dataflow>
<dataflow id="5855" from="StgValue_4007" to="bias_V_load_33_req" fromId="4007" toId="1198">
</dataflow>
<dataflow id="5856" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_34_req" fromId="3386" toId="1199">
</dataflow>
<dataflow id="5857" from="bias_V_addr_33" to="bias_V_load_34_req" fromId="1081" toId="1199">
</dataflow>
<dataflow id="5858" from="StgValue_4007" to="bias_V_load_34_req" fromId="4007" toId="1199">
</dataflow>
<dataflow id="5859" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_35_req" fromId="3386" toId="1200">
</dataflow>
<dataflow id="5860" from="bias_V_addr_34" to="bias_V_load_35_req" fromId="1107" toId="1200">
</dataflow>
<dataflow id="5861" from="StgValue_4007" to="bias_V_load_35_req" fromId="4007" toId="1200">
</dataflow>
<dataflow id="5862" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_36_req" fromId="3386" toId="1201">
</dataflow>
<dataflow id="5863" from="bias_V_addr_35" to="bias_V_load_36_req" fromId="1133" toId="1201">
</dataflow>
<dataflow id="5864" from="StgValue_4007" to="bias_V_load_36_req" fromId="4007" toId="1201">
</dataflow>
<dataflow id="5865" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_37_req" fromId="3386" toId="1202">
</dataflow>
<dataflow id="5866" from="bias_V_addr_36" to="bias_V_load_37_req" fromId="1159" toId="1202">
</dataflow>
<dataflow id="5867" from="StgValue_4007" to="bias_V_load_37_req" fromId="4007" toId="1202">
</dataflow>
<dataflow id="5868" from="temp_V_addr_37" to="temp_V_load_36" fromId="1181" toId="1203">
</dataflow>
<dataflow id="5869" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_38_req" fromId="3386" toId="1204">
</dataflow>
<dataflow id="5870" from="bias_V_addr_37" to="bias_V_load_38_req" fromId="1185" toId="1204">
</dataflow>
<dataflow id="5871" from="StgValue_4007" to="bias_V_load_38_req" fromId="4007" toId="1204">
</dataflow>
<dataflow id="5872" from="select_ln75_15" to="add_ln92_58" fromId="300" toId="1205">
</dataflow>
<dataflow id="5873" from="zext_ln77_1" to="add_ln92_58" fromId="724" toId="1205">
</dataflow>
<dataflow id="5874" from="add_ln92_58" to="zext_ln97_31" fromId="1205" toId="1206">
</dataflow>
<dataflow id="5875" from="temp_V" to="temp_V_addr_38" fromId="104" toId="1207">
</dataflow>
<dataflow id="5876" from="StgValue_3531" to="temp_V_addr_38" fromId="3531" toId="1207">
</dataflow>
<dataflow id="5877" from="zext_ln97_31" to="temp_V_addr_38" fromId="1206" toId="1207">
</dataflow>
<dataflow id="5878" from="temp_V_addr_38" to="temp_V_load_37" fromId="1207" toId="1208">
</dataflow>
<dataflow id="5879" from="zext_ln103_42" to="add_ln1117_37" fromId="1187" toId="1209">
</dataflow>
<dataflow id="5880" from="sext_ln203" to="add_ln1117_37" fromId="128" toId="1209">
</dataflow>
<dataflow id="5881" from="add_ln1117_37" to="sext_ln1117_110" fromId="1209" toId="1210">
</dataflow>
<dataflow id="5882" from="input_V" to="bias_V_addr_38" fromId="3373" toId="1211">
</dataflow>
<dataflow id="5883" from="sext_ln1117_110" to="bias_V_addr_38" fromId="1210" toId="1211">
</dataflow>
<dataflow id="5885" from="StgValue_5884" to="add_ln103_32" fromId="5884" toId="1212">
</dataflow>
<dataflow id="5886" from="select_ln103_3" to="add_ln103_32" fromId="207" toId="1212">
</dataflow>
<dataflow id="5887" from="add_ln103_32" to="zext_ln103_43" fromId="1212" toId="1213">
</dataflow>
<dataflow id="5888" from="add_ln703_139" to="sum_3_3_0_1" fromId="1194" toId="1214">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5889" from="br_ln99" to="sum_3_3_0_1" fromId="1195" toId="1214">
</dataflow>
<dataflow id="5890" from="sum_3_3_0_0" to="sum_3_3_0_1" fromId="1188" toId="1214">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5891" from="br_ln91" to="sum_3_3_0_1" fromId="1189" toId="1214">
</dataflow>
<dataflow id="5892" from="and_ln91_1" to="br_ln91" fromId="355" toId="1215">
</dataflow>
<dataflow id="5893" from="temp_V_load_29" to="sext_ln1117_29" fromId="1024" toId="1216">
</dataflow>
<dataflow id="5894" from="bias_V_addr_30_read" to="sext_ln1118_140" fromId="1196" toId="1217">
</dataflow>
<dataflow id="5895" from="sext_ln1118_140" to="mul_ln1118_140" fromId="1217" toId="1218">
</dataflow>
<dataflow id="5896" from="sext_ln1117_29" to="mul_ln1118_140" fromId="1216" toId="1218">
</dataflow>
<dataflow id="5897" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_28" fromId="4311" toId="1219">
</dataflow>
<dataflow id="5898" from="mul_ln1118_140" to="trunc_ln708_28" fromId="1218" toId="1219">
</dataflow>
<dataflow id="5899" from="StgValue_4314" to="trunc_ln708_28" fromId="4314" toId="1219">
</dataflow>
<dataflow id="5900" from="StgValue_4316" to="trunc_ln708_28" fromId="4316" toId="1219">
</dataflow>
<dataflow id="5901" from="trunc_ln708_28" to="add_ln703_140" fromId="1219" toId="1220">
</dataflow>
<dataflow id="5902" from="sum_3_3_0_1" to="add_ln703_140" fromId="1214" toId="1220">
</dataflow>
<dataflow id="5903" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_31_read" fromId="3508" toId="1222">
</dataflow>
<dataflow id="5904" from="bias_V_addr_31" to="bias_V_addr_31_read" fromId="1032" toId="1222">
</dataflow>
<dataflow id="5905" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_33_req" fromId="3386" toId="1223">
</dataflow>
<dataflow id="5906" from="bias_V_addr_32" to="bias_V_load_33_req" fromId="1057" toId="1223">
</dataflow>
<dataflow id="5907" from="StgValue_4007" to="bias_V_load_33_req" fromId="4007" toId="1223">
</dataflow>
<dataflow id="5908" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_34_req" fromId="3386" toId="1224">
</dataflow>
<dataflow id="5909" from="bias_V_addr_33" to="bias_V_load_34_req" fromId="1081" toId="1224">
</dataflow>
<dataflow id="5910" from="StgValue_4007" to="bias_V_load_34_req" fromId="4007" toId="1224">
</dataflow>
<dataflow id="5911" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_35_req" fromId="3386" toId="1225">
</dataflow>
<dataflow id="5912" from="bias_V_addr_34" to="bias_V_load_35_req" fromId="1107" toId="1225">
</dataflow>
<dataflow id="5913" from="StgValue_4007" to="bias_V_load_35_req" fromId="4007" toId="1225">
</dataflow>
<dataflow id="5914" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_36_req" fromId="3386" toId="1226">
</dataflow>
<dataflow id="5915" from="bias_V_addr_35" to="bias_V_load_36_req" fromId="1133" toId="1226">
</dataflow>
<dataflow id="5916" from="StgValue_4007" to="bias_V_load_36_req" fromId="4007" toId="1226">
</dataflow>
<dataflow id="5917" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_37_req" fromId="3386" toId="1227">
</dataflow>
<dataflow id="5918" from="bias_V_addr_36" to="bias_V_load_37_req" fromId="1159" toId="1227">
</dataflow>
<dataflow id="5919" from="StgValue_4007" to="bias_V_load_37_req" fromId="4007" toId="1227">
</dataflow>
<dataflow id="5920" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_38_req" fromId="3386" toId="1228">
</dataflow>
<dataflow id="5921" from="bias_V_addr_37" to="bias_V_load_38_req" fromId="1185" toId="1228">
</dataflow>
<dataflow id="5922" from="StgValue_4007" to="bias_V_load_38_req" fromId="4007" toId="1228">
</dataflow>
<dataflow id="5923" from="temp_V_addr_38" to="temp_V_load_37" fromId="1207" toId="1229">
</dataflow>
<dataflow id="5924" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_39_req" fromId="3386" toId="1230">
</dataflow>
<dataflow id="5925" from="bias_V_addr_38" to="bias_V_load_39_req" fromId="1211" toId="1230">
</dataflow>
<dataflow id="5926" from="StgValue_4007" to="bias_V_load_39_req" fromId="4007" toId="1230">
</dataflow>
<dataflow id="5927" from="select_ln75_15" to="add_ln92_59" fromId="300" toId="1231">
</dataflow>
<dataflow id="5928" from="zext_ln89_1" to="add_ln92_59" fromId="751" toId="1231">
</dataflow>
<dataflow id="5929" from="add_ln92_59" to="zext_ln97_32" fromId="1231" toId="1232">
</dataflow>
<dataflow id="5930" from="temp_V" to="temp_V_addr_39" fromId="104" toId="1233">
</dataflow>
<dataflow id="5931" from="StgValue_3531" to="temp_V_addr_39" fromId="3531" toId="1233">
</dataflow>
<dataflow id="5932" from="zext_ln97_32" to="temp_V_addr_39" fromId="1232" toId="1233">
</dataflow>
<dataflow id="5933" from="temp_V_addr_39" to="temp_V_load_38" fromId="1233" toId="1234">
</dataflow>
<dataflow id="5934" from="zext_ln103_43" to="add_ln1117_38" fromId="1213" toId="1235">
</dataflow>
<dataflow id="5935" from="sext_ln203" to="add_ln1117_38" fromId="128" toId="1235">
</dataflow>
<dataflow id="5936" from="add_ln1117_38" to="sext_ln1117_111" fromId="1235" toId="1236">
</dataflow>
<dataflow id="5937" from="input_V" to="bias_V_addr_39" fromId="3373" toId="1237">
</dataflow>
<dataflow id="5938" from="sext_ln1117_111" to="bias_V_addr_39" fromId="1236" toId="1237">
</dataflow>
<dataflow id="5940" from="StgValue_5939" to="add_ln103_33" fromId="5939" toId="1238">
</dataflow>
<dataflow id="5941" from="select_ln103_3" to="add_ln103_33" fromId="207" toId="1238">
</dataflow>
<dataflow id="5942" from="add_ln103_33" to="zext_ln103_44" fromId="1238" toId="1239">
</dataflow>
<dataflow id="5943" from="add_ln703_140" to="sum_3_3_0_2" fromId="1220" toId="1240">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5944" from="br_ln99" to="sum_3_3_0_2" fromId="1221" toId="1240">
</dataflow>
<dataflow id="5945" from="sum_3_3_0_1" to="sum_3_3_0_2" fromId="1214" toId="1240">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5946" from="br_ln91" to="sum_3_3_0_2" fromId="1215" toId="1240">
</dataflow>
<dataflow id="5947" from="icmp_ln91_1" to="br_ln91" fromId="324" toId="1241">
</dataflow>
<dataflow id="5948" from="temp_V_load_30" to="sext_ln1117_30" fromId="1049" toId="1242">
</dataflow>
<dataflow id="5949" from="bias_V_addr_31_read" to="sext_ln1118_141" fromId="1222" toId="1243">
</dataflow>
<dataflow id="5950" from="sext_ln1118_141" to="mul_ln1118_141" fromId="1243" toId="1244">
</dataflow>
<dataflow id="5951" from="sext_ln1117_30" to="mul_ln1118_141" fromId="1242" toId="1244">
</dataflow>
<dataflow id="5952" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_29" fromId="4311" toId="1245">
</dataflow>
<dataflow id="5953" from="mul_ln1118_141" to="trunc_ln708_29" fromId="1244" toId="1245">
</dataflow>
<dataflow id="5954" from="StgValue_4314" to="trunc_ln708_29" fromId="4314" toId="1245">
</dataflow>
<dataflow id="5955" from="StgValue_4316" to="trunc_ln708_29" fromId="4316" toId="1245">
</dataflow>
<dataflow id="5956" from="trunc_ln708_29" to="add_ln703_141" fromId="1245" toId="1246">
</dataflow>
<dataflow id="5957" from="sum_3_3_0_2" to="add_ln703_141" fromId="1240" toId="1246">
</dataflow>
<dataflow id="5958" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_32_read" fromId="3508" toId="1248">
</dataflow>
<dataflow id="5959" from="bias_V_addr_32" to="bias_V_addr_32_read" fromId="1057" toId="1248">
</dataflow>
<dataflow id="5960" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_34_req" fromId="3386" toId="1249">
</dataflow>
<dataflow id="5961" from="bias_V_addr_33" to="bias_V_load_34_req" fromId="1081" toId="1249">
</dataflow>
<dataflow id="5962" from="StgValue_4007" to="bias_V_load_34_req" fromId="4007" toId="1249">
</dataflow>
<dataflow id="5963" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_35_req" fromId="3386" toId="1250">
</dataflow>
<dataflow id="5964" from="bias_V_addr_34" to="bias_V_load_35_req" fromId="1107" toId="1250">
</dataflow>
<dataflow id="5965" from="StgValue_4007" to="bias_V_load_35_req" fromId="4007" toId="1250">
</dataflow>
<dataflow id="5966" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_36_req" fromId="3386" toId="1251">
</dataflow>
<dataflow id="5967" from="bias_V_addr_35" to="bias_V_load_36_req" fromId="1133" toId="1251">
</dataflow>
<dataflow id="5968" from="StgValue_4007" to="bias_V_load_36_req" fromId="4007" toId="1251">
</dataflow>
<dataflow id="5969" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_37_req" fromId="3386" toId="1252">
</dataflow>
<dataflow id="5970" from="bias_V_addr_36" to="bias_V_load_37_req" fromId="1159" toId="1252">
</dataflow>
<dataflow id="5971" from="StgValue_4007" to="bias_V_load_37_req" fromId="4007" toId="1252">
</dataflow>
<dataflow id="5972" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_38_req" fromId="3386" toId="1253">
</dataflow>
<dataflow id="5973" from="bias_V_addr_37" to="bias_V_load_38_req" fromId="1185" toId="1253">
</dataflow>
<dataflow id="5974" from="StgValue_4007" to="bias_V_load_38_req" fromId="4007" toId="1253">
</dataflow>
<dataflow id="5975" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_39_req" fromId="3386" toId="1254">
</dataflow>
<dataflow id="5976" from="bias_V_addr_38" to="bias_V_load_39_req" fromId="1211" toId="1254">
</dataflow>
<dataflow id="5977" from="StgValue_4007" to="bias_V_load_39_req" fromId="4007" toId="1254">
</dataflow>
<dataflow id="5978" from="temp_V_addr_39" to="temp_V_load_38" fromId="1233" toId="1255">
</dataflow>
<dataflow id="5979" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_40_req" fromId="3386" toId="1256">
</dataflow>
<dataflow id="5980" from="bias_V_addr_39" to="bias_V_load_40_req" fromId="1237" toId="1256">
</dataflow>
<dataflow id="5981" from="StgValue_4007" to="bias_V_load_40_req" fromId="4007" toId="1256">
</dataflow>
<dataflow id="5982" from="select_ln75_16" to="add_ln92_60" fromId="301" toId="1257">
</dataflow>
<dataflow id="5983" from="sext_ln89_1" to="add_ln92_60" fromId="697" toId="1257">
</dataflow>
<dataflow id="5984" from="add_ln92_60" to="zext_ln97_33" fromId="1257" toId="1258">
</dataflow>
<dataflow id="5985" from="temp_V" to="temp_V_addr_40" fromId="104" toId="1259">
</dataflow>
<dataflow id="5986" from="StgValue_3531" to="temp_V_addr_40" fromId="3531" toId="1259">
</dataflow>
<dataflow id="5987" from="zext_ln97_33" to="temp_V_addr_40" fromId="1258" toId="1259">
</dataflow>
<dataflow id="5988" from="temp_V_addr_40" to="temp_V_load_39" fromId="1259" toId="1260">
</dataflow>
<dataflow id="5989" from="zext_ln103_44" to="add_ln1117_39" fromId="1239" toId="1261">
</dataflow>
<dataflow id="5990" from="sext_ln203" to="add_ln1117_39" fromId="128" toId="1261">
</dataflow>
<dataflow id="5991" from="add_ln1117_39" to="sext_ln1117_112" fromId="1261" toId="1262">
</dataflow>
<dataflow id="5992" from="input_V" to="bias_V_addr_40" fromId="3373" toId="1263">
</dataflow>
<dataflow id="5993" from="sext_ln1117_112" to="bias_V_addr_40" fromId="1262" toId="1263">
</dataflow>
<dataflow id="5995" from="StgValue_5994" to="add_ln103_34" fromId="5994" toId="1264">
</dataflow>
<dataflow id="5996" from="select_ln103_3" to="add_ln103_34" fromId="207" toId="1264">
</dataflow>
<dataflow id="5997" from="add_ln103_34" to="zext_ln103_45" fromId="1264" toId="1265">
</dataflow>
<dataflow id="5998" from="add_ln703_141" to="sum_3_3_1_0" fromId="1246" toId="1266">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="5999" from="br_ln99" to="sum_3_3_1_0" fromId="1247" toId="1266">
</dataflow>
<dataflow id="6000" from="sum_3_3_0_2" to="sum_3_3_1_0" fromId="1240" toId="1266">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6001" from="br_ln91" to="sum_3_3_1_0" fromId="1241" toId="1266">
</dataflow>
<dataflow id="6002" from="temp_V_load_31" to="sext_ln1117_31" fromId="1073" toId="1267">
</dataflow>
<dataflow id="6003" from="bias_V_addr_32_read" to="sext_ln1118_142" fromId="1248" toId="1268">
</dataflow>
<dataflow id="6004" from="sext_ln1118_142" to="mul_ln1118_142" fromId="1268" toId="1269">
</dataflow>
<dataflow id="6005" from="sext_ln1117_31" to="mul_ln1118_142" fromId="1267" toId="1269">
</dataflow>
<dataflow id="6006" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_30" fromId="4311" toId="1270">
</dataflow>
<dataflow id="6007" from="mul_ln1118_142" to="trunc_ln708_30" fromId="1269" toId="1270">
</dataflow>
<dataflow id="6008" from="StgValue_4314" to="trunc_ln708_30" fromId="4314" toId="1270">
</dataflow>
<dataflow id="6009" from="StgValue_4316" to="trunc_ln708_30" fromId="4316" toId="1270">
</dataflow>
<dataflow id="6010" from="trunc_ln708_30" to="add_ln703_142" fromId="1270" toId="1271">
</dataflow>
<dataflow id="6011" from="sum_3_3_1_0" to="add_ln703_142" fromId="1266" toId="1271">
</dataflow>
<dataflow id="6012" from="icmp_ln91_2" to="br_ln91" fromId="354" toId="1272">
</dataflow>
<dataflow id="6013" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_33_read" fromId="3508" toId="1273">
</dataflow>
<dataflow id="6014" from="bias_V_addr_33" to="bias_V_addr_33_read" fromId="1081" toId="1273">
</dataflow>
<dataflow id="6015" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_35_req" fromId="3386" toId="1274">
</dataflow>
<dataflow id="6016" from="bias_V_addr_34" to="bias_V_load_35_req" fromId="1107" toId="1274">
</dataflow>
<dataflow id="6017" from="StgValue_4007" to="bias_V_load_35_req" fromId="4007" toId="1274">
</dataflow>
<dataflow id="6018" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_36_req" fromId="3386" toId="1275">
</dataflow>
<dataflow id="6019" from="bias_V_addr_35" to="bias_V_load_36_req" fromId="1133" toId="1275">
</dataflow>
<dataflow id="6020" from="StgValue_4007" to="bias_V_load_36_req" fromId="4007" toId="1275">
</dataflow>
<dataflow id="6021" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_37_req" fromId="3386" toId="1276">
</dataflow>
<dataflow id="6022" from="bias_V_addr_36" to="bias_V_load_37_req" fromId="1159" toId="1276">
</dataflow>
<dataflow id="6023" from="StgValue_4007" to="bias_V_load_37_req" fromId="4007" toId="1276">
</dataflow>
<dataflow id="6024" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_38_req" fromId="3386" toId="1277">
</dataflow>
<dataflow id="6025" from="bias_V_addr_37" to="bias_V_load_38_req" fromId="1185" toId="1277">
</dataflow>
<dataflow id="6026" from="StgValue_4007" to="bias_V_load_38_req" fromId="4007" toId="1277">
</dataflow>
<dataflow id="6027" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_39_req" fromId="3386" toId="1278">
</dataflow>
<dataflow id="6028" from="bias_V_addr_38" to="bias_V_load_39_req" fromId="1211" toId="1278">
</dataflow>
<dataflow id="6029" from="StgValue_4007" to="bias_V_load_39_req" fromId="4007" toId="1278">
</dataflow>
<dataflow id="6030" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_40_req" fromId="3386" toId="1279">
</dataflow>
<dataflow id="6031" from="bias_V_addr_39" to="bias_V_load_40_req" fromId="1237" toId="1279">
</dataflow>
<dataflow id="6032" from="StgValue_4007" to="bias_V_load_40_req" fromId="4007" toId="1279">
</dataflow>
<dataflow id="6033" from="temp_V_addr_40" to="temp_V_load_39" fromId="1259" toId="1280">
</dataflow>
<dataflow id="6034" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_41_req" fromId="3386" toId="1281">
</dataflow>
<dataflow id="6035" from="bias_V_addr_40" to="bias_V_load_41_req" fromId="1263" toId="1281">
</dataflow>
<dataflow id="6036" from="StgValue_4007" to="bias_V_load_41_req" fromId="4007" toId="1281">
</dataflow>
<dataflow id="6037" from="select_ln75_16" to="add_ln92_61" fromId="301" toId="1282">
</dataflow>
<dataflow id="6038" from="zext_ln77_1" to="add_ln92_61" fromId="724" toId="1282">
</dataflow>
<dataflow id="6039" from="add_ln92_61" to="zext_ln97_34" fromId="1282" toId="1283">
</dataflow>
<dataflow id="6040" from="temp_V" to="temp_V_addr_41" fromId="104" toId="1284">
</dataflow>
<dataflow id="6041" from="StgValue_3531" to="temp_V_addr_41" fromId="3531" toId="1284">
</dataflow>
<dataflow id="6042" from="zext_ln97_34" to="temp_V_addr_41" fromId="1283" toId="1284">
</dataflow>
<dataflow id="6043" from="temp_V_addr_41" to="temp_V_load_40" fromId="1284" toId="1285">
</dataflow>
<dataflow id="6044" from="zext_ln103_45" to="add_ln1117_40" fromId="1265" toId="1286">
</dataflow>
<dataflow id="6045" from="sext_ln203" to="add_ln1117_40" fromId="128" toId="1286">
</dataflow>
<dataflow id="6046" from="add_ln1117_40" to="sext_ln1117_113" fromId="1286" toId="1287">
</dataflow>
<dataflow id="6047" from="input_V" to="bias_V_addr_41" fromId="3373" toId="1288">
</dataflow>
<dataflow id="6048" from="sext_ln1117_113" to="bias_V_addr_41" fromId="1287" toId="1288">
</dataflow>
<dataflow id="6050" from="StgValue_6049" to="add_ln103_35" fromId="6049" toId="1289">
</dataflow>
<dataflow id="6051" from="select_ln103_3" to="add_ln103_35" fromId="207" toId="1289">
</dataflow>
<dataflow id="6052" from="add_ln103_35" to="zext_ln103_46" fromId="1289" toId="1290">
</dataflow>
<dataflow id="6053" from="temp_V_load_32" to="sext_ln1117_32" fromId="1099" toId="1291">
</dataflow>
<dataflow id="6054" from="bias_V_addr_33_read" to="sext_ln1118_143" fromId="1273" toId="1292">
</dataflow>
<dataflow id="6055" from="sext_ln1118_143" to="mul_ln1118_143" fromId="1292" toId="1293">
</dataflow>
<dataflow id="6056" from="sext_ln1117_32" to="mul_ln1118_143" fromId="1291" toId="1293">
</dataflow>
<dataflow id="6057" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_31" fromId="4311" toId="1294">
</dataflow>
<dataflow id="6058" from="mul_ln1118_143" to="trunc_ln708_31" fromId="1293" toId="1294">
</dataflow>
<dataflow id="6059" from="StgValue_4314" to="trunc_ln708_31" fromId="4314" toId="1294">
</dataflow>
<dataflow id="6060" from="StgValue_4316" to="trunc_ln708_31" fromId="4316" toId="1294">
</dataflow>
<dataflow id="6061" from="trunc_ln708_31" to="add_ln703_143" fromId="1294" toId="1295">
</dataflow>
<dataflow id="6062" from="add_ln703_142" to="add_ln703_143" fromId="1271" toId="1295">
</dataflow>
<dataflow id="6063" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_34_read" fromId="3508" toId="1297">
</dataflow>
<dataflow id="6064" from="bias_V_addr_34" to="bias_V_addr_34_read" fromId="1107" toId="1297">
</dataflow>
<dataflow id="6065" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_36_req" fromId="3386" toId="1298">
</dataflow>
<dataflow id="6066" from="bias_V_addr_35" to="bias_V_load_36_req" fromId="1133" toId="1298">
</dataflow>
<dataflow id="6067" from="StgValue_4007" to="bias_V_load_36_req" fromId="4007" toId="1298">
</dataflow>
<dataflow id="6068" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_37_req" fromId="3386" toId="1299">
</dataflow>
<dataflow id="6069" from="bias_V_addr_36" to="bias_V_load_37_req" fromId="1159" toId="1299">
</dataflow>
<dataflow id="6070" from="StgValue_4007" to="bias_V_load_37_req" fromId="4007" toId="1299">
</dataflow>
<dataflow id="6071" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_38_req" fromId="3386" toId="1300">
</dataflow>
<dataflow id="6072" from="bias_V_addr_37" to="bias_V_load_38_req" fromId="1185" toId="1300">
</dataflow>
<dataflow id="6073" from="StgValue_4007" to="bias_V_load_38_req" fromId="4007" toId="1300">
</dataflow>
<dataflow id="6074" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_39_req" fromId="3386" toId="1301">
</dataflow>
<dataflow id="6075" from="bias_V_addr_38" to="bias_V_load_39_req" fromId="1211" toId="1301">
</dataflow>
<dataflow id="6076" from="StgValue_4007" to="bias_V_load_39_req" fromId="4007" toId="1301">
</dataflow>
<dataflow id="6077" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_40_req" fromId="3386" toId="1302">
</dataflow>
<dataflow id="6078" from="bias_V_addr_39" to="bias_V_load_40_req" fromId="1237" toId="1302">
</dataflow>
<dataflow id="6079" from="StgValue_4007" to="bias_V_load_40_req" fromId="4007" toId="1302">
</dataflow>
<dataflow id="6080" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_41_req" fromId="3386" toId="1303">
</dataflow>
<dataflow id="6081" from="bias_V_addr_40" to="bias_V_load_41_req" fromId="1263" toId="1303">
</dataflow>
<dataflow id="6082" from="StgValue_4007" to="bias_V_load_41_req" fromId="4007" toId="1303">
</dataflow>
<dataflow id="6083" from="temp_V_addr_41" to="temp_V_load_40" fromId="1284" toId="1304">
</dataflow>
<dataflow id="6084" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_42_req" fromId="3386" toId="1305">
</dataflow>
<dataflow id="6085" from="bias_V_addr_41" to="bias_V_load_42_req" fromId="1288" toId="1305">
</dataflow>
<dataflow id="6086" from="StgValue_4007" to="bias_V_load_42_req" fromId="4007" toId="1305">
</dataflow>
<dataflow id="6087" from="select_ln75_16" to="add_ln92_62" fromId="301" toId="1306">
</dataflow>
<dataflow id="6088" from="zext_ln89_1" to="add_ln92_62" fromId="751" toId="1306">
</dataflow>
<dataflow id="6089" from="add_ln92_62" to="zext_ln97_35" fromId="1306" toId="1307">
</dataflow>
<dataflow id="6090" from="temp_V" to="temp_V_addr_42" fromId="104" toId="1308">
</dataflow>
<dataflow id="6091" from="StgValue_3531" to="temp_V_addr_42" fromId="3531" toId="1308">
</dataflow>
<dataflow id="6092" from="zext_ln97_35" to="temp_V_addr_42" fromId="1307" toId="1308">
</dataflow>
<dataflow id="6093" from="temp_V_addr_42" to="temp_V_load_41" fromId="1308" toId="1309">
</dataflow>
<dataflow id="6094" from="zext_ln103_46" to="add_ln1117_41" fromId="1290" toId="1310">
</dataflow>
<dataflow id="6095" from="sext_ln203" to="add_ln1117_41" fromId="128" toId="1310">
</dataflow>
<dataflow id="6096" from="add_ln1117_41" to="sext_ln1117_114" fromId="1310" toId="1311">
</dataflow>
<dataflow id="6097" from="input_V" to="bias_V_addr_42" fromId="3373" toId="1312">
</dataflow>
<dataflow id="6098" from="sext_ln1117_114" to="bias_V_addr_42" fromId="1311" toId="1312">
</dataflow>
<dataflow id="6099" from="select_ln75_17" to="add_ln92_63" fromId="303" toId="1313">
</dataflow>
<dataflow id="6100" from="sext_ln89_1" to="add_ln92_63" fromId="697" toId="1313">
</dataflow>
<dataflow id="6101" from="select_ln75_17" to="add_ln92_64" fromId="303" toId="1314">
</dataflow>
<dataflow id="6102" from="zext_ln77_1" to="add_ln92_64" fromId="724" toId="1314">
</dataflow>
<dataflow id="6103" from="select_ln75_17" to="add_ln92_65" fromId="303" toId="1315">
</dataflow>
<dataflow id="6104" from="zext_ln89_1" to="add_ln92_65" fromId="751" toId="1315">
</dataflow>
<dataflow id="6106" from="StgValue_6105" to="add_ln103_36" fromId="6105" toId="1316">
</dataflow>
<dataflow id="6107" from="select_ln103_3" to="add_ln103_36" fromId="207" toId="1316">
</dataflow>
<dataflow id="6108" from="add_ln103_36" to="zext_ln103_47" fromId="1316" toId="1317">
</dataflow>
<dataflow id="6109" from="add_ln703_143" to="sum_3_3_1_2" fromId="1295" toId="1318">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6110" from="br_ln99" to="sum_3_3_1_2" fromId="1296" toId="1318">
</dataflow>
<dataflow id="6111" from="add_ln703_142" to="sum_3_3_1_2" fromId="1271" toId="1318">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6112" from="br_ln91" to="sum_3_3_1_2" fromId="1272" toId="1318">
</dataflow>
<dataflow id="6113" from="and_ln91_2" to="br_ln91" fromId="419" toId="1319">
</dataflow>
<dataflow id="6114" from="temp_V_load_33" to="sext_ln1117_33" fromId="1125" toId="1320">
</dataflow>
<dataflow id="6115" from="bias_V_addr_34_read" to="sext_ln1118_144" fromId="1297" toId="1321">
</dataflow>
<dataflow id="6116" from="sext_ln1118_144" to="mul_ln1118_144" fromId="1321" toId="1322">
</dataflow>
<dataflow id="6117" from="sext_ln1117_33" to="mul_ln1118_144" fromId="1320" toId="1322">
</dataflow>
<dataflow id="6118" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_32" fromId="4311" toId="1323">
</dataflow>
<dataflow id="6119" from="mul_ln1118_144" to="trunc_ln708_32" fromId="1322" toId="1323">
</dataflow>
<dataflow id="6120" from="StgValue_4314" to="trunc_ln708_32" fromId="4314" toId="1323">
</dataflow>
<dataflow id="6121" from="StgValue_4316" to="trunc_ln708_32" fromId="4316" toId="1323">
</dataflow>
<dataflow id="6122" from="trunc_ln708_32" to="add_ln703_144" fromId="1323" toId="1324">
</dataflow>
<dataflow id="6123" from="sum_3_3_1_2" to="add_ln703_144" fromId="1318" toId="1324">
</dataflow>
<dataflow id="6124" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_35_read" fromId="3508" toId="1326">
</dataflow>
<dataflow id="6125" from="bias_V_addr_35" to="bias_V_addr_35_read" fromId="1133" toId="1326">
</dataflow>
<dataflow id="6126" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_37_req" fromId="3386" toId="1327">
</dataflow>
<dataflow id="6127" from="bias_V_addr_36" to="bias_V_load_37_req" fromId="1159" toId="1327">
</dataflow>
<dataflow id="6128" from="StgValue_4007" to="bias_V_load_37_req" fromId="4007" toId="1327">
</dataflow>
<dataflow id="6129" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_38_req" fromId="3386" toId="1328">
</dataflow>
<dataflow id="6130" from="bias_V_addr_37" to="bias_V_load_38_req" fromId="1185" toId="1328">
</dataflow>
<dataflow id="6131" from="StgValue_4007" to="bias_V_load_38_req" fromId="4007" toId="1328">
</dataflow>
<dataflow id="6132" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_39_req" fromId="3386" toId="1329">
</dataflow>
<dataflow id="6133" from="bias_V_addr_38" to="bias_V_load_39_req" fromId="1211" toId="1329">
</dataflow>
<dataflow id="6134" from="StgValue_4007" to="bias_V_load_39_req" fromId="4007" toId="1329">
</dataflow>
<dataflow id="6135" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_40_req" fromId="3386" toId="1330">
</dataflow>
<dataflow id="6136" from="bias_V_addr_39" to="bias_V_load_40_req" fromId="1237" toId="1330">
</dataflow>
<dataflow id="6137" from="StgValue_4007" to="bias_V_load_40_req" fromId="4007" toId="1330">
</dataflow>
<dataflow id="6138" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_41_req" fromId="3386" toId="1331">
</dataflow>
<dataflow id="6139" from="bias_V_addr_40" to="bias_V_load_41_req" fromId="1263" toId="1331">
</dataflow>
<dataflow id="6140" from="StgValue_4007" to="bias_V_load_41_req" fromId="4007" toId="1331">
</dataflow>
<dataflow id="6141" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_42_req" fromId="3386" toId="1332">
</dataflow>
<dataflow id="6142" from="bias_V_addr_41" to="bias_V_load_42_req" fromId="1288" toId="1332">
</dataflow>
<dataflow id="6143" from="StgValue_4007" to="bias_V_load_42_req" fromId="4007" toId="1332">
</dataflow>
<dataflow id="6144" from="temp_V_addr_42" to="temp_V_load_41" fromId="1308" toId="1333">
</dataflow>
<dataflow id="6145" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_43_req" fromId="3386" toId="1334">
</dataflow>
<dataflow id="6146" from="bias_V_addr_42" to="bias_V_load_43_req" fromId="1312" toId="1334">
</dataflow>
<dataflow id="6147" from="StgValue_4007" to="bias_V_load_43_req" fromId="4007" toId="1334">
</dataflow>
<dataflow id="6148" from="add_ln92_63" to="zext_ln97_36" fromId="1313" toId="1335">
</dataflow>
<dataflow id="6149" from="temp_V" to="temp_V_addr_43" fromId="104" toId="1336">
</dataflow>
<dataflow id="6150" from="StgValue_3531" to="temp_V_addr_43" fromId="3531" toId="1336">
</dataflow>
<dataflow id="6151" from="zext_ln97_36" to="temp_V_addr_43" fromId="1335" toId="1336">
</dataflow>
<dataflow id="6152" from="temp_V_addr_43" to="temp_V_load_42" fromId="1336" toId="1337">
</dataflow>
<dataflow id="6153" from="zext_ln103_47" to="add_ln1117_42" fromId="1317" toId="1338">
</dataflow>
<dataflow id="6154" from="sext_ln203" to="add_ln1117_42" fromId="128" toId="1338">
</dataflow>
<dataflow id="6155" from="add_ln1117_42" to="sext_ln1117_115" fromId="1338" toId="1339">
</dataflow>
<dataflow id="6156" from="input_V" to="bias_V_addr_43" fromId="3373" toId="1340">
</dataflow>
<dataflow id="6157" from="sext_ln1117_115" to="bias_V_addr_43" fromId="1339" toId="1340">
</dataflow>
<dataflow id="6159" from="StgValue_6158" to="add_ln103_37" fromId="6158" toId="1341">
</dataflow>
<dataflow id="6160" from="select_ln103_3" to="add_ln103_37" fromId="207" toId="1341">
</dataflow>
<dataflow id="6161" from="add_ln103_37" to="zext_ln103_48" fromId="1341" toId="1342">
</dataflow>
<dataflow id="6162" from="add_ln703_144" to="sum_3_3_2_0" fromId="1324" toId="1343">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6163" from="br_ln99" to="sum_3_3_2_0" fromId="1325" toId="1343">
</dataflow>
<dataflow id="6164" from="sum_3_3_1_2" to="sum_3_3_2_0" fromId="1318" toId="1343">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6165" from="br_ln91" to="sum_3_3_2_0" fromId="1319" toId="1343">
</dataflow>
<dataflow id="6166" from="select_ln75_4" to="br_ln91" fromId="275" toId="1344">
</dataflow>
<dataflow id="6167" from="temp_V_load_34" to="sext_ln1117_34" fromId="1151" toId="1345">
</dataflow>
<dataflow id="6168" from="bias_V_addr_35_read" to="sext_ln1118_145" fromId="1326" toId="1346">
</dataflow>
<dataflow id="6169" from="sext_ln1118_145" to="mul_ln1118_145" fromId="1346" toId="1347">
</dataflow>
<dataflow id="6170" from="sext_ln1117_34" to="mul_ln1118_145" fromId="1345" toId="1347">
</dataflow>
<dataflow id="6171" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_33" fromId="4311" toId="1348">
</dataflow>
<dataflow id="6172" from="mul_ln1118_145" to="trunc_ln708_33" fromId="1347" toId="1348">
</dataflow>
<dataflow id="6173" from="StgValue_4314" to="trunc_ln708_33" fromId="4314" toId="1348">
</dataflow>
<dataflow id="6174" from="StgValue_4316" to="trunc_ln708_33" fromId="4316" toId="1348">
</dataflow>
<dataflow id="6175" from="trunc_ln708_33" to="add_ln703_145" fromId="1348" toId="1349">
</dataflow>
<dataflow id="6176" from="sum_3_3_2_0" to="add_ln703_145" fromId="1343" toId="1349">
</dataflow>
<dataflow id="6177" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_36_read" fromId="3508" toId="1351">
</dataflow>
<dataflow id="6178" from="bias_V_addr_36" to="bias_V_addr_36_read" fromId="1159" toId="1351">
</dataflow>
<dataflow id="6179" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_38_req" fromId="3386" toId="1352">
</dataflow>
<dataflow id="6180" from="bias_V_addr_37" to="bias_V_load_38_req" fromId="1185" toId="1352">
</dataflow>
<dataflow id="6181" from="StgValue_4007" to="bias_V_load_38_req" fromId="4007" toId="1352">
</dataflow>
<dataflow id="6182" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_39_req" fromId="3386" toId="1353">
</dataflow>
<dataflow id="6183" from="bias_V_addr_38" to="bias_V_load_39_req" fromId="1211" toId="1353">
</dataflow>
<dataflow id="6184" from="StgValue_4007" to="bias_V_load_39_req" fromId="4007" toId="1353">
</dataflow>
<dataflow id="6185" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_40_req" fromId="3386" toId="1354">
</dataflow>
<dataflow id="6186" from="bias_V_addr_39" to="bias_V_load_40_req" fromId="1237" toId="1354">
</dataflow>
<dataflow id="6187" from="StgValue_4007" to="bias_V_load_40_req" fromId="4007" toId="1354">
</dataflow>
<dataflow id="6188" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_41_req" fromId="3386" toId="1355">
</dataflow>
<dataflow id="6189" from="bias_V_addr_40" to="bias_V_load_41_req" fromId="1263" toId="1355">
</dataflow>
<dataflow id="6190" from="StgValue_4007" to="bias_V_load_41_req" fromId="4007" toId="1355">
</dataflow>
<dataflow id="6191" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_42_req" fromId="3386" toId="1356">
</dataflow>
<dataflow id="6192" from="bias_V_addr_41" to="bias_V_load_42_req" fromId="1288" toId="1356">
</dataflow>
<dataflow id="6193" from="StgValue_4007" to="bias_V_load_42_req" fromId="4007" toId="1356">
</dataflow>
<dataflow id="6194" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_43_req" fromId="3386" toId="1357">
</dataflow>
<dataflow id="6195" from="bias_V_addr_42" to="bias_V_load_43_req" fromId="1312" toId="1357">
</dataflow>
<dataflow id="6196" from="StgValue_4007" to="bias_V_load_43_req" fromId="4007" toId="1357">
</dataflow>
<dataflow id="6197" from="temp_V_addr_43" to="temp_V_load_42" fromId="1336" toId="1358">
</dataflow>
<dataflow id="6198" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_44_req" fromId="3386" toId="1359">
</dataflow>
<dataflow id="6199" from="bias_V_addr_43" to="bias_V_load_44_req" fromId="1340" toId="1359">
</dataflow>
<dataflow id="6200" from="StgValue_4007" to="bias_V_load_44_req" fromId="4007" toId="1359">
</dataflow>
<dataflow id="6201" from="add_ln92_64" to="zext_ln97_37" fromId="1314" toId="1360">
</dataflow>
<dataflow id="6202" from="temp_V" to="temp_V_addr_44" fromId="104" toId="1361">
</dataflow>
<dataflow id="6203" from="StgValue_3531" to="temp_V_addr_44" fromId="3531" toId="1361">
</dataflow>
<dataflow id="6204" from="zext_ln97_37" to="temp_V_addr_44" fromId="1360" toId="1361">
</dataflow>
<dataflow id="6205" from="temp_V_addr_44" to="temp_V_load_43" fromId="1361" toId="1362">
</dataflow>
<dataflow id="6206" from="zext_ln103_48" to="add_ln1117_43" fromId="1342" toId="1363">
</dataflow>
<dataflow id="6207" from="sext_ln203" to="add_ln1117_43" fromId="128" toId="1363">
</dataflow>
<dataflow id="6208" from="add_ln1117_43" to="sext_ln1117_116" fromId="1363" toId="1364">
</dataflow>
<dataflow id="6209" from="input_V" to="bias_V_addr_44" fromId="3373" toId="1365">
</dataflow>
<dataflow id="6210" from="sext_ln1117_116" to="bias_V_addr_44" fromId="1364" toId="1365">
</dataflow>
<dataflow id="6212" from="StgValue_6211" to="add_ln103_38" fromId="6211" toId="1366">
</dataflow>
<dataflow id="6213" from="select_ln103_3" to="add_ln103_38" fromId="207" toId="1366">
</dataflow>
<dataflow id="6214" from="add_ln103_38" to="zext_ln103_49" fromId="1366" toId="1367">
</dataflow>
<dataflow id="6215" from="add_ln703_145" to="sum_3_3_2_1" fromId="1349" toId="1368">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6216" from="br_ln99" to="sum_3_3_2_1" fromId="1350" toId="1368">
</dataflow>
<dataflow id="6217" from="sum_3_3_2_0" to="sum_3_3_2_1" fromId="1343" toId="1368">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6218" from="br_ln91" to="sum_3_3_2_1" fromId="1344" toId="1368">
</dataflow>
<dataflow id="6219" from="and_ln91_3" to="br_ln91" fromId="458" toId="1369">
</dataflow>
<dataflow id="6220" from="temp_V_load_35" to="sext_ln1117_35" fromId="1177" toId="1370">
</dataflow>
<dataflow id="6221" from="bias_V_addr_36_read" to="sext_ln1118_146" fromId="1351" toId="1371">
</dataflow>
<dataflow id="6222" from="sext_ln1118_146" to="mul_ln1118_146" fromId="1371" toId="1372">
</dataflow>
<dataflow id="6223" from="sext_ln1117_35" to="mul_ln1118_146" fromId="1370" toId="1372">
</dataflow>
<dataflow id="6224" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_34" fromId="4311" toId="1373">
</dataflow>
<dataflow id="6225" from="mul_ln1118_146" to="trunc_ln708_34" fromId="1372" toId="1373">
</dataflow>
<dataflow id="6226" from="StgValue_4314" to="trunc_ln708_34" fromId="4314" toId="1373">
</dataflow>
<dataflow id="6227" from="StgValue_4316" to="trunc_ln708_34" fromId="4316" toId="1373">
</dataflow>
<dataflow id="6228" from="trunc_ln708_34" to="add_ln703_146" fromId="1373" toId="1374">
</dataflow>
<dataflow id="6229" from="sum_3_3_2_1" to="add_ln703_146" fromId="1368" toId="1374">
</dataflow>
<dataflow id="6230" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_37_read" fromId="3508" toId="1376">
</dataflow>
<dataflow id="6231" from="bias_V_addr_37" to="bias_V_addr_37_read" fromId="1185" toId="1376">
</dataflow>
<dataflow id="6232" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_39_req" fromId="3386" toId="1377">
</dataflow>
<dataflow id="6233" from="bias_V_addr_38" to="bias_V_load_39_req" fromId="1211" toId="1377">
</dataflow>
<dataflow id="6234" from="StgValue_4007" to="bias_V_load_39_req" fromId="4007" toId="1377">
</dataflow>
<dataflow id="6235" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_40_req" fromId="3386" toId="1378">
</dataflow>
<dataflow id="6236" from="bias_V_addr_39" to="bias_V_load_40_req" fromId="1237" toId="1378">
</dataflow>
<dataflow id="6237" from="StgValue_4007" to="bias_V_load_40_req" fromId="4007" toId="1378">
</dataflow>
<dataflow id="6238" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_41_req" fromId="3386" toId="1379">
</dataflow>
<dataflow id="6239" from="bias_V_addr_40" to="bias_V_load_41_req" fromId="1263" toId="1379">
</dataflow>
<dataflow id="6240" from="StgValue_4007" to="bias_V_load_41_req" fromId="4007" toId="1379">
</dataflow>
<dataflow id="6241" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_42_req" fromId="3386" toId="1380">
</dataflow>
<dataflow id="6242" from="bias_V_addr_41" to="bias_V_load_42_req" fromId="1288" toId="1380">
</dataflow>
<dataflow id="6243" from="StgValue_4007" to="bias_V_load_42_req" fromId="4007" toId="1380">
</dataflow>
<dataflow id="6244" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_43_req" fromId="3386" toId="1381">
</dataflow>
<dataflow id="6245" from="bias_V_addr_42" to="bias_V_load_43_req" fromId="1312" toId="1381">
</dataflow>
<dataflow id="6246" from="StgValue_4007" to="bias_V_load_43_req" fromId="4007" toId="1381">
</dataflow>
<dataflow id="6247" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_44_req" fromId="3386" toId="1382">
</dataflow>
<dataflow id="6248" from="bias_V_addr_43" to="bias_V_load_44_req" fromId="1340" toId="1382">
</dataflow>
<dataflow id="6249" from="StgValue_4007" to="bias_V_load_44_req" fromId="4007" toId="1382">
</dataflow>
<dataflow id="6250" from="temp_V_addr_44" to="temp_V_load_43" fromId="1361" toId="1383">
</dataflow>
<dataflow id="6251" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_45_req" fromId="3386" toId="1384">
</dataflow>
<dataflow id="6252" from="bias_V_addr_44" to="bias_V_load_45_req" fromId="1365" toId="1384">
</dataflow>
<dataflow id="6253" from="StgValue_4007" to="bias_V_load_45_req" fromId="4007" toId="1384">
</dataflow>
<dataflow id="6254" from="add_ln92_65" to="zext_ln97_38" fromId="1315" toId="1385">
</dataflow>
<dataflow id="6255" from="temp_V" to="temp_V_addr_45" fromId="104" toId="1386">
</dataflow>
<dataflow id="6256" from="StgValue_3531" to="temp_V_addr_45" fromId="3531" toId="1386">
</dataflow>
<dataflow id="6257" from="zext_ln97_38" to="temp_V_addr_45" fromId="1385" toId="1386">
</dataflow>
<dataflow id="6258" from="temp_V_addr_45" to="temp_V_load_44" fromId="1386" toId="1387">
</dataflow>
<dataflow id="6259" from="zext_ln103_49" to="add_ln1117_44" fromId="1367" toId="1388">
</dataflow>
<dataflow id="6260" from="sext_ln203" to="add_ln1117_44" fromId="128" toId="1388">
</dataflow>
<dataflow id="6261" from="add_ln1117_44" to="sext_ln1117_117" fromId="1388" toId="1389">
</dataflow>
<dataflow id="6262" from="input_V" to="bias_V_addr_45" fromId="3373" toId="1390">
</dataflow>
<dataflow id="6263" from="sext_ln1117_117" to="bias_V_addr_45" fromId="1389" toId="1390">
</dataflow>
<dataflow id="6265" from="StgValue_6264" to="add_ln103_39" fromId="6264" toId="1391">
</dataflow>
<dataflow id="6266" from="select_ln103_3" to="add_ln103_39" fromId="207" toId="1391">
</dataflow>
<dataflow id="6267" from="add_ln103_39" to="zext_ln103_50" fromId="1391" toId="1392">
</dataflow>
<dataflow id="6268" from="add_ln89" to="sext_ln89" fromId="322" toId="1393">
</dataflow>
<dataflow id="6269" from="add_ln703_146" to="sum_3_3_2_2" fromId="1374" toId="1394">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6270" from="br_ln99" to="sum_3_3_2_2" fromId="1375" toId="1394">
</dataflow>
<dataflow id="6271" from="sum_3_3_2_1" to="sum_3_3_2_2" fromId="1368" toId="1394">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6272" from="br_ln91" to="sum_3_3_2_2" fromId="1369" toId="1394">
</dataflow>
<dataflow id="6273" from="and_ln91" to="br_ln91" fromId="325" toId="1395">
</dataflow>
<dataflow id="6274" from="temp_V_load_36" to="sext_ln1117_36" fromId="1203" toId="1396">
</dataflow>
<dataflow id="6275" from="bias_V_addr_37_read" to="sext_ln1118_147" fromId="1376" toId="1397">
</dataflow>
<dataflow id="6276" from="sext_ln1118_147" to="mul_ln1118_147" fromId="1397" toId="1398">
</dataflow>
<dataflow id="6277" from="sext_ln1117_36" to="mul_ln1118_147" fromId="1396" toId="1398">
</dataflow>
<dataflow id="6278" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_35" fromId="4311" toId="1399">
</dataflow>
<dataflow id="6279" from="mul_ln1118_147" to="trunc_ln708_35" fromId="1398" toId="1399">
</dataflow>
<dataflow id="6280" from="StgValue_4314" to="trunc_ln708_35" fromId="4314" toId="1399">
</dataflow>
<dataflow id="6281" from="StgValue_4316" to="trunc_ln708_35" fromId="4316" toId="1399">
</dataflow>
<dataflow id="6282" from="trunc_ln708_35" to="add_ln703_147" fromId="1399" toId="1400">
</dataflow>
<dataflow id="6283" from="sum_3_3_2_2" to="add_ln703_147" fromId="1394" toId="1400">
</dataflow>
<dataflow id="6284" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_38_read" fromId="3508" toId="1402">
</dataflow>
<dataflow id="6285" from="bias_V_addr_38" to="bias_V_addr_38_read" fromId="1211" toId="1402">
</dataflow>
<dataflow id="6286" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_40_req" fromId="3386" toId="1403">
</dataflow>
<dataflow id="6287" from="bias_V_addr_39" to="bias_V_load_40_req" fromId="1237" toId="1403">
</dataflow>
<dataflow id="6288" from="StgValue_4007" to="bias_V_load_40_req" fromId="4007" toId="1403">
</dataflow>
<dataflow id="6289" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_41_req" fromId="3386" toId="1404">
</dataflow>
<dataflow id="6290" from="bias_V_addr_40" to="bias_V_load_41_req" fromId="1263" toId="1404">
</dataflow>
<dataflow id="6291" from="StgValue_4007" to="bias_V_load_41_req" fromId="4007" toId="1404">
</dataflow>
<dataflow id="6292" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_42_req" fromId="3386" toId="1405">
</dataflow>
<dataflow id="6293" from="bias_V_addr_41" to="bias_V_load_42_req" fromId="1288" toId="1405">
</dataflow>
<dataflow id="6294" from="StgValue_4007" to="bias_V_load_42_req" fromId="4007" toId="1405">
</dataflow>
<dataflow id="6295" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_43_req" fromId="3386" toId="1406">
</dataflow>
<dataflow id="6296" from="bias_V_addr_42" to="bias_V_load_43_req" fromId="1312" toId="1406">
</dataflow>
<dataflow id="6297" from="StgValue_4007" to="bias_V_load_43_req" fromId="4007" toId="1406">
</dataflow>
<dataflow id="6298" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_44_req" fromId="3386" toId="1407">
</dataflow>
<dataflow id="6299" from="bias_V_addr_43" to="bias_V_load_44_req" fromId="1340" toId="1407">
</dataflow>
<dataflow id="6300" from="StgValue_4007" to="bias_V_load_44_req" fromId="4007" toId="1407">
</dataflow>
<dataflow id="6301" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_45_req" fromId="3386" toId="1408">
</dataflow>
<dataflow id="6302" from="bias_V_addr_44" to="bias_V_load_45_req" fromId="1365" toId="1408">
</dataflow>
<dataflow id="6303" from="StgValue_4007" to="bias_V_load_45_req" fromId="4007" toId="1408">
</dataflow>
<dataflow id="6304" from="temp_V_addr_45" to="temp_V_load_44" fromId="1386" toId="1409">
</dataflow>
<dataflow id="6305" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_46_req" fromId="3386" toId="1410">
</dataflow>
<dataflow id="6306" from="bias_V_addr_45" to="bias_V_load_46_req" fromId="1390" toId="1410">
</dataflow>
<dataflow id="6307" from="StgValue_4007" to="bias_V_load_46_req" fromId="4007" toId="1410">
</dataflow>
<dataflow id="6308" from="select_ln75_18" to="add_ln92_66" fromId="305" toId="1411">
</dataflow>
<dataflow id="6309" from="sext_ln89" to="add_ln92_66" fromId="1393" toId="1411">
</dataflow>
<dataflow id="6310" from="add_ln92_66" to="zext_ln97_39" fromId="1411" toId="1412">
</dataflow>
<dataflow id="6311" from="temp_V" to="temp_V_addr_46" fromId="104" toId="1413">
</dataflow>
<dataflow id="6312" from="StgValue_3531" to="temp_V_addr_46" fromId="3531" toId="1413">
</dataflow>
<dataflow id="6313" from="zext_ln97_39" to="temp_V_addr_46" fromId="1412" toId="1413">
</dataflow>
<dataflow id="6314" from="temp_V_addr_46" to="temp_V_load_45" fromId="1413" toId="1414">
</dataflow>
<dataflow id="6315" from="zext_ln103_50" to="add_ln1117_45" fromId="1392" toId="1415">
</dataflow>
<dataflow id="6316" from="sext_ln203" to="add_ln1117_45" fromId="128" toId="1415">
</dataflow>
<dataflow id="6317" from="add_ln1117_45" to="sext_ln1117_118" fromId="1415" toId="1416">
</dataflow>
<dataflow id="6318" from="input_V" to="bias_V_addr_46" fromId="3373" toId="1417">
</dataflow>
<dataflow id="6319" from="sext_ln1117_118" to="bias_V_addr_46" fromId="1416" toId="1417">
</dataflow>
<dataflow id="6321" from="StgValue_6320" to="add_ln103_40" fromId="6320" toId="1418">
</dataflow>
<dataflow id="6322" from="select_ln103_3" to="add_ln103_40" fromId="207" toId="1418">
</dataflow>
<dataflow id="6323" from="add_ln103_40" to="zext_ln103_51" fromId="1418" toId="1419">
</dataflow>
<dataflow id="6324" from="select_ln75" to="zext_ln77" fromId="215" toId="1420">
</dataflow>
<dataflow id="6325" from="add_ln703_147" to="sum_3_4_0_0" fromId="1400" toId="1421">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6326" from="br_ln99" to="sum_3_4_0_0" fromId="1401" toId="1421">
</dataflow>
<dataflow id="6327" from="sum_3_3_2_2" to="sum_3_4_0_0" fromId="1394" toId="1421">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6328" from="br_ln91" to="sum_3_4_0_0" fromId="1395" toId="1421">
</dataflow>
<dataflow id="6329" from="select_ln75_2" to="br_ln91" fromId="218" toId="1422">
</dataflow>
<dataflow id="6330" from="temp_V_load_37" to="sext_ln1117_37" fromId="1229" toId="1423">
</dataflow>
<dataflow id="6331" from="bias_V_addr_38_read" to="sext_ln1118_148" fromId="1402" toId="1424">
</dataflow>
<dataflow id="6332" from="sext_ln1118_148" to="mul_ln1118_148" fromId="1424" toId="1425">
</dataflow>
<dataflow id="6333" from="sext_ln1117_37" to="mul_ln1118_148" fromId="1423" toId="1425">
</dataflow>
<dataflow id="6334" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_36" fromId="4311" toId="1426">
</dataflow>
<dataflow id="6335" from="mul_ln1118_148" to="trunc_ln708_36" fromId="1425" toId="1426">
</dataflow>
<dataflow id="6336" from="StgValue_4314" to="trunc_ln708_36" fromId="4314" toId="1426">
</dataflow>
<dataflow id="6337" from="StgValue_4316" to="trunc_ln708_36" fromId="4316" toId="1426">
</dataflow>
<dataflow id="6338" from="trunc_ln708_36" to="add_ln703_148" fromId="1426" toId="1427">
</dataflow>
<dataflow id="6339" from="sum_3_4_0_0" to="add_ln703_148" fromId="1421" toId="1427">
</dataflow>
<dataflow id="6340" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_39_read" fromId="3508" toId="1429">
</dataflow>
<dataflow id="6341" from="bias_V_addr_39" to="bias_V_addr_39_read" fromId="1237" toId="1429">
</dataflow>
<dataflow id="6342" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_41_req" fromId="3386" toId="1430">
</dataflow>
<dataflow id="6343" from="bias_V_addr_40" to="bias_V_load_41_req" fromId="1263" toId="1430">
</dataflow>
<dataflow id="6344" from="StgValue_4007" to="bias_V_load_41_req" fromId="4007" toId="1430">
</dataflow>
<dataflow id="6345" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_42_req" fromId="3386" toId="1431">
</dataflow>
<dataflow id="6346" from="bias_V_addr_41" to="bias_V_load_42_req" fromId="1288" toId="1431">
</dataflow>
<dataflow id="6347" from="StgValue_4007" to="bias_V_load_42_req" fromId="4007" toId="1431">
</dataflow>
<dataflow id="6348" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_43_req" fromId="3386" toId="1432">
</dataflow>
<dataflow id="6349" from="bias_V_addr_42" to="bias_V_load_43_req" fromId="1312" toId="1432">
</dataflow>
<dataflow id="6350" from="StgValue_4007" to="bias_V_load_43_req" fromId="4007" toId="1432">
</dataflow>
<dataflow id="6351" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_44_req" fromId="3386" toId="1433">
</dataflow>
<dataflow id="6352" from="bias_V_addr_43" to="bias_V_load_44_req" fromId="1340" toId="1433">
</dataflow>
<dataflow id="6353" from="StgValue_4007" to="bias_V_load_44_req" fromId="4007" toId="1433">
</dataflow>
<dataflow id="6354" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_45_req" fromId="3386" toId="1434">
</dataflow>
<dataflow id="6355" from="bias_V_addr_44" to="bias_V_load_45_req" fromId="1365" toId="1434">
</dataflow>
<dataflow id="6356" from="StgValue_4007" to="bias_V_load_45_req" fromId="4007" toId="1434">
</dataflow>
<dataflow id="6357" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_46_req" fromId="3386" toId="1435">
</dataflow>
<dataflow id="6358" from="bias_V_addr_45" to="bias_V_load_46_req" fromId="1390" toId="1435">
</dataflow>
<dataflow id="6359" from="StgValue_4007" to="bias_V_load_46_req" fromId="4007" toId="1435">
</dataflow>
<dataflow id="6360" from="temp_V_addr_46" to="temp_V_load_45" fromId="1413" toId="1436">
</dataflow>
<dataflow id="6361" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_47_req" fromId="3386" toId="1437">
</dataflow>
<dataflow id="6362" from="bias_V_addr_46" to="bias_V_load_47_req" fromId="1417" toId="1437">
</dataflow>
<dataflow id="6363" from="StgValue_4007" to="bias_V_load_47_req" fromId="4007" toId="1437">
</dataflow>
<dataflow id="6364" from="select_ln75_18" to="add_ln92_67" fromId="305" toId="1438">
</dataflow>
<dataflow id="6365" from="zext_ln77" to="add_ln92_67" fromId="1420" toId="1438">
</dataflow>
<dataflow id="6366" from="add_ln92_67" to="zext_ln97_40" fromId="1438" toId="1439">
</dataflow>
<dataflow id="6367" from="temp_V" to="temp_V_addr_47" fromId="104" toId="1440">
</dataflow>
<dataflow id="6368" from="StgValue_3531" to="temp_V_addr_47" fromId="3531" toId="1440">
</dataflow>
<dataflow id="6369" from="zext_ln97_40" to="temp_V_addr_47" fromId="1439" toId="1440">
</dataflow>
<dataflow id="6370" from="temp_V_addr_47" to="temp_V_load_46" fromId="1440" toId="1441">
</dataflow>
<dataflow id="6371" from="zext_ln103_51" to="add_ln1117_46" fromId="1419" toId="1442">
</dataflow>
<dataflow id="6372" from="sext_ln203" to="add_ln1117_46" fromId="128" toId="1442">
</dataflow>
<dataflow id="6373" from="add_ln1117_46" to="sext_ln1117_119" fromId="1442" toId="1443">
</dataflow>
<dataflow id="6374" from="input_V" to="bias_V_addr_47" fromId="3373" toId="1444">
</dataflow>
<dataflow id="6375" from="sext_ln1117_119" to="bias_V_addr_47" fromId="1443" toId="1444">
</dataflow>
<dataflow id="6377" from="StgValue_6376" to="add_ln103_41" fromId="6376" toId="1445">
</dataflow>
<dataflow id="6378" from="select_ln103_3" to="add_ln103_41" fromId="207" toId="1445">
</dataflow>
<dataflow id="6379" from="add_ln103_41" to="zext_ln103_52" fromId="1445" toId="1446">
</dataflow>
<dataflow id="6380" from="w" to="zext_ln89" fromId="350" toId="1447">
</dataflow>
<dataflow id="6381" from="add_ln703_148" to="sum_3_4_0_1" fromId="1427" toId="1448">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6382" from="br_ln99" to="sum_3_4_0_1" fromId="1428" toId="1448">
</dataflow>
<dataflow id="6383" from="sum_3_4_0_0" to="sum_3_4_0_1" fromId="1421" toId="1448">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6384" from="br_ln91" to="sum_3_4_0_1" fromId="1422" toId="1448">
</dataflow>
<dataflow id="6385" from="and_ln91_1" to="br_ln91" fromId="355" toId="1449">
</dataflow>
<dataflow id="6386" from="temp_V_load_38" to="sext_ln1117_38" fromId="1255" toId="1450">
</dataflow>
<dataflow id="6387" from="bias_V_addr_39_read" to="sext_ln1118_149" fromId="1429" toId="1451">
</dataflow>
<dataflow id="6388" from="sext_ln1118_149" to="mul_ln1118_149" fromId="1451" toId="1452">
</dataflow>
<dataflow id="6389" from="sext_ln1117_38" to="mul_ln1118_149" fromId="1450" toId="1452">
</dataflow>
<dataflow id="6390" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_37" fromId="4311" toId="1453">
</dataflow>
<dataflow id="6391" from="mul_ln1118_149" to="trunc_ln708_37" fromId="1452" toId="1453">
</dataflow>
<dataflow id="6392" from="StgValue_4314" to="trunc_ln708_37" fromId="4314" toId="1453">
</dataflow>
<dataflow id="6393" from="StgValue_4316" to="trunc_ln708_37" fromId="4316" toId="1453">
</dataflow>
<dataflow id="6394" from="trunc_ln708_37" to="add_ln703_149" fromId="1453" toId="1454">
</dataflow>
<dataflow id="6395" from="sum_3_4_0_1" to="add_ln703_149" fromId="1448" toId="1454">
</dataflow>
<dataflow id="6396" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_40_read" fromId="3508" toId="1456">
</dataflow>
<dataflow id="6397" from="bias_V_addr_40" to="bias_V_addr_40_read" fromId="1263" toId="1456">
</dataflow>
<dataflow id="6398" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_42_req" fromId="3386" toId="1457">
</dataflow>
<dataflow id="6399" from="bias_V_addr_41" to="bias_V_load_42_req" fromId="1288" toId="1457">
</dataflow>
<dataflow id="6400" from="StgValue_4007" to="bias_V_load_42_req" fromId="4007" toId="1457">
</dataflow>
<dataflow id="6401" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_43_req" fromId="3386" toId="1458">
</dataflow>
<dataflow id="6402" from="bias_V_addr_42" to="bias_V_load_43_req" fromId="1312" toId="1458">
</dataflow>
<dataflow id="6403" from="StgValue_4007" to="bias_V_load_43_req" fromId="4007" toId="1458">
</dataflow>
<dataflow id="6404" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_44_req" fromId="3386" toId="1459">
</dataflow>
<dataflow id="6405" from="bias_V_addr_43" to="bias_V_load_44_req" fromId="1340" toId="1459">
</dataflow>
<dataflow id="6406" from="StgValue_4007" to="bias_V_load_44_req" fromId="4007" toId="1459">
</dataflow>
<dataflow id="6407" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_45_req" fromId="3386" toId="1460">
</dataflow>
<dataflow id="6408" from="bias_V_addr_44" to="bias_V_load_45_req" fromId="1365" toId="1460">
</dataflow>
<dataflow id="6409" from="StgValue_4007" to="bias_V_load_45_req" fromId="4007" toId="1460">
</dataflow>
<dataflow id="6410" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_46_req" fromId="3386" toId="1461">
</dataflow>
<dataflow id="6411" from="bias_V_addr_45" to="bias_V_load_46_req" fromId="1390" toId="1461">
</dataflow>
<dataflow id="6412" from="StgValue_4007" to="bias_V_load_46_req" fromId="4007" toId="1461">
</dataflow>
<dataflow id="6413" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_47_req" fromId="3386" toId="1462">
</dataflow>
<dataflow id="6414" from="bias_V_addr_46" to="bias_V_load_47_req" fromId="1417" toId="1462">
</dataflow>
<dataflow id="6415" from="StgValue_4007" to="bias_V_load_47_req" fromId="4007" toId="1462">
</dataflow>
<dataflow id="6416" from="temp_V_addr_47" to="temp_V_load_46" fromId="1440" toId="1463">
</dataflow>
<dataflow id="6417" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_48_req" fromId="3386" toId="1464">
</dataflow>
<dataflow id="6418" from="bias_V_addr_47" to="bias_V_load_48_req" fromId="1444" toId="1464">
</dataflow>
<dataflow id="6419" from="StgValue_4007" to="bias_V_load_48_req" fromId="4007" toId="1464">
</dataflow>
<dataflow id="6420" from="select_ln75_18" to="add_ln92_68" fromId="305" toId="1465">
</dataflow>
<dataflow id="6421" from="zext_ln89" to="add_ln92_68" fromId="1447" toId="1465">
</dataflow>
<dataflow id="6422" from="add_ln92_68" to="zext_ln97_41" fromId="1465" toId="1466">
</dataflow>
<dataflow id="6423" from="temp_V" to="temp_V_addr_48" fromId="104" toId="1467">
</dataflow>
<dataflow id="6424" from="StgValue_3531" to="temp_V_addr_48" fromId="3531" toId="1467">
</dataflow>
<dataflow id="6425" from="zext_ln97_41" to="temp_V_addr_48" fromId="1466" toId="1467">
</dataflow>
<dataflow id="6426" from="temp_V_addr_48" to="temp_V_load_47" fromId="1467" toId="1468">
</dataflow>
<dataflow id="6427" from="zext_ln103_52" to="add_ln1117_47" fromId="1446" toId="1469">
</dataflow>
<dataflow id="6428" from="sext_ln203" to="add_ln1117_47" fromId="128" toId="1469">
</dataflow>
<dataflow id="6429" from="add_ln1117_47" to="sext_ln1117_120" fromId="1469" toId="1470">
</dataflow>
<dataflow id="6430" from="input_V" to="bias_V_addr_48" fromId="3373" toId="1471">
</dataflow>
<dataflow id="6431" from="sext_ln1117_120" to="bias_V_addr_48" fromId="1470" toId="1471">
</dataflow>
<dataflow id="6433" from="StgValue_6432" to="add_ln103_42" fromId="6432" toId="1472">
</dataflow>
<dataflow id="6434" from="select_ln103_3" to="add_ln103_42" fromId="207" toId="1472">
</dataflow>
<dataflow id="6435" from="add_ln103_42" to="zext_ln103_53" fromId="1472" toId="1473">
</dataflow>
<dataflow id="6436" from="add_ln703_149" to="sum_3_4_0_2" fromId="1454" toId="1474">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6437" from="br_ln99" to="sum_3_4_0_2" fromId="1455" toId="1474">
</dataflow>
<dataflow id="6438" from="sum_3_4_0_1" to="sum_3_4_0_2" fromId="1448" toId="1474">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6439" from="br_ln91" to="sum_3_4_0_2" fromId="1449" toId="1474">
</dataflow>
<dataflow id="6440" from="icmp_ln91_1" to="br_ln91" fromId="324" toId="1475">
</dataflow>
<dataflow id="6441" from="temp_V_load_39" to="sext_ln1117_39" fromId="1280" toId="1476">
</dataflow>
<dataflow id="6442" from="bias_V_addr_40_read" to="sext_ln1118_150" fromId="1456" toId="1477">
</dataflow>
<dataflow id="6443" from="sext_ln1118_150" to="mul_ln1118_150" fromId="1477" toId="1478">
</dataflow>
<dataflow id="6444" from="sext_ln1117_39" to="mul_ln1118_150" fromId="1476" toId="1478">
</dataflow>
<dataflow id="6445" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_38" fromId="4311" toId="1479">
</dataflow>
<dataflow id="6446" from="mul_ln1118_150" to="trunc_ln708_38" fromId="1478" toId="1479">
</dataflow>
<dataflow id="6447" from="StgValue_4314" to="trunc_ln708_38" fromId="4314" toId="1479">
</dataflow>
<dataflow id="6448" from="StgValue_4316" to="trunc_ln708_38" fromId="4316" toId="1479">
</dataflow>
<dataflow id="6449" from="trunc_ln708_38" to="add_ln703_150" fromId="1479" toId="1480">
</dataflow>
<dataflow id="6450" from="sum_3_4_0_2" to="add_ln703_150" fromId="1474" toId="1480">
</dataflow>
<dataflow id="6451" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_41_read" fromId="3508" toId="1482">
</dataflow>
<dataflow id="6452" from="bias_V_addr_41" to="bias_V_addr_41_read" fromId="1288" toId="1482">
</dataflow>
<dataflow id="6453" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_43_req" fromId="3386" toId="1483">
</dataflow>
<dataflow id="6454" from="bias_V_addr_42" to="bias_V_load_43_req" fromId="1312" toId="1483">
</dataflow>
<dataflow id="6455" from="StgValue_4007" to="bias_V_load_43_req" fromId="4007" toId="1483">
</dataflow>
<dataflow id="6456" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_44_req" fromId="3386" toId="1484">
</dataflow>
<dataflow id="6457" from="bias_V_addr_43" to="bias_V_load_44_req" fromId="1340" toId="1484">
</dataflow>
<dataflow id="6458" from="StgValue_4007" to="bias_V_load_44_req" fromId="4007" toId="1484">
</dataflow>
<dataflow id="6459" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_45_req" fromId="3386" toId="1485">
</dataflow>
<dataflow id="6460" from="bias_V_addr_44" to="bias_V_load_45_req" fromId="1365" toId="1485">
</dataflow>
<dataflow id="6461" from="StgValue_4007" to="bias_V_load_45_req" fromId="4007" toId="1485">
</dataflow>
<dataflow id="6462" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_46_req" fromId="3386" toId="1486">
</dataflow>
<dataflow id="6463" from="bias_V_addr_45" to="bias_V_load_46_req" fromId="1390" toId="1486">
</dataflow>
<dataflow id="6464" from="StgValue_4007" to="bias_V_load_46_req" fromId="4007" toId="1486">
</dataflow>
<dataflow id="6465" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_47_req" fromId="3386" toId="1487">
</dataflow>
<dataflow id="6466" from="bias_V_addr_46" to="bias_V_load_47_req" fromId="1417" toId="1487">
</dataflow>
<dataflow id="6467" from="StgValue_4007" to="bias_V_load_47_req" fromId="4007" toId="1487">
</dataflow>
<dataflow id="6468" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_48_req" fromId="3386" toId="1488">
</dataflow>
<dataflow id="6469" from="bias_V_addr_47" to="bias_V_load_48_req" fromId="1444" toId="1488">
</dataflow>
<dataflow id="6470" from="StgValue_4007" to="bias_V_load_48_req" fromId="4007" toId="1488">
</dataflow>
<dataflow id="6471" from="temp_V_addr_48" to="temp_V_load_47" fromId="1467" toId="1489">
</dataflow>
<dataflow id="6472" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_49_req" fromId="3386" toId="1490">
</dataflow>
<dataflow id="6473" from="bias_V_addr_48" to="bias_V_load_49_req" fromId="1471" toId="1490">
</dataflow>
<dataflow id="6474" from="StgValue_4007" to="bias_V_load_49_req" fromId="4007" toId="1490">
</dataflow>
<dataflow id="6475" from="select_ln75_19" to="add_ln92_69" fromId="306" toId="1491">
</dataflow>
<dataflow id="6476" from="sext_ln89" to="add_ln92_69" fromId="1393" toId="1491">
</dataflow>
<dataflow id="6477" from="add_ln92_69" to="zext_ln97_42" fromId="1491" toId="1492">
</dataflow>
<dataflow id="6478" from="temp_V" to="temp_V_addr_49" fromId="104" toId="1493">
</dataflow>
<dataflow id="6479" from="StgValue_3531" to="temp_V_addr_49" fromId="3531" toId="1493">
</dataflow>
<dataflow id="6480" from="zext_ln97_42" to="temp_V_addr_49" fromId="1492" toId="1493">
</dataflow>
<dataflow id="6481" from="temp_V_addr_49" to="temp_V_load_48" fromId="1493" toId="1494">
</dataflow>
<dataflow id="6482" from="zext_ln103_53" to="add_ln1117_48" fromId="1473" toId="1495">
</dataflow>
<dataflow id="6483" from="sext_ln203" to="add_ln1117_48" fromId="128" toId="1495">
</dataflow>
<dataflow id="6484" from="add_ln1117_48" to="sext_ln1117_121" fromId="1495" toId="1496">
</dataflow>
<dataflow id="6485" from="input_V" to="bias_V_addr_49" fromId="3373" toId="1497">
</dataflow>
<dataflow id="6486" from="sext_ln1117_121" to="bias_V_addr_49" fromId="1496" toId="1497">
</dataflow>
<dataflow id="6488" from="StgValue_6487" to="add_ln103_43" fromId="6487" toId="1498">
</dataflow>
<dataflow id="6489" from="select_ln103_3" to="add_ln103_43" fromId="207" toId="1498">
</dataflow>
<dataflow id="6490" from="add_ln103_43" to="zext_ln103_54" fromId="1498" toId="1499">
</dataflow>
<dataflow id="6491" from="add_ln703_150" to="sum_3_4_1_0" fromId="1480" toId="1500">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6492" from="br_ln99" to="sum_3_4_1_0" fromId="1481" toId="1500">
</dataflow>
<dataflow id="6493" from="sum_3_4_0_2" to="sum_3_4_1_0" fromId="1474" toId="1500">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6494" from="br_ln91" to="sum_3_4_1_0" fromId="1475" toId="1500">
</dataflow>
<dataflow id="6495" from="temp_V_load_40" to="sext_ln1117_40" fromId="1304" toId="1501">
</dataflow>
<dataflow id="6496" from="bias_V_addr_41_read" to="sext_ln1118_151" fromId="1482" toId="1502">
</dataflow>
<dataflow id="6497" from="sext_ln1118_151" to="mul_ln1118_151" fromId="1502" toId="1503">
</dataflow>
<dataflow id="6498" from="sext_ln1117_40" to="mul_ln1118_151" fromId="1501" toId="1503">
</dataflow>
<dataflow id="6499" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_39" fromId="4311" toId="1504">
</dataflow>
<dataflow id="6500" from="mul_ln1118_151" to="trunc_ln708_39" fromId="1503" toId="1504">
</dataflow>
<dataflow id="6501" from="StgValue_4314" to="trunc_ln708_39" fromId="4314" toId="1504">
</dataflow>
<dataflow id="6502" from="StgValue_4316" to="trunc_ln708_39" fromId="4316" toId="1504">
</dataflow>
<dataflow id="6503" from="trunc_ln708_39" to="add_ln703_151" fromId="1504" toId="1505">
</dataflow>
<dataflow id="6504" from="sum_3_4_1_0" to="add_ln703_151" fromId="1500" toId="1505">
</dataflow>
<dataflow id="6505" from="icmp_ln91_2" to="br_ln91" fromId="354" toId="1506">
</dataflow>
<dataflow id="6506" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_42_read" fromId="3508" toId="1507">
</dataflow>
<dataflow id="6507" from="bias_V_addr_42" to="bias_V_addr_42_read" fromId="1312" toId="1507">
</dataflow>
<dataflow id="6508" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_44_req" fromId="3386" toId="1508">
</dataflow>
<dataflow id="6509" from="bias_V_addr_43" to="bias_V_load_44_req" fromId="1340" toId="1508">
</dataflow>
<dataflow id="6510" from="StgValue_4007" to="bias_V_load_44_req" fromId="4007" toId="1508">
</dataflow>
<dataflow id="6511" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_45_req" fromId="3386" toId="1509">
</dataflow>
<dataflow id="6512" from="bias_V_addr_44" to="bias_V_load_45_req" fromId="1365" toId="1509">
</dataflow>
<dataflow id="6513" from="StgValue_4007" to="bias_V_load_45_req" fromId="4007" toId="1509">
</dataflow>
<dataflow id="6514" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_46_req" fromId="3386" toId="1510">
</dataflow>
<dataflow id="6515" from="bias_V_addr_45" to="bias_V_load_46_req" fromId="1390" toId="1510">
</dataflow>
<dataflow id="6516" from="StgValue_4007" to="bias_V_load_46_req" fromId="4007" toId="1510">
</dataflow>
<dataflow id="6517" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_47_req" fromId="3386" toId="1511">
</dataflow>
<dataflow id="6518" from="bias_V_addr_46" to="bias_V_load_47_req" fromId="1417" toId="1511">
</dataflow>
<dataflow id="6519" from="StgValue_4007" to="bias_V_load_47_req" fromId="4007" toId="1511">
</dataflow>
<dataflow id="6520" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_48_req" fromId="3386" toId="1512">
</dataflow>
<dataflow id="6521" from="bias_V_addr_47" to="bias_V_load_48_req" fromId="1444" toId="1512">
</dataflow>
<dataflow id="6522" from="StgValue_4007" to="bias_V_load_48_req" fromId="4007" toId="1512">
</dataflow>
<dataflow id="6523" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_49_req" fromId="3386" toId="1513">
</dataflow>
<dataflow id="6524" from="bias_V_addr_48" to="bias_V_load_49_req" fromId="1471" toId="1513">
</dataflow>
<dataflow id="6525" from="StgValue_4007" to="bias_V_load_49_req" fromId="4007" toId="1513">
</dataflow>
<dataflow id="6526" from="temp_V_addr_49" to="temp_V_load_48" fromId="1493" toId="1514">
</dataflow>
<dataflow id="6527" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_50_req" fromId="3386" toId="1515">
</dataflow>
<dataflow id="6528" from="bias_V_addr_49" to="bias_V_load_50_req" fromId="1497" toId="1515">
</dataflow>
<dataflow id="6529" from="StgValue_4007" to="bias_V_load_50_req" fromId="4007" toId="1515">
</dataflow>
<dataflow id="6530" from="select_ln75_19" to="add_ln92_70" fromId="306" toId="1516">
</dataflow>
<dataflow id="6531" from="zext_ln77" to="add_ln92_70" fromId="1420" toId="1516">
</dataflow>
<dataflow id="6532" from="add_ln92_70" to="zext_ln97_43" fromId="1516" toId="1517">
</dataflow>
<dataflow id="6533" from="temp_V" to="temp_V_addr_50" fromId="104" toId="1518">
</dataflow>
<dataflow id="6534" from="StgValue_3531" to="temp_V_addr_50" fromId="3531" toId="1518">
</dataflow>
<dataflow id="6535" from="zext_ln97_43" to="temp_V_addr_50" fromId="1517" toId="1518">
</dataflow>
<dataflow id="6536" from="temp_V_addr_50" to="temp_V_load_49" fromId="1518" toId="1519">
</dataflow>
<dataflow id="6537" from="zext_ln103_54" to="add_ln1117_49" fromId="1499" toId="1520">
</dataflow>
<dataflow id="6538" from="sext_ln203" to="add_ln1117_49" fromId="128" toId="1520">
</dataflow>
<dataflow id="6539" from="add_ln1117_49" to="sext_ln1117_122" fromId="1520" toId="1521">
</dataflow>
<dataflow id="6540" from="input_V" to="bias_V_addr_50" fromId="3373" toId="1522">
</dataflow>
<dataflow id="6541" from="sext_ln1117_122" to="bias_V_addr_50" fromId="1521" toId="1522">
</dataflow>
<dataflow id="6543" from="StgValue_6542" to="add_ln103_44" fromId="6542" toId="1523">
</dataflow>
<dataflow id="6544" from="select_ln103_3" to="add_ln103_44" fromId="207" toId="1523">
</dataflow>
<dataflow id="6545" from="add_ln103_44" to="zext_ln103_55" fromId="1523" toId="1524">
</dataflow>
<dataflow id="6546" from="temp_V_load_41" to="sext_ln1117_41" fromId="1333" toId="1525">
</dataflow>
<dataflow id="6547" from="bias_V_addr_42_read" to="sext_ln1118_152" fromId="1507" toId="1526">
</dataflow>
<dataflow id="6548" from="sext_ln1118_152" to="mul_ln1118_152" fromId="1526" toId="1527">
</dataflow>
<dataflow id="6549" from="sext_ln1117_41" to="mul_ln1118_152" fromId="1525" toId="1527">
</dataflow>
<dataflow id="6550" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_40" fromId="4311" toId="1528">
</dataflow>
<dataflow id="6551" from="mul_ln1118_152" to="trunc_ln708_40" fromId="1527" toId="1528">
</dataflow>
<dataflow id="6552" from="StgValue_4314" to="trunc_ln708_40" fromId="4314" toId="1528">
</dataflow>
<dataflow id="6553" from="StgValue_4316" to="trunc_ln708_40" fromId="4316" toId="1528">
</dataflow>
<dataflow id="6554" from="trunc_ln708_40" to="add_ln703_152" fromId="1528" toId="1529">
</dataflow>
<dataflow id="6555" from="add_ln703_151" to="add_ln703_152" fromId="1505" toId="1529">
</dataflow>
<dataflow id="6556" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_43_read" fromId="3508" toId="1531">
</dataflow>
<dataflow id="6557" from="bias_V_addr_43" to="bias_V_addr_43_read" fromId="1340" toId="1531">
</dataflow>
<dataflow id="6558" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_45_req" fromId="3386" toId="1532">
</dataflow>
<dataflow id="6559" from="bias_V_addr_44" to="bias_V_load_45_req" fromId="1365" toId="1532">
</dataflow>
<dataflow id="6560" from="StgValue_4007" to="bias_V_load_45_req" fromId="4007" toId="1532">
</dataflow>
<dataflow id="6561" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_46_req" fromId="3386" toId="1533">
</dataflow>
<dataflow id="6562" from="bias_V_addr_45" to="bias_V_load_46_req" fromId="1390" toId="1533">
</dataflow>
<dataflow id="6563" from="StgValue_4007" to="bias_V_load_46_req" fromId="4007" toId="1533">
</dataflow>
<dataflow id="6564" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_47_req" fromId="3386" toId="1534">
</dataflow>
<dataflow id="6565" from="bias_V_addr_46" to="bias_V_load_47_req" fromId="1417" toId="1534">
</dataflow>
<dataflow id="6566" from="StgValue_4007" to="bias_V_load_47_req" fromId="4007" toId="1534">
</dataflow>
<dataflow id="6567" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_48_req" fromId="3386" toId="1535">
</dataflow>
<dataflow id="6568" from="bias_V_addr_47" to="bias_V_load_48_req" fromId="1444" toId="1535">
</dataflow>
<dataflow id="6569" from="StgValue_4007" to="bias_V_load_48_req" fromId="4007" toId="1535">
</dataflow>
<dataflow id="6570" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_49_req" fromId="3386" toId="1536">
</dataflow>
<dataflow id="6571" from="bias_V_addr_48" to="bias_V_load_49_req" fromId="1471" toId="1536">
</dataflow>
<dataflow id="6572" from="StgValue_4007" to="bias_V_load_49_req" fromId="4007" toId="1536">
</dataflow>
<dataflow id="6573" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_50_req" fromId="3386" toId="1537">
</dataflow>
<dataflow id="6574" from="bias_V_addr_49" to="bias_V_load_50_req" fromId="1497" toId="1537">
</dataflow>
<dataflow id="6575" from="StgValue_4007" to="bias_V_load_50_req" fromId="4007" toId="1537">
</dataflow>
<dataflow id="6576" from="temp_V_addr_50" to="temp_V_load_49" fromId="1518" toId="1538">
</dataflow>
<dataflow id="6577" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_51_req" fromId="3386" toId="1539">
</dataflow>
<dataflow id="6578" from="bias_V_addr_50" to="bias_V_load_51_req" fromId="1522" toId="1539">
</dataflow>
<dataflow id="6579" from="StgValue_4007" to="bias_V_load_51_req" fromId="4007" toId="1539">
</dataflow>
<dataflow id="6580" from="select_ln75_19" to="add_ln92_71" fromId="306" toId="1540">
</dataflow>
<dataflow id="6581" from="zext_ln89" to="add_ln92_71" fromId="1447" toId="1540">
</dataflow>
<dataflow id="6582" from="add_ln92_71" to="zext_ln97_44" fromId="1540" toId="1541">
</dataflow>
<dataflow id="6583" from="temp_V" to="temp_V_addr_51" fromId="104" toId="1542">
</dataflow>
<dataflow id="6584" from="StgValue_3531" to="temp_V_addr_51" fromId="3531" toId="1542">
</dataflow>
<dataflow id="6585" from="zext_ln97_44" to="temp_V_addr_51" fromId="1541" toId="1542">
</dataflow>
<dataflow id="6586" from="temp_V_addr_51" to="temp_V_load_50" fromId="1542" toId="1543">
</dataflow>
<dataflow id="6587" from="zext_ln103_55" to="add_ln1117_50" fromId="1524" toId="1544">
</dataflow>
<dataflow id="6588" from="sext_ln203" to="add_ln1117_50" fromId="128" toId="1544">
</dataflow>
<dataflow id="6589" from="add_ln1117_50" to="sext_ln1117_123" fromId="1544" toId="1545">
</dataflow>
<dataflow id="6590" from="input_V" to="bias_V_addr_51" fromId="3373" toId="1546">
</dataflow>
<dataflow id="6591" from="sext_ln1117_123" to="bias_V_addr_51" fromId="1545" toId="1546">
</dataflow>
<dataflow id="6593" from="StgValue_6592" to="add_ln103_45" fromId="6592" toId="1547">
</dataflow>
<dataflow id="6594" from="select_ln103_3" to="add_ln103_45" fromId="207" toId="1547">
</dataflow>
<dataflow id="6595" from="add_ln103_45" to="zext_ln103_56" fromId="1547" toId="1548">
</dataflow>
<dataflow id="6596" from="add_ln703_152" to="sum_3_4_1_2" fromId="1529" toId="1549">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6597" from="br_ln99" to="sum_3_4_1_2" fromId="1530" toId="1549">
</dataflow>
<dataflow id="6598" from="add_ln703_151" to="sum_3_4_1_2" fromId="1505" toId="1549">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6599" from="br_ln91" to="sum_3_4_1_2" fromId="1506" toId="1549">
</dataflow>
<dataflow id="6600" from="and_ln91_2" to="br_ln91" fromId="419" toId="1550">
</dataflow>
<dataflow id="6601" from="temp_V_load_42" to="sext_ln1117_42" fromId="1358" toId="1551">
</dataflow>
<dataflow id="6602" from="bias_V_addr_43_read" to="sext_ln1118_153" fromId="1531" toId="1552">
</dataflow>
<dataflow id="6603" from="sext_ln1118_153" to="mul_ln1118_153" fromId="1552" toId="1553">
</dataflow>
<dataflow id="6604" from="sext_ln1117_42" to="mul_ln1118_153" fromId="1551" toId="1553">
</dataflow>
<dataflow id="6605" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_41" fromId="4311" toId="1554">
</dataflow>
<dataflow id="6606" from="mul_ln1118_153" to="trunc_ln708_41" fromId="1553" toId="1554">
</dataflow>
<dataflow id="6607" from="StgValue_4314" to="trunc_ln708_41" fromId="4314" toId="1554">
</dataflow>
<dataflow id="6608" from="StgValue_4316" to="trunc_ln708_41" fromId="4316" toId="1554">
</dataflow>
<dataflow id="6609" from="trunc_ln708_41" to="add_ln703_153" fromId="1554" toId="1555">
</dataflow>
<dataflow id="6610" from="sum_3_4_1_2" to="add_ln703_153" fromId="1549" toId="1555">
</dataflow>
<dataflow id="6611" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_44_read" fromId="3508" toId="1557">
</dataflow>
<dataflow id="6612" from="bias_V_addr_44" to="bias_V_addr_44_read" fromId="1365" toId="1557">
</dataflow>
<dataflow id="6613" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_46_req" fromId="3386" toId="1558">
</dataflow>
<dataflow id="6614" from="bias_V_addr_45" to="bias_V_load_46_req" fromId="1390" toId="1558">
</dataflow>
<dataflow id="6615" from="StgValue_4007" to="bias_V_load_46_req" fromId="4007" toId="1558">
</dataflow>
<dataflow id="6616" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_47_req" fromId="3386" toId="1559">
</dataflow>
<dataflow id="6617" from="bias_V_addr_46" to="bias_V_load_47_req" fromId="1417" toId="1559">
</dataflow>
<dataflow id="6618" from="StgValue_4007" to="bias_V_load_47_req" fromId="4007" toId="1559">
</dataflow>
<dataflow id="6619" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_48_req" fromId="3386" toId="1560">
</dataflow>
<dataflow id="6620" from="bias_V_addr_47" to="bias_V_load_48_req" fromId="1444" toId="1560">
</dataflow>
<dataflow id="6621" from="StgValue_4007" to="bias_V_load_48_req" fromId="4007" toId="1560">
</dataflow>
<dataflow id="6622" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_49_req" fromId="3386" toId="1561">
</dataflow>
<dataflow id="6623" from="bias_V_addr_48" to="bias_V_load_49_req" fromId="1471" toId="1561">
</dataflow>
<dataflow id="6624" from="StgValue_4007" to="bias_V_load_49_req" fromId="4007" toId="1561">
</dataflow>
<dataflow id="6625" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_50_req" fromId="3386" toId="1562">
</dataflow>
<dataflow id="6626" from="bias_V_addr_49" to="bias_V_load_50_req" fromId="1497" toId="1562">
</dataflow>
<dataflow id="6627" from="StgValue_4007" to="bias_V_load_50_req" fromId="4007" toId="1562">
</dataflow>
<dataflow id="6628" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_51_req" fromId="3386" toId="1563">
</dataflow>
<dataflow id="6629" from="bias_V_addr_50" to="bias_V_load_51_req" fromId="1522" toId="1563">
</dataflow>
<dataflow id="6630" from="StgValue_4007" to="bias_V_load_51_req" fromId="4007" toId="1563">
</dataflow>
<dataflow id="6631" from="temp_V_addr_51" to="temp_V_load_50" fromId="1542" toId="1564">
</dataflow>
<dataflow id="6632" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_52_req" fromId="3386" toId="1565">
</dataflow>
<dataflow id="6633" from="bias_V_addr_51" to="bias_V_load_52_req" fromId="1546" toId="1565">
</dataflow>
<dataflow id="6634" from="StgValue_4007" to="bias_V_load_52_req" fromId="4007" toId="1565">
</dataflow>
<dataflow id="6635" from="select_ln75_20" to="add_ln92_72" fromId="308" toId="1566">
</dataflow>
<dataflow id="6636" from="sext_ln89" to="add_ln92_72" fromId="1393" toId="1566">
</dataflow>
<dataflow id="6637" from="add_ln92_72" to="zext_ln97_45" fromId="1566" toId="1567">
</dataflow>
<dataflow id="6638" from="temp_V" to="temp_V_addr_52" fromId="104" toId="1568">
</dataflow>
<dataflow id="6639" from="StgValue_3531" to="temp_V_addr_52" fromId="3531" toId="1568">
</dataflow>
<dataflow id="6640" from="zext_ln97_45" to="temp_V_addr_52" fromId="1567" toId="1568">
</dataflow>
<dataflow id="6641" from="temp_V_addr_52" to="temp_V_load_51" fromId="1568" toId="1569">
</dataflow>
<dataflow id="6642" from="zext_ln103_56" to="add_ln1117_51" fromId="1548" toId="1570">
</dataflow>
<dataflow id="6643" from="sext_ln203" to="add_ln1117_51" fromId="128" toId="1570">
</dataflow>
<dataflow id="6644" from="add_ln1117_51" to="sext_ln1117_124" fromId="1570" toId="1571">
</dataflow>
<dataflow id="6645" from="input_V" to="bias_V_addr_52" fromId="3373" toId="1572">
</dataflow>
<dataflow id="6646" from="sext_ln1117_124" to="bias_V_addr_52" fromId="1571" toId="1572">
</dataflow>
<dataflow id="6648" from="StgValue_6647" to="add_ln103_46" fromId="6647" toId="1573">
</dataflow>
<dataflow id="6649" from="select_ln103_3" to="add_ln103_46" fromId="207" toId="1573">
</dataflow>
<dataflow id="6650" from="add_ln103_46" to="zext_ln103_57" fromId="1573" toId="1574">
</dataflow>
<dataflow id="6651" from="add_ln703_153" to="sum_3_4_2_0" fromId="1555" toId="1575">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6652" from="br_ln99" to="sum_3_4_2_0" fromId="1556" toId="1575">
</dataflow>
<dataflow id="6653" from="sum_3_4_1_2" to="sum_3_4_2_0" fromId="1549" toId="1575">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6654" from="br_ln91" to="sum_3_4_2_0" fromId="1550" toId="1575">
</dataflow>
<dataflow id="6655" from="select_ln75_4" to="br_ln91" fromId="275" toId="1576">
</dataflow>
<dataflow id="6656" from="temp_V_load_43" to="sext_ln1117_43" fromId="1383" toId="1577">
</dataflow>
<dataflow id="6657" from="bias_V_addr_44_read" to="sext_ln1118_154" fromId="1557" toId="1578">
</dataflow>
<dataflow id="6658" from="sext_ln1118_154" to="mul_ln1118_154" fromId="1578" toId="1579">
</dataflow>
<dataflow id="6659" from="sext_ln1117_43" to="mul_ln1118_154" fromId="1577" toId="1579">
</dataflow>
<dataflow id="6660" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_42" fromId="4311" toId="1580">
</dataflow>
<dataflow id="6661" from="mul_ln1118_154" to="trunc_ln708_42" fromId="1579" toId="1580">
</dataflow>
<dataflow id="6662" from="StgValue_4314" to="trunc_ln708_42" fromId="4314" toId="1580">
</dataflow>
<dataflow id="6663" from="StgValue_4316" to="trunc_ln708_42" fromId="4316" toId="1580">
</dataflow>
<dataflow id="6664" from="trunc_ln708_42" to="add_ln703_154" fromId="1580" toId="1581">
</dataflow>
<dataflow id="6665" from="sum_3_4_2_0" to="add_ln703_154" fromId="1575" toId="1581">
</dataflow>
<dataflow id="6666" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_45_read" fromId="3508" toId="1583">
</dataflow>
<dataflow id="6667" from="bias_V_addr_45" to="bias_V_addr_45_read" fromId="1390" toId="1583">
</dataflow>
<dataflow id="6668" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_47_req" fromId="3386" toId="1584">
</dataflow>
<dataflow id="6669" from="bias_V_addr_46" to="bias_V_load_47_req" fromId="1417" toId="1584">
</dataflow>
<dataflow id="6670" from="StgValue_4007" to="bias_V_load_47_req" fromId="4007" toId="1584">
</dataflow>
<dataflow id="6671" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_48_req" fromId="3386" toId="1585">
</dataflow>
<dataflow id="6672" from="bias_V_addr_47" to="bias_V_load_48_req" fromId="1444" toId="1585">
</dataflow>
<dataflow id="6673" from="StgValue_4007" to="bias_V_load_48_req" fromId="4007" toId="1585">
</dataflow>
<dataflow id="6674" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_49_req" fromId="3386" toId="1586">
</dataflow>
<dataflow id="6675" from="bias_V_addr_48" to="bias_V_load_49_req" fromId="1471" toId="1586">
</dataflow>
<dataflow id="6676" from="StgValue_4007" to="bias_V_load_49_req" fromId="4007" toId="1586">
</dataflow>
<dataflow id="6677" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_50_req" fromId="3386" toId="1587">
</dataflow>
<dataflow id="6678" from="bias_V_addr_49" to="bias_V_load_50_req" fromId="1497" toId="1587">
</dataflow>
<dataflow id="6679" from="StgValue_4007" to="bias_V_load_50_req" fromId="4007" toId="1587">
</dataflow>
<dataflow id="6680" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_51_req" fromId="3386" toId="1588">
</dataflow>
<dataflow id="6681" from="bias_V_addr_50" to="bias_V_load_51_req" fromId="1522" toId="1588">
</dataflow>
<dataflow id="6682" from="StgValue_4007" to="bias_V_load_51_req" fromId="4007" toId="1588">
</dataflow>
<dataflow id="6683" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_52_req" fromId="3386" toId="1589">
</dataflow>
<dataflow id="6684" from="bias_V_addr_51" to="bias_V_load_52_req" fromId="1546" toId="1589">
</dataflow>
<dataflow id="6685" from="StgValue_4007" to="bias_V_load_52_req" fromId="4007" toId="1589">
</dataflow>
<dataflow id="6686" from="temp_V_addr_52" to="temp_V_load_51" fromId="1568" toId="1590">
</dataflow>
<dataflow id="6687" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_53_req" fromId="3386" toId="1591">
</dataflow>
<dataflow id="6688" from="bias_V_addr_52" to="bias_V_load_53_req" fromId="1572" toId="1591">
</dataflow>
<dataflow id="6689" from="StgValue_4007" to="bias_V_load_53_req" fromId="4007" toId="1591">
</dataflow>
<dataflow id="6690" from="select_ln75_20" to="add_ln92_73" fromId="308" toId="1592">
</dataflow>
<dataflow id="6691" from="zext_ln77" to="add_ln92_73" fromId="1420" toId="1592">
</dataflow>
<dataflow id="6692" from="add_ln92_73" to="zext_ln97_46" fromId="1592" toId="1593">
</dataflow>
<dataflow id="6693" from="temp_V" to="temp_V_addr_53" fromId="104" toId="1594">
</dataflow>
<dataflow id="6694" from="StgValue_3531" to="temp_V_addr_53" fromId="3531" toId="1594">
</dataflow>
<dataflow id="6695" from="zext_ln97_46" to="temp_V_addr_53" fromId="1593" toId="1594">
</dataflow>
<dataflow id="6696" from="temp_V_addr_53" to="temp_V_load_52" fromId="1594" toId="1595">
</dataflow>
<dataflow id="6697" from="zext_ln103_57" to="add_ln1117_52" fromId="1574" toId="1596">
</dataflow>
<dataflow id="6698" from="sext_ln203" to="add_ln1117_52" fromId="128" toId="1596">
</dataflow>
<dataflow id="6699" from="add_ln1117_52" to="sext_ln1117_125" fromId="1596" toId="1597">
</dataflow>
<dataflow id="6700" from="input_V" to="bias_V_addr_53" fromId="3373" toId="1598">
</dataflow>
<dataflow id="6701" from="sext_ln1117_125" to="bias_V_addr_53" fromId="1597" toId="1598">
</dataflow>
<dataflow id="6703" from="StgValue_6702" to="add_ln103_47" fromId="6702" toId="1599">
</dataflow>
<dataflow id="6704" from="select_ln103_3" to="add_ln103_47" fromId="207" toId="1599">
</dataflow>
<dataflow id="6705" from="add_ln103_47" to="zext_ln103_58" fromId="1599" toId="1600">
</dataflow>
<dataflow id="6706" from="add_ln703_154" to="sum_3_4_2_1" fromId="1581" toId="1601">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6707" from="br_ln99" to="sum_3_4_2_1" fromId="1582" toId="1601">
</dataflow>
<dataflow id="6708" from="sum_3_4_2_0" to="sum_3_4_2_1" fromId="1575" toId="1601">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6709" from="br_ln91" to="sum_3_4_2_1" fromId="1576" toId="1601">
</dataflow>
<dataflow id="6710" from="and_ln91_3" to="br_ln91" fromId="458" toId="1602">
</dataflow>
<dataflow id="6711" from="temp_V_load_44" to="sext_ln1117_44" fromId="1409" toId="1603">
</dataflow>
<dataflow id="6712" from="bias_V_addr_45_read" to="sext_ln1118_155" fromId="1583" toId="1604">
</dataflow>
<dataflow id="6713" from="sext_ln1118_155" to="mul_ln1118_155" fromId="1604" toId="1605">
</dataflow>
<dataflow id="6714" from="sext_ln1117_44" to="mul_ln1118_155" fromId="1603" toId="1605">
</dataflow>
<dataflow id="6715" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_43" fromId="4311" toId="1606">
</dataflow>
<dataflow id="6716" from="mul_ln1118_155" to="trunc_ln708_43" fromId="1605" toId="1606">
</dataflow>
<dataflow id="6717" from="StgValue_4314" to="trunc_ln708_43" fromId="4314" toId="1606">
</dataflow>
<dataflow id="6718" from="StgValue_4316" to="trunc_ln708_43" fromId="4316" toId="1606">
</dataflow>
<dataflow id="6719" from="trunc_ln708_43" to="add_ln703_155" fromId="1606" toId="1607">
</dataflow>
<dataflow id="6720" from="sum_3_4_2_1" to="add_ln703_155" fromId="1601" toId="1607">
</dataflow>
<dataflow id="6721" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_46_read" fromId="3508" toId="1609">
</dataflow>
<dataflow id="6722" from="bias_V_addr_46" to="bias_V_addr_46_read" fromId="1417" toId="1609">
</dataflow>
<dataflow id="6723" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_48_req" fromId="3386" toId="1610">
</dataflow>
<dataflow id="6724" from="bias_V_addr_47" to="bias_V_load_48_req" fromId="1444" toId="1610">
</dataflow>
<dataflow id="6725" from="StgValue_4007" to="bias_V_load_48_req" fromId="4007" toId="1610">
</dataflow>
<dataflow id="6726" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_49_req" fromId="3386" toId="1611">
</dataflow>
<dataflow id="6727" from="bias_V_addr_48" to="bias_V_load_49_req" fromId="1471" toId="1611">
</dataflow>
<dataflow id="6728" from="StgValue_4007" to="bias_V_load_49_req" fromId="4007" toId="1611">
</dataflow>
<dataflow id="6729" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_50_req" fromId="3386" toId="1612">
</dataflow>
<dataflow id="6730" from="bias_V_addr_49" to="bias_V_load_50_req" fromId="1497" toId="1612">
</dataflow>
<dataflow id="6731" from="StgValue_4007" to="bias_V_load_50_req" fromId="4007" toId="1612">
</dataflow>
<dataflow id="6732" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_51_req" fromId="3386" toId="1613">
</dataflow>
<dataflow id="6733" from="bias_V_addr_50" to="bias_V_load_51_req" fromId="1522" toId="1613">
</dataflow>
<dataflow id="6734" from="StgValue_4007" to="bias_V_load_51_req" fromId="4007" toId="1613">
</dataflow>
<dataflow id="6735" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_52_req" fromId="3386" toId="1614">
</dataflow>
<dataflow id="6736" from="bias_V_addr_51" to="bias_V_load_52_req" fromId="1546" toId="1614">
</dataflow>
<dataflow id="6737" from="StgValue_4007" to="bias_V_load_52_req" fromId="4007" toId="1614">
</dataflow>
<dataflow id="6738" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_53_req" fromId="3386" toId="1615">
</dataflow>
<dataflow id="6739" from="bias_V_addr_52" to="bias_V_load_53_req" fromId="1572" toId="1615">
</dataflow>
<dataflow id="6740" from="StgValue_4007" to="bias_V_load_53_req" fromId="4007" toId="1615">
</dataflow>
<dataflow id="6741" from="temp_V_addr_53" to="temp_V_load_52" fromId="1594" toId="1616">
</dataflow>
<dataflow id="6742" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_54_req" fromId="3386" toId="1617">
</dataflow>
<dataflow id="6743" from="bias_V_addr_53" to="bias_V_load_54_req" fromId="1598" toId="1617">
</dataflow>
<dataflow id="6744" from="StgValue_4007" to="bias_V_load_54_req" fromId="4007" toId="1617">
</dataflow>
<dataflow id="6745" from="select_ln75_20" to="add_ln92_74" fromId="308" toId="1618">
</dataflow>
<dataflow id="6746" from="zext_ln89" to="add_ln92_74" fromId="1447" toId="1618">
</dataflow>
<dataflow id="6747" from="add_ln92_74" to="zext_ln97_47" fromId="1618" toId="1619">
</dataflow>
<dataflow id="6748" from="temp_V" to="temp_V_addr_54" fromId="104" toId="1620">
</dataflow>
<dataflow id="6749" from="StgValue_3531" to="temp_V_addr_54" fromId="3531" toId="1620">
</dataflow>
<dataflow id="6750" from="zext_ln97_47" to="temp_V_addr_54" fromId="1619" toId="1620">
</dataflow>
<dataflow id="6751" from="temp_V_addr_54" to="temp_V_load_53" fromId="1620" toId="1621">
</dataflow>
<dataflow id="6752" from="zext_ln103_58" to="add_ln1117_53" fromId="1600" toId="1622">
</dataflow>
<dataflow id="6753" from="sext_ln203" to="add_ln1117_53" fromId="128" toId="1622">
</dataflow>
<dataflow id="6754" from="add_ln1117_53" to="sext_ln1117_126" fromId="1622" toId="1623">
</dataflow>
<dataflow id="6755" from="input_V" to="bias_V_addr_54" fromId="3373" toId="1624">
</dataflow>
<dataflow id="6756" from="sext_ln1117_126" to="bias_V_addr_54" fromId="1623" toId="1624">
</dataflow>
<dataflow id="6758" from="StgValue_6757" to="add_ln103_48" fromId="6757" toId="1625">
</dataflow>
<dataflow id="6759" from="select_ln103_3" to="add_ln103_48" fromId="207" toId="1625">
</dataflow>
<dataflow id="6760" from="add_ln103_48" to="zext_ln103_59" fromId="1625" toId="1626">
</dataflow>
<dataflow id="6761" from="add_ln703_155" to="sum_3_4_2_2" fromId="1607" toId="1627">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6762" from="br_ln99" to="sum_3_4_2_2" fromId="1608" toId="1627">
</dataflow>
<dataflow id="6763" from="sum_3_4_2_1" to="sum_3_4_2_2" fromId="1601" toId="1627">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6764" from="br_ln91" to="sum_3_4_2_2" fromId="1602" toId="1627">
</dataflow>
<dataflow id="6765" from="and_ln91" to="br_ln91" fromId="325" toId="1628">
</dataflow>
<dataflow id="6766" from="temp_V_load_45" to="sext_ln1117_45" fromId="1436" toId="1629">
</dataflow>
<dataflow id="6767" from="bias_V_addr_46_read" to="sext_ln1118_156" fromId="1609" toId="1630">
</dataflow>
<dataflow id="6768" from="sext_ln1118_156" to="mul_ln1118_156" fromId="1630" toId="1631">
</dataflow>
<dataflow id="6769" from="sext_ln1117_45" to="mul_ln1118_156" fromId="1629" toId="1631">
</dataflow>
<dataflow id="6770" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_44" fromId="4311" toId="1632">
</dataflow>
<dataflow id="6771" from="mul_ln1118_156" to="trunc_ln708_44" fromId="1631" toId="1632">
</dataflow>
<dataflow id="6772" from="StgValue_4314" to="trunc_ln708_44" fromId="4314" toId="1632">
</dataflow>
<dataflow id="6773" from="StgValue_4316" to="trunc_ln708_44" fromId="4316" toId="1632">
</dataflow>
<dataflow id="6774" from="trunc_ln708_44" to="add_ln703_156" fromId="1632" toId="1633">
</dataflow>
<dataflow id="6775" from="sum_3_4_2_2" to="add_ln703_156" fromId="1627" toId="1633">
</dataflow>
<dataflow id="6776" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_47_read" fromId="3508" toId="1635">
</dataflow>
<dataflow id="6777" from="bias_V_addr_47" to="bias_V_addr_47_read" fromId="1444" toId="1635">
</dataflow>
<dataflow id="6778" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_49_req" fromId="3386" toId="1636">
</dataflow>
<dataflow id="6779" from="bias_V_addr_48" to="bias_V_load_49_req" fromId="1471" toId="1636">
</dataflow>
<dataflow id="6780" from="StgValue_4007" to="bias_V_load_49_req" fromId="4007" toId="1636">
</dataflow>
<dataflow id="6781" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_50_req" fromId="3386" toId="1637">
</dataflow>
<dataflow id="6782" from="bias_V_addr_49" to="bias_V_load_50_req" fromId="1497" toId="1637">
</dataflow>
<dataflow id="6783" from="StgValue_4007" to="bias_V_load_50_req" fromId="4007" toId="1637">
</dataflow>
<dataflow id="6784" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_51_req" fromId="3386" toId="1638">
</dataflow>
<dataflow id="6785" from="bias_V_addr_50" to="bias_V_load_51_req" fromId="1522" toId="1638">
</dataflow>
<dataflow id="6786" from="StgValue_4007" to="bias_V_load_51_req" fromId="4007" toId="1638">
</dataflow>
<dataflow id="6787" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_52_req" fromId="3386" toId="1639">
</dataflow>
<dataflow id="6788" from="bias_V_addr_51" to="bias_V_load_52_req" fromId="1546" toId="1639">
</dataflow>
<dataflow id="6789" from="StgValue_4007" to="bias_V_load_52_req" fromId="4007" toId="1639">
</dataflow>
<dataflow id="6790" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_53_req" fromId="3386" toId="1640">
</dataflow>
<dataflow id="6791" from="bias_V_addr_52" to="bias_V_load_53_req" fromId="1572" toId="1640">
</dataflow>
<dataflow id="6792" from="StgValue_4007" to="bias_V_load_53_req" fromId="4007" toId="1640">
</dataflow>
<dataflow id="6793" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_54_req" fromId="3386" toId="1641">
</dataflow>
<dataflow id="6794" from="bias_V_addr_53" to="bias_V_load_54_req" fromId="1598" toId="1641">
</dataflow>
<dataflow id="6795" from="StgValue_4007" to="bias_V_load_54_req" fromId="4007" toId="1641">
</dataflow>
<dataflow id="6796" from="temp_V_addr_54" to="temp_V_load_53" fromId="1620" toId="1642">
</dataflow>
<dataflow id="6797" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_55_req" fromId="3386" toId="1643">
</dataflow>
<dataflow id="6798" from="bias_V_addr_54" to="bias_V_load_55_req" fromId="1624" toId="1643">
</dataflow>
<dataflow id="6799" from="StgValue_4007" to="bias_V_load_55_req" fromId="4007" toId="1643">
</dataflow>
<dataflow id="6800" from="select_ln75_21" to="add_ln92_75" fromId="310" toId="1644">
</dataflow>
<dataflow id="6801" from="sext_ln89" to="add_ln92_75" fromId="1393" toId="1644">
</dataflow>
<dataflow id="6802" from="add_ln92_75" to="zext_ln97_48" fromId="1644" toId="1645">
</dataflow>
<dataflow id="6803" from="temp_V" to="temp_V_addr_55" fromId="104" toId="1646">
</dataflow>
<dataflow id="6804" from="StgValue_3531" to="temp_V_addr_55" fromId="3531" toId="1646">
</dataflow>
<dataflow id="6805" from="zext_ln97_48" to="temp_V_addr_55" fromId="1645" toId="1646">
</dataflow>
<dataflow id="6806" from="temp_V_addr_55" to="temp_V_load_54" fromId="1646" toId="1647">
</dataflow>
<dataflow id="6807" from="zext_ln103_59" to="add_ln1117_54" fromId="1626" toId="1648">
</dataflow>
<dataflow id="6808" from="sext_ln203" to="add_ln1117_54" fromId="128" toId="1648">
</dataflow>
<dataflow id="6809" from="add_ln1117_54" to="sext_ln1117_127" fromId="1648" toId="1649">
</dataflow>
<dataflow id="6810" from="input_V" to="bias_V_addr_55" fromId="3373" toId="1650">
</dataflow>
<dataflow id="6811" from="sext_ln1117_127" to="bias_V_addr_55" fromId="1649" toId="1650">
</dataflow>
<dataflow id="6813" from="StgValue_6812" to="add_ln103_49" fromId="6812" toId="1651">
</dataflow>
<dataflow id="6814" from="select_ln103_3" to="add_ln103_49" fromId="207" toId="1651">
</dataflow>
<dataflow id="6815" from="add_ln103_49" to="zext_ln103_60" fromId="1651" toId="1652">
</dataflow>
<dataflow id="6816" from="add_ln703_156" to="sum_3_5_0_0" fromId="1633" toId="1653">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6817" from="br_ln99" to="sum_3_5_0_0" fromId="1634" toId="1653">
</dataflow>
<dataflow id="6818" from="sum_3_4_2_2" to="sum_3_5_0_0" fromId="1627" toId="1653">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6819" from="br_ln91" to="sum_3_5_0_0" fromId="1628" toId="1653">
</dataflow>
<dataflow id="6820" from="select_ln75_2" to="br_ln91" fromId="218" toId="1654">
</dataflow>
<dataflow id="6821" from="temp_V_load_46" to="sext_ln1117_46" fromId="1463" toId="1655">
</dataflow>
<dataflow id="6822" from="bias_V_addr_47_read" to="sext_ln1118_157" fromId="1635" toId="1656">
</dataflow>
<dataflow id="6823" from="sext_ln1118_157" to="mul_ln1118_157" fromId="1656" toId="1657">
</dataflow>
<dataflow id="6824" from="sext_ln1117_46" to="mul_ln1118_157" fromId="1655" toId="1657">
</dataflow>
<dataflow id="6825" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_45" fromId="4311" toId="1658">
</dataflow>
<dataflow id="6826" from="mul_ln1118_157" to="trunc_ln708_45" fromId="1657" toId="1658">
</dataflow>
<dataflow id="6827" from="StgValue_4314" to="trunc_ln708_45" fromId="4314" toId="1658">
</dataflow>
<dataflow id="6828" from="StgValue_4316" to="trunc_ln708_45" fromId="4316" toId="1658">
</dataflow>
<dataflow id="6829" from="trunc_ln708_45" to="add_ln703_157" fromId="1658" toId="1659">
</dataflow>
<dataflow id="6830" from="sum_3_5_0_0" to="add_ln703_157" fromId="1653" toId="1659">
</dataflow>
<dataflow id="6831" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_48_read" fromId="3508" toId="1661">
</dataflow>
<dataflow id="6832" from="bias_V_addr_48" to="bias_V_addr_48_read" fromId="1471" toId="1661">
</dataflow>
<dataflow id="6833" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_50_req" fromId="3386" toId="1662">
</dataflow>
<dataflow id="6834" from="bias_V_addr_49" to="bias_V_load_50_req" fromId="1497" toId="1662">
</dataflow>
<dataflow id="6835" from="StgValue_4007" to="bias_V_load_50_req" fromId="4007" toId="1662">
</dataflow>
<dataflow id="6836" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_51_req" fromId="3386" toId="1663">
</dataflow>
<dataflow id="6837" from="bias_V_addr_50" to="bias_V_load_51_req" fromId="1522" toId="1663">
</dataflow>
<dataflow id="6838" from="StgValue_4007" to="bias_V_load_51_req" fromId="4007" toId="1663">
</dataflow>
<dataflow id="6839" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_52_req" fromId="3386" toId="1664">
</dataflow>
<dataflow id="6840" from="bias_V_addr_51" to="bias_V_load_52_req" fromId="1546" toId="1664">
</dataflow>
<dataflow id="6841" from="StgValue_4007" to="bias_V_load_52_req" fromId="4007" toId="1664">
</dataflow>
<dataflow id="6842" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_53_req" fromId="3386" toId="1665">
</dataflow>
<dataflow id="6843" from="bias_V_addr_52" to="bias_V_load_53_req" fromId="1572" toId="1665">
</dataflow>
<dataflow id="6844" from="StgValue_4007" to="bias_V_load_53_req" fromId="4007" toId="1665">
</dataflow>
<dataflow id="6845" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_54_req" fromId="3386" toId="1666">
</dataflow>
<dataflow id="6846" from="bias_V_addr_53" to="bias_V_load_54_req" fromId="1598" toId="1666">
</dataflow>
<dataflow id="6847" from="StgValue_4007" to="bias_V_load_54_req" fromId="4007" toId="1666">
</dataflow>
<dataflow id="6848" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_55_req" fromId="3386" toId="1667">
</dataflow>
<dataflow id="6849" from="bias_V_addr_54" to="bias_V_load_55_req" fromId="1624" toId="1667">
</dataflow>
<dataflow id="6850" from="StgValue_4007" to="bias_V_load_55_req" fromId="4007" toId="1667">
</dataflow>
<dataflow id="6851" from="temp_V_addr_55" to="temp_V_load_54" fromId="1646" toId="1668">
</dataflow>
<dataflow id="6852" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_56_req" fromId="3386" toId="1669">
</dataflow>
<dataflow id="6853" from="bias_V_addr_55" to="bias_V_load_56_req" fromId="1650" toId="1669">
</dataflow>
<dataflow id="6854" from="StgValue_4007" to="bias_V_load_56_req" fromId="4007" toId="1669">
</dataflow>
<dataflow id="6855" from="select_ln75_21" to="add_ln92_76" fromId="310" toId="1670">
</dataflow>
<dataflow id="6856" from="zext_ln77" to="add_ln92_76" fromId="1420" toId="1670">
</dataflow>
<dataflow id="6857" from="add_ln92_76" to="zext_ln97_49" fromId="1670" toId="1671">
</dataflow>
<dataflow id="6858" from="temp_V" to="temp_V_addr_56" fromId="104" toId="1672">
</dataflow>
<dataflow id="6859" from="StgValue_3531" to="temp_V_addr_56" fromId="3531" toId="1672">
</dataflow>
<dataflow id="6860" from="zext_ln97_49" to="temp_V_addr_56" fromId="1671" toId="1672">
</dataflow>
<dataflow id="6861" from="temp_V_addr_56" to="temp_V_load_55" fromId="1672" toId="1673">
</dataflow>
<dataflow id="6862" from="zext_ln103_60" to="add_ln1117_55" fromId="1652" toId="1674">
</dataflow>
<dataflow id="6863" from="sext_ln203" to="add_ln1117_55" fromId="128" toId="1674">
</dataflow>
<dataflow id="6864" from="add_ln1117_55" to="sext_ln1117_128" fromId="1674" toId="1675">
</dataflow>
<dataflow id="6865" from="input_V" to="bias_V_addr_56" fromId="3373" toId="1676">
</dataflow>
<dataflow id="6866" from="sext_ln1117_128" to="bias_V_addr_56" fromId="1675" toId="1676">
</dataflow>
<dataflow id="6868" from="StgValue_6867" to="add_ln103_50" fromId="6867" toId="1677">
</dataflow>
<dataflow id="6869" from="select_ln103_3" to="add_ln103_50" fromId="207" toId="1677">
</dataflow>
<dataflow id="6870" from="add_ln103_50" to="zext_ln103_61" fromId="1677" toId="1678">
</dataflow>
<dataflow id="6871" from="add_ln703_157" to="sum_3_5_0_1" fromId="1659" toId="1679">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6872" from="br_ln99" to="sum_3_5_0_1" fromId="1660" toId="1679">
</dataflow>
<dataflow id="6873" from="sum_3_5_0_0" to="sum_3_5_0_1" fromId="1653" toId="1679">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6874" from="br_ln91" to="sum_3_5_0_1" fromId="1654" toId="1679">
</dataflow>
<dataflow id="6875" from="and_ln91_1" to="br_ln91" fromId="355" toId="1680">
</dataflow>
<dataflow id="6876" from="temp_V_load_47" to="sext_ln1117_47" fromId="1489" toId="1681">
</dataflow>
<dataflow id="6877" from="bias_V_addr_48_read" to="sext_ln1118_158" fromId="1661" toId="1682">
</dataflow>
<dataflow id="6878" from="sext_ln1118_158" to="mul_ln1118_158" fromId="1682" toId="1683">
</dataflow>
<dataflow id="6879" from="sext_ln1117_47" to="mul_ln1118_158" fromId="1681" toId="1683">
</dataflow>
<dataflow id="6880" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_46" fromId="4311" toId="1684">
</dataflow>
<dataflow id="6881" from="mul_ln1118_158" to="trunc_ln708_46" fromId="1683" toId="1684">
</dataflow>
<dataflow id="6882" from="StgValue_4314" to="trunc_ln708_46" fromId="4314" toId="1684">
</dataflow>
<dataflow id="6883" from="StgValue_4316" to="trunc_ln708_46" fromId="4316" toId="1684">
</dataflow>
<dataflow id="6884" from="trunc_ln708_46" to="add_ln703_158" fromId="1684" toId="1685">
</dataflow>
<dataflow id="6885" from="sum_3_5_0_1" to="add_ln703_158" fromId="1679" toId="1685">
</dataflow>
<dataflow id="6886" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_49_read" fromId="3508" toId="1687">
</dataflow>
<dataflow id="6887" from="bias_V_addr_49" to="bias_V_addr_49_read" fromId="1497" toId="1687">
</dataflow>
<dataflow id="6888" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_51_req" fromId="3386" toId="1688">
</dataflow>
<dataflow id="6889" from="bias_V_addr_50" to="bias_V_load_51_req" fromId="1522" toId="1688">
</dataflow>
<dataflow id="6890" from="StgValue_4007" to="bias_V_load_51_req" fromId="4007" toId="1688">
</dataflow>
<dataflow id="6891" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_52_req" fromId="3386" toId="1689">
</dataflow>
<dataflow id="6892" from="bias_V_addr_51" to="bias_V_load_52_req" fromId="1546" toId="1689">
</dataflow>
<dataflow id="6893" from="StgValue_4007" to="bias_V_load_52_req" fromId="4007" toId="1689">
</dataflow>
<dataflow id="6894" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_53_req" fromId="3386" toId="1690">
</dataflow>
<dataflow id="6895" from="bias_V_addr_52" to="bias_V_load_53_req" fromId="1572" toId="1690">
</dataflow>
<dataflow id="6896" from="StgValue_4007" to="bias_V_load_53_req" fromId="4007" toId="1690">
</dataflow>
<dataflow id="6897" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_54_req" fromId="3386" toId="1691">
</dataflow>
<dataflow id="6898" from="bias_V_addr_53" to="bias_V_load_54_req" fromId="1598" toId="1691">
</dataflow>
<dataflow id="6899" from="StgValue_4007" to="bias_V_load_54_req" fromId="4007" toId="1691">
</dataflow>
<dataflow id="6900" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_55_req" fromId="3386" toId="1692">
</dataflow>
<dataflow id="6901" from="bias_V_addr_54" to="bias_V_load_55_req" fromId="1624" toId="1692">
</dataflow>
<dataflow id="6902" from="StgValue_4007" to="bias_V_load_55_req" fromId="4007" toId="1692">
</dataflow>
<dataflow id="6903" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_56_req" fromId="3386" toId="1693">
</dataflow>
<dataflow id="6904" from="bias_V_addr_55" to="bias_V_load_56_req" fromId="1650" toId="1693">
</dataflow>
<dataflow id="6905" from="StgValue_4007" to="bias_V_load_56_req" fromId="4007" toId="1693">
</dataflow>
<dataflow id="6906" from="temp_V_addr_56" to="temp_V_load_55" fromId="1672" toId="1694">
</dataflow>
<dataflow id="6907" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_57_req" fromId="3386" toId="1695">
</dataflow>
<dataflow id="6908" from="bias_V_addr_56" to="bias_V_load_57_req" fromId="1676" toId="1695">
</dataflow>
<dataflow id="6909" from="StgValue_4007" to="bias_V_load_57_req" fromId="4007" toId="1695">
</dataflow>
<dataflow id="6910" from="select_ln75_21" to="add_ln92_77" fromId="310" toId="1696">
</dataflow>
<dataflow id="6911" from="zext_ln89" to="add_ln92_77" fromId="1447" toId="1696">
</dataflow>
<dataflow id="6912" from="add_ln92_77" to="zext_ln97_50" fromId="1696" toId="1697">
</dataflow>
<dataflow id="6913" from="temp_V" to="temp_V_addr_57" fromId="104" toId="1698">
</dataflow>
<dataflow id="6914" from="StgValue_3531" to="temp_V_addr_57" fromId="3531" toId="1698">
</dataflow>
<dataflow id="6915" from="zext_ln97_50" to="temp_V_addr_57" fromId="1697" toId="1698">
</dataflow>
<dataflow id="6916" from="temp_V_addr_57" to="temp_V_load_56" fromId="1698" toId="1699">
</dataflow>
<dataflow id="6917" from="zext_ln103_61" to="add_ln1117_56" fromId="1678" toId="1700">
</dataflow>
<dataflow id="6918" from="sext_ln203" to="add_ln1117_56" fromId="128" toId="1700">
</dataflow>
<dataflow id="6919" from="add_ln1117_56" to="sext_ln1117_129" fromId="1700" toId="1701">
</dataflow>
<dataflow id="6920" from="input_V" to="bias_V_addr_57" fromId="3373" toId="1702">
</dataflow>
<dataflow id="6921" from="sext_ln1117_129" to="bias_V_addr_57" fromId="1701" toId="1702">
</dataflow>
<dataflow id="6923" from="StgValue_6922" to="add_ln103_51" fromId="6922" toId="1703">
</dataflow>
<dataflow id="6924" from="select_ln103_3" to="add_ln103_51" fromId="207" toId="1703">
</dataflow>
<dataflow id="6925" from="add_ln103_51" to="zext_ln103_62" fromId="1703" toId="1704">
</dataflow>
<dataflow id="6926" from="add_ln703_158" to="sum_3_5_0_2" fromId="1685" toId="1705">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6927" from="br_ln99" to="sum_3_5_0_2" fromId="1686" toId="1705">
</dataflow>
<dataflow id="6928" from="sum_3_5_0_1" to="sum_3_5_0_2" fromId="1679" toId="1705">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6929" from="br_ln91" to="sum_3_5_0_2" fromId="1680" toId="1705">
</dataflow>
<dataflow id="6930" from="icmp_ln91_1" to="br_ln91" fromId="324" toId="1706">
</dataflow>
<dataflow id="6931" from="temp_V_load_48" to="sext_ln1117_48" fromId="1514" toId="1707">
</dataflow>
<dataflow id="6932" from="bias_V_addr_49_read" to="sext_ln1118_159" fromId="1687" toId="1708">
</dataflow>
<dataflow id="6933" from="sext_ln1118_159" to="mul_ln1118_159" fromId="1708" toId="1709">
</dataflow>
<dataflow id="6934" from="sext_ln1117_48" to="mul_ln1118_159" fromId="1707" toId="1709">
</dataflow>
<dataflow id="6935" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_47" fromId="4311" toId="1710">
</dataflow>
<dataflow id="6936" from="mul_ln1118_159" to="trunc_ln708_47" fromId="1709" toId="1710">
</dataflow>
<dataflow id="6937" from="StgValue_4314" to="trunc_ln708_47" fromId="4314" toId="1710">
</dataflow>
<dataflow id="6938" from="StgValue_4316" to="trunc_ln708_47" fromId="4316" toId="1710">
</dataflow>
<dataflow id="6939" from="trunc_ln708_47" to="add_ln703_159" fromId="1710" toId="1711">
</dataflow>
<dataflow id="6940" from="sum_3_5_0_2" to="add_ln703_159" fromId="1705" toId="1711">
</dataflow>
<dataflow id="6941" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_50_read" fromId="3508" toId="1713">
</dataflow>
<dataflow id="6942" from="bias_V_addr_50" to="bias_V_addr_50_read" fromId="1522" toId="1713">
</dataflow>
<dataflow id="6943" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_52_req" fromId="3386" toId="1714">
</dataflow>
<dataflow id="6944" from="bias_V_addr_51" to="bias_V_load_52_req" fromId="1546" toId="1714">
</dataflow>
<dataflow id="6945" from="StgValue_4007" to="bias_V_load_52_req" fromId="4007" toId="1714">
</dataflow>
<dataflow id="6946" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_53_req" fromId="3386" toId="1715">
</dataflow>
<dataflow id="6947" from="bias_V_addr_52" to="bias_V_load_53_req" fromId="1572" toId="1715">
</dataflow>
<dataflow id="6948" from="StgValue_4007" to="bias_V_load_53_req" fromId="4007" toId="1715">
</dataflow>
<dataflow id="6949" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_54_req" fromId="3386" toId="1716">
</dataflow>
<dataflow id="6950" from="bias_V_addr_53" to="bias_V_load_54_req" fromId="1598" toId="1716">
</dataflow>
<dataflow id="6951" from="StgValue_4007" to="bias_V_load_54_req" fromId="4007" toId="1716">
</dataflow>
<dataflow id="6952" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_55_req" fromId="3386" toId="1717">
</dataflow>
<dataflow id="6953" from="bias_V_addr_54" to="bias_V_load_55_req" fromId="1624" toId="1717">
</dataflow>
<dataflow id="6954" from="StgValue_4007" to="bias_V_load_55_req" fromId="4007" toId="1717">
</dataflow>
<dataflow id="6955" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_56_req" fromId="3386" toId="1718">
</dataflow>
<dataflow id="6956" from="bias_V_addr_55" to="bias_V_load_56_req" fromId="1650" toId="1718">
</dataflow>
<dataflow id="6957" from="StgValue_4007" to="bias_V_load_56_req" fromId="4007" toId="1718">
</dataflow>
<dataflow id="6958" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_57_req" fromId="3386" toId="1719">
</dataflow>
<dataflow id="6959" from="bias_V_addr_56" to="bias_V_load_57_req" fromId="1676" toId="1719">
</dataflow>
<dataflow id="6960" from="StgValue_4007" to="bias_V_load_57_req" fromId="4007" toId="1719">
</dataflow>
<dataflow id="6961" from="temp_V_addr_57" to="temp_V_load_56" fromId="1698" toId="1720">
</dataflow>
<dataflow id="6962" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_58_req" fromId="3386" toId="1721">
</dataflow>
<dataflow id="6963" from="bias_V_addr_57" to="bias_V_load_58_req" fromId="1702" toId="1721">
</dataflow>
<dataflow id="6964" from="StgValue_4007" to="bias_V_load_58_req" fromId="4007" toId="1721">
</dataflow>
<dataflow id="6965" from="select_ln75_22" to="add_ln92_78" fromId="311" toId="1722">
</dataflow>
<dataflow id="6966" from="sext_ln89" to="add_ln92_78" fromId="1393" toId="1722">
</dataflow>
<dataflow id="6967" from="add_ln92_78" to="zext_ln97_51" fromId="1722" toId="1723">
</dataflow>
<dataflow id="6968" from="temp_V" to="temp_V_addr_58" fromId="104" toId="1724">
</dataflow>
<dataflow id="6969" from="StgValue_3531" to="temp_V_addr_58" fromId="3531" toId="1724">
</dataflow>
<dataflow id="6970" from="zext_ln97_51" to="temp_V_addr_58" fromId="1723" toId="1724">
</dataflow>
<dataflow id="6971" from="temp_V_addr_58" to="temp_V_load_57" fromId="1724" toId="1725">
</dataflow>
<dataflow id="6972" from="zext_ln103_62" to="add_ln1117_57" fromId="1704" toId="1726">
</dataflow>
<dataflow id="6973" from="sext_ln203" to="add_ln1117_57" fromId="128" toId="1726">
</dataflow>
<dataflow id="6974" from="add_ln1117_57" to="sext_ln1117_130" fromId="1726" toId="1727">
</dataflow>
<dataflow id="6975" from="input_V" to="bias_V_addr_58" fromId="3373" toId="1728">
</dataflow>
<dataflow id="6976" from="sext_ln1117_130" to="bias_V_addr_58" fromId="1727" toId="1728">
</dataflow>
<dataflow id="6978" from="StgValue_6977" to="add_ln103_52" fromId="6977" toId="1729">
</dataflow>
<dataflow id="6979" from="select_ln103_3" to="add_ln103_52" fromId="207" toId="1729">
</dataflow>
<dataflow id="6980" from="add_ln103_52" to="zext_ln103_63" fromId="1729" toId="1730">
</dataflow>
<dataflow id="6981" from="add_ln703_159" to="sum_3_5_1_0" fromId="1711" toId="1731">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6982" from="br_ln99" to="sum_3_5_1_0" fromId="1712" toId="1731">
</dataflow>
<dataflow id="6983" from="sum_3_5_0_2" to="sum_3_5_1_0" fromId="1705" toId="1731">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="6984" from="br_ln91" to="sum_3_5_1_0" fromId="1706" toId="1731">
</dataflow>
<dataflow id="6985" from="temp_V_load_49" to="sext_ln1117_49" fromId="1538" toId="1732">
</dataflow>
<dataflow id="6986" from="bias_V_addr_50_read" to="sext_ln1118_160" fromId="1713" toId="1733">
</dataflow>
<dataflow id="6987" from="sext_ln1118_160" to="mul_ln1118_160" fromId="1733" toId="1734">
</dataflow>
<dataflow id="6988" from="sext_ln1117_49" to="mul_ln1118_160" fromId="1732" toId="1734">
</dataflow>
<dataflow id="6989" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_48" fromId="4311" toId="1735">
</dataflow>
<dataflow id="6990" from="mul_ln1118_160" to="trunc_ln708_48" fromId="1734" toId="1735">
</dataflow>
<dataflow id="6991" from="StgValue_4314" to="trunc_ln708_48" fromId="4314" toId="1735">
</dataflow>
<dataflow id="6992" from="StgValue_4316" to="trunc_ln708_48" fromId="4316" toId="1735">
</dataflow>
<dataflow id="6993" from="trunc_ln708_48" to="add_ln703_160" fromId="1735" toId="1736">
</dataflow>
<dataflow id="6994" from="sum_3_5_1_0" to="add_ln703_160" fromId="1731" toId="1736">
</dataflow>
<dataflow id="6995" from="icmp_ln91_2" to="br_ln91" fromId="354" toId="1737">
</dataflow>
<dataflow id="6996" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_51_read" fromId="3508" toId="1738">
</dataflow>
<dataflow id="6997" from="bias_V_addr_51" to="bias_V_addr_51_read" fromId="1546" toId="1738">
</dataflow>
<dataflow id="6998" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_53_req" fromId="3386" toId="1739">
</dataflow>
<dataflow id="6999" from="bias_V_addr_52" to="bias_V_load_53_req" fromId="1572" toId="1739">
</dataflow>
<dataflow id="7000" from="StgValue_4007" to="bias_V_load_53_req" fromId="4007" toId="1739">
</dataflow>
<dataflow id="7001" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_54_req" fromId="3386" toId="1740">
</dataflow>
<dataflow id="7002" from="bias_V_addr_53" to="bias_V_load_54_req" fromId="1598" toId="1740">
</dataflow>
<dataflow id="7003" from="StgValue_4007" to="bias_V_load_54_req" fromId="4007" toId="1740">
</dataflow>
<dataflow id="7004" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_55_req" fromId="3386" toId="1741">
</dataflow>
<dataflow id="7005" from="bias_V_addr_54" to="bias_V_load_55_req" fromId="1624" toId="1741">
</dataflow>
<dataflow id="7006" from="StgValue_4007" to="bias_V_load_55_req" fromId="4007" toId="1741">
</dataflow>
<dataflow id="7007" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_56_req" fromId="3386" toId="1742">
</dataflow>
<dataflow id="7008" from="bias_V_addr_55" to="bias_V_load_56_req" fromId="1650" toId="1742">
</dataflow>
<dataflow id="7009" from="StgValue_4007" to="bias_V_load_56_req" fromId="4007" toId="1742">
</dataflow>
<dataflow id="7010" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_57_req" fromId="3386" toId="1743">
</dataflow>
<dataflow id="7011" from="bias_V_addr_56" to="bias_V_load_57_req" fromId="1676" toId="1743">
</dataflow>
<dataflow id="7012" from="StgValue_4007" to="bias_V_load_57_req" fromId="4007" toId="1743">
</dataflow>
<dataflow id="7013" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_58_req" fromId="3386" toId="1744">
</dataflow>
<dataflow id="7014" from="bias_V_addr_57" to="bias_V_load_58_req" fromId="1702" toId="1744">
</dataflow>
<dataflow id="7015" from="StgValue_4007" to="bias_V_load_58_req" fromId="4007" toId="1744">
</dataflow>
<dataflow id="7016" from="temp_V_addr_58" to="temp_V_load_57" fromId="1724" toId="1745">
</dataflow>
<dataflow id="7017" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_59_req" fromId="3386" toId="1746">
</dataflow>
<dataflow id="7018" from="bias_V_addr_58" to="bias_V_load_59_req" fromId="1728" toId="1746">
</dataflow>
<dataflow id="7019" from="StgValue_4007" to="bias_V_load_59_req" fromId="4007" toId="1746">
</dataflow>
<dataflow id="7020" from="select_ln75_22" to="add_ln92_79" fromId="311" toId="1747">
</dataflow>
<dataflow id="7021" from="zext_ln77" to="add_ln92_79" fromId="1420" toId="1747">
</dataflow>
<dataflow id="7022" from="add_ln92_79" to="zext_ln97_52" fromId="1747" toId="1748">
</dataflow>
<dataflow id="7023" from="temp_V" to="temp_V_addr_59" fromId="104" toId="1749">
</dataflow>
<dataflow id="7024" from="StgValue_3531" to="temp_V_addr_59" fromId="3531" toId="1749">
</dataflow>
<dataflow id="7025" from="zext_ln97_52" to="temp_V_addr_59" fromId="1748" toId="1749">
</dataflow>
<dataflow id="7026" from="temp_V_addr_59" to="temp_V_load_58" fromId="1749" toId="1750">
</dataflow>
<dataflow id="7027" from="zext_ln103_63" to="add_ln1117_58" fromId="1730" toId="1751">
</dataflow>
<dataflow id="7028" from="sext_ln203" to="add_ln1117_58" fromId="128" toId="1751">
</dataflow>
<dataflow id="7029" from="add_ln1117_58" to="sext_ln1117_131" fromId="1751" toId="1752">
</dataflow>
<dataflow id="7030" from="input_V" to="bias_V_addr_59" fromId="3373" toId="1753">
</dataflow>
<dataflow id="7031" from="sext_ln1117_131" to="bias_V_addr_59" fromId="1752" toId="1753">
</dataflow>
<dataflow id="7033" from="StgValue_7032" to="add_ln103_53" fromId="7032" toId="1754">
</dataflow>
<dataflow id="7034" from="select_ln103_3" to="add_ln103_53" fromId="207" toId="1754">
</dataflow>
<dataflow id="7035" from="add_ln103_53" to="zext_ln103_64" fromId="1754" toId="1755">
</dataflow>
<dataflow id="7036" from="temp_V_load_50" to="sext_ln1117_50" fromId="1564" toId="1756">
</dataflow>
<dataflow id="7037" from="bias_V_addr_51_read" to="sext_ln1118_161" fromId="1738" toId="1757">
</dataflow>
<dataflow id="7038" from="sext_ln1118_161" to="mul_ln1118_161" fromId="1757" toId="1758">
</dataflow>
<dataflow id="7039" from="sext_ln1117_50" to="mul_ln1118_161" fromId="1756" toId="1758">
</dataflow>
<dataflow id="7040" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_49" fromId="4311" toId="1759">
</dataflow>
<dataflow id="7041" from="mul_ln1118_161" to="trunc_ln708_49" fromId="1758" toId="1759">
</dataflow>
<dataflow id="7042" from="StgValue_4314" to="trunc_ln708_49" fromId="4314" toId="1759">
</dataflow>
<dataflow id="7043" from="StgValue_4316" to="trunc_ln708_49" fromId="4316" toId="1759">
</dataflow>
<dataflow id="7044" from="trunc_ln708_49" to="add_ln703_161" fromId="1759" toId="1760">
</dataflow>
<dataflow id="7045" from="add_ln703_160" to="add_ln703_161" fromId="1736" toId="1760">
</dataflow>
<dataflow id="7046" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_52_read" fromId="3508" toId="1762">
</dataflow>
<dataflow id="7047" from="bias_V_addr_52" to="bias_V_addr_52_read" fromId="1572" toId="1762">
</dataflow>
<dataflow id="7048" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_54_req" fromId="3386" toId="1763">
</dataflow>
<dataflow id="7049" from="bias_V_addr_53" to="bias_V_load_54_req" fromId="1598" toId="1763">
</dataflow>
<dataflow id="7050" from="StgValue_4007" to="bias_V_load_54_req" fromId="4007" toId="1763">
</dataflow>
<dataflow id="7051" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_55_req" fromId="3386" toId="1764">
</dataflow>
<dataflow id="7052" from="bias_V_addr_54" to="bias_V_load_55_req" fromId="1624" toId="1764">
</dataflow>
<dataflow id="7053" from="StgValue_4007" to="bias_V_load_55_req" fromId="4007" toId="1764">
</dataflow>
<dataflow id="7054" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_56_req" fromId="3386" toId="1765">
</dataflow>
<dataflow id="7055" from="bias_V_addr_55" to="bias_V_load_56_req" fromId="1650" toId="1765">
</dataflow>
<dataflow id="7056" from="StgValue_4007" to="bias_V_load_56_req" fromId="4007" toId="1765">
</dataflow>
<dataflow id="7057" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_57_req" fromId="3386" toId="1766">
</dataflow>
<dataflow id="7058" from="bias_V_addr_56" to="bias_V_load_57_req" fromId="1676" toId="1766">
</dataflow>
<dataflow id="7059" from="StgValue_4007" to="bias_V_load_57_req" fromId="4007" toId="1766">
</dataflow>
<dataflow id="7060" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_58_req" fromId="3386" toId="1767">
</dataflow>
<dataflow id="7061" from="bias_V_addr_57" to="bias_V_load_58_req" fromId="1702" toId="1767">
</dataflow>
<dataflow id="7062" from="StgValue_4007" to="bias_V_load_58_req" fromId="4007" toId="1767">
</dataflow>
<dataflow id="7063" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_59_req" fromId="3386" toId="1768">
</dataflow>
<dataflow id="7064" from="bias_V_addr_58" to="bias_V_load_59_req" fromId="1728" toId="1768">
</dataflow>
<dataflow id="7065" from="StgValue_4007" to="bias_V_load_59_req" fromId="4007" toId="1768">
</dataflow>
<dataflow id="7066" from="temp_V_addr_59" to="temp_V_load_58" fromId="1749" toId="1769">
</dataflow>
<dataflow id="7067" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_60_req" fromId="3386" toId="1770">
</dataflow>
<dataflow id="7068" from="bias_V_addr_59" to="bias_V_load_60_req" fromId="1753" toId="1770">
</dataflow>
<dataflow id="7069" from="StgValue_4007" to="bias_V_load_60_req" fromId="4007" toId="1770">
</dataflow>
<dataflow id="7070" from="select_ln75_22" to="add_ln92_80" fromId="311" toId="1771">
</dataflow>
<dataflow id="7071" from="zext_ln89" to="add_ln92_80" fromId="1447" toId="1771">
</dataflow>
<dataflow id="7072" from="add_ln92_80" to="zext_ln97_53" fromId="1771" toId="1772">
</dataflow>
<dataflow id="7073" from="temp_V" to="temp_V_addr_60" fromId="104" toId="1773">
</dataflow>
<dataflow id="7074" from="StgValue_3531" to="temp_V_addr_60" fromId="3531" toId="1773">
</dataflow>
<dataflow id="7075" from="zext_ln97_53" to="temp_V_addr_60" fromId="1772" toId="1773">
</dataflow>
<dataflow id="7076" from="temp_V_addr_60" to="temp_V_load_59" fromId="1773" toId="1774">
</dataflow>
<dataflow id="7077" from="zext_ln103_64" to="add_ln1117_59" fromId="1755" toId="1775">
</dataflow>
<dataflow id="7078" from="sext_ln203" to="add_ln1117_59" fromId="128" toId="1775">
</dataflow>
<dataflow id="7079" from="add_ln1117_59" to="sext_ln1117_132" fromId="1775" toId="1776">
</dataflow>
<dataflow id="7080" from="input_V" to="bias_V_addr_60" fromId="3373" toId="1777">
</dataflow>
<dataflow id="7081" from="sext_ln1117_132" to="bias_V_addr_60" fromId="1776" toId="1777">
</dataflow>
<dataflow id="7083" from="StgValue_7082" to="add_ln103_54" fromId="7082" toId="1778">
</dataflow>
<dataflow id="7084" from="select_ln103_3" to="add_ln103_54" fromId="207" toId="1778">
</dataflow>
<dataflow id="7085" from="add_ln103_54" to="zext_ln103_65" fromId="1778" toId="1779">
</dataflow>
<dataflow id="7086" from="add_ln703_161" to="sum_3_5_1_2" fromId="1760" toId="1780">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7087" from="br_ln99" to="sum_3_5_1_2" fromId="1761" toId="1780">
</dataflow>
<dataflow id="7088" from="add_ln703_160" to="sum_3_5_1_2" fromId="1736" toId="1780">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7089" from="br_ln91" to="sum_3_5_1_2" fromId="1737" toId="1780">
</dataflow>
<dataflow id="7090" from="and_ln91_2" to="br_ln91" fromId="419" toId="1781">
</dataflow>
<dataflow id="7091" from="temp_V_load_51" to="sext_ln1117_51" fromId="1590" toId="1782">
</dataflow>
<dataflow id="7092" from="bias_V_addr_52_read" to="sext_ln1118_162" fromId="1762" toId="1783">
</dataflow>
<dataflow id="7093" from="sext_ln1118_162" to="mul_ln1118_162" fromId="1783" toId="1784">
</dataflow>
<dataflow id="7094" from="sext_ln1117_51" to="mul_ln1118_162" fromId="1782" toId="1784">
</dataflow>
<dataflow id="7095" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_50" fromId="4311" toId="1785">
</dataflow>
<dataflow id="7096" from="mul_ln1118_162" to="trunc_ln708_50" fromId="1784" toId="1785">
</dataflow>
<dataflow id="7097" from="StgValue_4314" to="trunc_ln708_50" fromId="4314" toId="1785">
</dataflow>
<dataflow id="7098" from="StgValue_4316" to="trunc_ln708_50" fromId="4316" toId="1785">
</dataflow>
<dataflow id="7099" from="trunc_ln708_50" to="add_ln703_162" fromId="1785" toId="1786">
</dataflow>
<dataflow id="7100" from="sum_3_5_1_2" to="add_ln703_162" fromId="1780" toId="1786">
</dataflow>
<dataflow id="7101" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_53_read" fromId="3508" toId="1788">
</dataflow>
<dataflow id="7102" from="bias_V_addr_53" to="bias_V_addr_53_read" fromId="1598" toId="1788">
</dataflow>
<dataflow id="7103" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_55_req" fromId="3386" toId="1789">
</dataflow>
<dataflow id="7104" from="bias_V_addr_54" to="bias_V_load_55_req" fromId="1624" toId="1789">
</dataflow>
<dataflow id="7105" from="StgValue_4007" to="bias_V_load_55_req" fromId="4007" toId="1789">
</dataflow>
<dataflow id="7106" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_56_req" fromId="3386" toId="1790">
</dataflow>
<dataflow id="7107" from="bias_V_addr_55" to="bias_V_load_56_req" fromId="1650" toId="1790">
</dataflow>
<dataflow id="7108" from="StgValue_4007" to="bias_V_load_56_req" fromId="4007" toId="1790">
</dataflow>
<dataflow id="7109" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_57_req" fromId="3386" toId="1791">
</dataflow>
<dataflow id="7110" from="bias_V_addr_56" to="bias_V_load_57_req" fromId="1676" toId="1791">
</dataflow>
<dataflow id="7111" from="StgValue_4007" to="bias_V_load_57_req" fromId="4007" toId="1791">
</dataflow>
<dataflow id="7112" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_58_req" fromId="3386" toId="1792">
</dataflow>
<dataflow id="7113" from="bias_V_addr_57" to="bias_V_load_58_req" fromId="1702" toId="1792">
</dataflow>
<dataflow id="7114" from="StgValue_4007" to="bias_V_load_58_req" fromId="4007" toId="1792">
</dataflow>
<dataflow id="7115" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_59_req" fromId="3386" toId="1793">
</dataflow>
<dataflow id="7116" from="bias_V_addr_58" to="bias_V_load_59_req" fromId="1728" toId="1793">
</dataflow>
<dataflow id="7117" from="StgValue_4007" to="bias_V_load_59_req" fromId="4007" toId="1793">
</dataflow>
<dataflow id="7118" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_60_req" fromId="3386" toId="1794">
</dataflow>
<dataflow id="7119" from="bias_V_addr_59" to="bias_V_load_60_req" fromId="1753" toId="1794">
</dataflow>
<dataflow id="7120" from="StgValue_4007" to="bias_V_load_60_req" fromId="4007" toId="1794">
</dataflow>
<dataflow id="7121" from="temp_V_addr_60" to="temp_V_load_59" fromId="1773" toId="1795">
</dataflow>
<dataflow id="7122" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_61_req" fromId="3386" toId="1796">
</dataflow>
<dataflow id="7123" from="bias_V_addr_60" to="bias_V_load_61_req" fromId="1777" toId="1796">
</dataflow>
<dataflow id="7124" from="StgValue_4007" to="bias_V_load_61_req" fromId="4007" toId="1796">
</dataflow>
<dataflow id="7125" from="select_ln75_23" to="add_ln92_81" fromId="313" toId="1797">
</dataflow>
<dataflow id="7126" from="sext_ln89" to="add_ln92_81" fromId="1393" toId="1797">
</dataflow>
<dataflow id="7127" from="add_ln92_81" to="zext_ln97_54" fromId="1797" toId="1798">
</dataflow>
<dataflow id="7128" from="temp_V" to="temp_V_addr_61" fromId="104" toId="1799">
</dataflow>
<dataflow id="7129" from="StgValue_3531" to="temp_V_addr_61" fromId="3531" toId="1799">
</dataflow>
<dataflow id="7130" from="zext_ln97_54" to="temp_V_addr_61" fromId="1798" toId="1799">
</dataflow>
<dataflow id="7131" from="temp_V_addr_61" to="temp_V_load_60" fromId="1799" toId="1800">
</dataflow>
<dataflow id="7132" from="zext_ln103_65" to="add_ln1117_60" fromId="1779" toId="1801">
</dataflow>
<dataflow id="7133" from="sext_ln203" to="add_ln1117_60" fromId="128" toId="1801">
</dataflow>
<dataflow id="7134" from="add_ln1117_60" to="sext_ln1117_133" fromId="1801" toId="1802">
</dataflow>
<dataflow id="7135" from="input_V" to="bias_V_addr_61" fromId="3373" toId="1803">
</dataflow>
<dataflow id="7136" from="sext_ln1117_133" to="bias_V_addr_61" fromId="1802" toId="1803">
</dataflow>
<dataflow id="7138" from="StgValue_7137" to="add_ln103_55" fromId="7137" toId="1804">
</dataflow>
<dataflow id="7139" from="select_ln103_3" to="add_ln103_55" fromId="207" toId="1804">
</dataflow>
<dataflow id="7140" from="add_ln103_55" to="zext_ln103_66" fromId="1804" toId="1805">
</dataflow>
<dataflow id="7141" from="add_ln703_162" to="sum_3_5_2_0" fromId="1786" toId="1806">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7142" from="br_ln99" to="sum_3_5_2_0" fromId="1787" toId="1806">
</dataflow>
<dataflow id="7143" from="sum_3_5_1_2" to="sum_3_5_2_0" fromId="1780" toId="1806">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7144" from="br_ln91" to="sum_3_5_2_0" fromId="1781" toId="1806">
</dataflow>
<dataflow id="7145" from="select_ln75_4" to="br_ln91" fromId="275" toId="1807">
</dataflow>
<dataflow id="7146" from="temp_V_load_52" to="sext_ln1117_52" fromId="1616" toId="1808">
</dataflow>
<dataflow id="7147" from="bias_V_addr_53_read" to="sext_ln1118_163" fromId="1788" toId="1809">
</dataflow>
<dataflow id="7148" from="sext_ln1118_163" to="mul_ln1118_163" fromId="1809" toId="1810">
</dataflow>
<dataflow id="7149" from="sext_ln1117_52" to="mul_ln1118_163" fromId="1808" toId="1810">
</dataflow>
<dataflow id="7150" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_51" fromId="4311" toId="1811">
</dataflow>
<dataflow id="7151" from="mul_ln1118_163" to="trunc_ln708_51" fromId="1810" toId="1811">
</dataflow>
<dataflow id="7152" from="StgValue_4314" to="trunc_ln708_51" fromId="4314" toId="1811">
</dataflow>
<dataflow id="7153" from="StgValue_4316" to="trunc_ln708_51" fromId="4316" toId="1811">
</dataflow>
<dataflow id="7154" from="trunc_ln708_51" to="add_ln703_163" fromId="1811" toId="1812">
</dataflow>
<dataflow id="7155" from="sum_3_5_2_0" to="add_ln703_163" fromId="1806" toId="1812">
</dataflow>
<dataflow id="7156" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_54_read" fromId="3508" toId="1814">
</dataflow>
<dataflow id="7157" from="bias_V_addr_54" to="bias_V_addr_54_read" fromId="1624" toId="1814">
</dataflow>
<dataflow id="7158" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_56_req" fromId="3386" toId="1815">
</dataflow>
<dataflow id="7159" from="bias_V_addr_55" to="bias_V_load_56_req" fromId="1650" toId="1815">
</dataflow>
<dataflow id="7160" from="StgValue_4007" to="bias_V_load_56_req" fromId="4007" toId="1815">
</dataflow>
<dataflow id="7161" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_57_req" fromId="3386" toId="1816">
</dataflow>
<dataflow id="7162" from="bias_V_addr_56" to="bias_V_load_57_req" fromId="1676" toId="1816">
</dataflow>
<dataflow id="7163" from="StgValue_4007" to="bias_V_load_57_req" fromId="4007" toId="1816">
</dataflow>
<dataflow id="7164" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_58_req" fromId="3386" toId="1817">
</dataflow>
<dataflow id="7165" from="bias_V_addr_57" to="bias_V_load_58_req" fromId="1702" toId="1817">
</dataflow>
<dataflow id="7166" from="StgValue_4007" to="bias_V_load_58_req" fromId="4007" toId="1817">
</dataflow>
<dataflow id="7167" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_59_req" fromId="3386" toId="1818">
</dataflow>
<dataflow id="7168" from="bias_V_addr_58" to="bias_V_load_59_req" fromId="1728" toId="1818">
</dataflow>
<dataflow id="7169" from="StgValue_4007" to="bias_V_load_59_req" fromId="4007" toId="1818">
</dataflow>
<dataflow id="7170" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_60_req" fromId="3386" toId="1819">
</dataflow>
<dataflow id="7171" from="bias_V_addr_59" to="bias_V_load_60_req" fromId="1753" toId="1819">
</dataflow>
<dataflow id="7172" from="StgValue_4007" to="bias_V_load_60_req" fromId="4007" toId="1819">
</dataflow>
<dataflow id="7173" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_61_req" fromId="3386" toId="1820">
</dataflow>
<dataflow id="7174" from="bias_V_addr_60" to="bias_V_load_61_req" fromId="1777" toId="1820">
</dataflow>
<dataflow id="7175" from="StgValue_4007" to="bias_V_load_61_req" fromId="4007" toId="1820">
</dataflow>
<dataflow id="7176" from="temp_V_addr_61" to="temp_V_load_60" fromId="1799" toId="1821">
</dataflow>
<dataflow id="7177" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_62_req" fromId="3386" toId="1822">
</dataflow>
<dataflow id="7178" from="bias_V_addr_61" to="bias_V_load_62_req" fromId="1803" toId="1822">
</dataflow>
<dataflow id="7179" from="StgValue_4007" to="bias_V_load_62_req" fromId="4007" toId="1822">
</dataflow>
<dataflow id="7180" from="select_ln75_23" to="add_ln92_82" fromId="313" toId="1823">
</dataflow>
<dataflow id="7181" from="zext_ln77" to="add_ln92_82" fromId="1420" toId="1823">
</dataflow>
<dataflow id="7182" from="add_ln92_82" to="zext_ln97_55" fromId="1823" toId="1824">
</dataflow>
<dataflow id="7183" from="temp_V" to="temp_V_addr_62" fromId="104" toId="1825">
</dataflow>
<dataflow id="7184" from="StgValue_3531" to="temp_V_addr_62" fromId="3531" toId="1825">
</dataflow>
<dataflow id="7185" from="zext_ln97_55" to="temp_V_addr_62" fromId="1824" toId="1825">
</dataflow>
<dataflow id="7186" from="temp_V_addr_62" to="temp_V_load_61" fromId="1825" toId="1826">
</dataflow>
<dataflow id="7187" from="zext_ln103_66" to="add_ln1117_61" fromId="1805" toId="1827">
</dataflow>
<dataflow id="7188" from="sext_ln203" to="add_ln1117_61" fromId="128" toId="1827">
</dataflow>
<dataflow id="7189" from="add_ln1117_61" to="sext_ln1117_134" fromId="1827" toId="1828">
</dataflow>
<dataflow id="7190" from="input_V" to="bias_V_addr_62" fromId="3373" toId="1829">
</dataflow>
<dataflow id="7191" from="sext_ln1117_134" to="bias_V_addr_62" fromId="1828" toId="1829">
</dataflow>
<dataflow id="7193" from="StgValue_7192" to="add_ln103_56" fromId="7192" toId="1830">
</dataflow>
<dataflow id="7194" from="select_ln103_3" to="add_ln103_56" fromId="207" toId="1830">
</dataflow>
<dataflow id="7195" from="add_ln103_56" to="zext_ln103_67" fromId="1830" toId="1831">
</dataflow>
<dataflow id="7196" from="add_ln703_163" to="sum_3_5_2_1" fromId="1812" toId="1832">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7197" from="br_ln99" to="sum_3_5_2_1" fromId="1813" toId="1832">
</dataflow>
<dataflow id="7198" from="sum_3_5_2_0" to="sum_3_5_2_1" fromId="1806" toId="1832">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7199" from="br_ln91" to="sum_3_5_2_1" fromId="1807" toId="1832">
</dataflow>
<dataflow id="7200" from="and_ln91_3" to="br_ln91" fromId="458" toId="1833">
</dataflow>
<dataflow id="7201" from="temp_V_load_53" to="sext_ln1117_53" fromId="1642" toId="1834">
</dataflow>
<dataflow id="7202" from="bias_V_addr_54_read" to="sext_ln1118_164" fromId="1814" toId="1835">
</dataflow>
<dataflow id="7203" from="sext_ln1118_164" to="mul_ln1118_164" fromId="1835" toId="1836">
</dataflow>
<dataflow id="7204" from="sext_ln1117_53" to="mul_ln1118_164" fromId="1834" toId="1836">
</dataflow>
<dataflow id="7205" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_52" fromId="4311" toId="1837">
</dataflow>
<dataflow id="7206" from="mul_ln1118_164" to="trunc_ln708_52" fromId="1836" toId="1837">
</dataflow>
<dataflow id="7207" from="StgValue_4314" to="trunc_ln708_52" fromId="4314" toId="1837">
</dataflow>
<dataflow id="7208" from="StgValue_4316" to="trunc_ln708_52" fromId="4316" toId="1837">
</dataflow>
<dataflow id="7209" from="trunc_ln708_52" to="add_ln703_164" fromId="1837" toId="1838">
</dataflow>
<dataflow id="7210" from="sum_3_5_2_1" to="add_ln703_164" fromId="1832" toId="1838">
</dataflow>
<dataflow id="7211" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_55_read" fromId="3508" toId="1840">
</dataflow>
<dataflow id="7212" from="bias_V_addr_55" to="bias_V_addr_55_read" fromId="1650" toId="1840">
</dataflow>
<dataflow id="7213" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_57_req" fromId="3386" toId="1841">
</dataflow>
<dataflow id="7214" from="bias_V_addr_56" to="bias_V_load_57_req" fromId="1676" toId="1841">
</dataflow>
<dataflow id="7215" from="StgValue_4007" to="bias_V_load_57_req" fromId="4007" toId="1841">
</dataflow>
<dataflow id="7216" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_58_req" fromId="3386" toId="1842">
</dataflow>
<dataflow id="7217" from="bias_V_addr_57" to="bias_V_load_58_req" fromId="1702" toId="1842">
</dataflow>
<dataflow id="7218" from="StgValue_4007" to="bias_V_load_58_req" fromId="4007" toId="1842">
</dataflow>
<dataflow id="7219" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_59_req" fromId="3386" toId="1843">
</dataflow>
<dataflow id="7220" from="bias_V_addr_58" to="bias_V_load_59_req" fromId="1728" toId="1843">
</dataflow>
<dataflow id="7221" from="StgValue_4007" to="bias_V_load_59_req" fromId="4007" toId="1843">
</dataflow>
<dataflow id="7222" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_60_req" fromId="3386" toId="1844">
</dataflow>
<dataflow id="7223" from="bias_V_addr_59" to="bias_V_load_60_req" fromId="1753" toId="1844">
</dataflow>
<dataflow id="7224" from="StgValue_4007" to="bias_V_load_60_req" fromId="4007" toId="1844">
</dataflow>
<dataflow id="7225" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_61_req" fromId="3386" toId="1845">
</dataflow>
<dataflow id="7226" from="bias_V_addr_60" to="bias_V_load_61_req" fromId="1777" toId="1845">
</dataflow>
<dataflow id="7227" from="StgValue_4007" to="bias_V_load_61_req" fromId="4007" toId="1845">
</dataflow>
<dataflow id="7228" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_62_req" fromId="3386" toId="1846">
</dataflow>
<dataflow id="7229" from="bias_V_addr_61" to="bias_V_load_62_req" fromId="1803" toId="1846">
</dataflow>
<dataflow id="7230" from="StgValue_4007" to="bias_V_load_62_req" fromId="4007" toId="1846">
</dataflow>
<dataflow id="7231" from="temp_V_addr_62" to="temp_V_load_61" fromId="1825" toId="1847">
</dataflow>
<dataflow id="7232" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_63_req" fromId="3386" toId="1848">
</dataflow>
<dataflow id="7233" from="bias_V_addr_62" to="bias_V_load_63_req" fromId="1829" toId="1848">
</dataflow>
<dataflow id="7234" from="StgValue_4007" to="bias_V_load_63_req" fromId="4007" toId="1848">
</dataflow>
<dataflow id="7235" from="select_ln75_23" to="add_ln92_83" fromId="313" toId="1849">
</dataflow>
<dataflow id="7236" from="zext_ln89" to="add_ln92_83" fromId="1447" toId="1849">
</dataflow>
<dataflow id="7237" from="add_ln92_83" to="zext_ln97_56" fromId="1849" toId="1850">
</dataflow>
<dataflow id="7238" from="temp_V" to="temp_V_addr_63" fromId="104" toId="1851">
</dataflow>
<dataflow id="7239" from="StgValue_3531" to="temp_V_addr_63" fromId="3531" toId="1851">
</dataflow>
<dataflow id="7240" from="zext_ln97_56" to="temp_V_addr_63" fromId="1850" toId="1851">
</dataflow>
<dataflow id="7241" from="temp_V_addr_63" to="temp_V_load_62" fromId="1851" toId="1852">
</dataflow>
<dataflow id="7242" from="zext_ln103_67" to="add_ln1117_62" fromId="1831" toId="1853">
</dataflow>
<dataflow id="7243" from="sext_ln203" to="add_ln1117_62" fromId="128" toId="1853">
</dataflow>
<dataflow id="7244" from="add_ln1117_62" to="sext_ln1117_135" fromId="1853" toId="1854">
</dataflow>
<dataflow id="7245" from="input_V" to="bias_V_addr_63" fromId="3373" toId="1855">
</dataflow>
<dataflow id="7246" from="sext_ln1117_135" to="bias_V_addr_63" fromId="1854" toId="1855">
</dataflow>
<dataflow id="7248" from="StgValue_7247" to="add_ln103_57" fromId="7247" toId="1856">
</dataflow>
<dataflow id="7249" from="select_ln103_3" to="add_ln103_57" fromId="207" toId="1856">
</dataflow>
<dataflow id="7250" from="add_ln103_57" to="zext_ln103_68" fromId="1856" toId="1857">
</dataflow>
<dataflow id="7251" from="add_ln703_164" to="sum_3_5_2_2" fromId="1838" toId="1858">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7252" from="br_ln99" to="sum_3_5_2_2" fromId="1839" toId="1858">
</dataflow>
<dataflow id="7253" from="sum_3_5_2_1" to="sum_3_5_2_2" fromId="1832" toId="1858">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7254" from="br_ln91" to="sum_3_5_2_2" fromId="1833" toId="1858">
</dataflow>
<dataflow id="7255" from="and_ln91" to="br_ln91" fromId="325" toId="1859">
</dataflow>
<dataflow id="7256" from="temp_V_load_54" to="sext_ln1117_54" fromId="1668" toId="1860">
</dataflow>
<dataflow id="7257" from="bias_V_addr_55_read" to="sext_ln1118_165" fromId="1840" toId="1861">
</dataflow>
<dataflow id="7258" from="sext_ln1118_165" to="mul_ln1118_165" fromId="1861" toId="1862">
</dataflow>
<dataflow id="7259" from="sext_ln1117_54" to="mul_ln1118_165" fromId="1860" toId="1862">
</dataflow>
<dataflow id="7260" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_53" fromId="4311" toId="1863">
</dataflow>
<dataflow id="7261" from="mul_ln1118_165" to="trunc_ln708_53" fromId="1862" toId="1863">
</dataflow>
<dataflow id="7262" from="StgValue_4314" to="trunc_ln708_53" fromId="4314" toId="1863">
</dataflow>
<dataflow id="7263" from="StgValue_4316" to="trunc_ln708_53" fromId="4316" toId="1863">
</dataflow>
<dataflow id="7264" from="trunc_ln708_53" to="add_ln703_165" fromId="1863" toId="1864">
</dataflow>
<dataflow id="7265" from="sum_3_5_2_2" to="add_ln703_165" fromId="1858" toId="1864">
</dataflow>
<dataflow id="7266" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_56_read" fromId="3508" toId="1866">
</dataflow>
<dataflow id="7267" from="bias_V_addr_56" to="bias_V_addr_56_read" fromId="1676" toId="1866">
</dataflow>
<dataflow id="7268" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_58_req" fromId="3386" toId="1867">
</dataflow>
<dataflow id="7269" from="bias_V_addr_57" to="bias_V_load_58_req" fromId="1702" toId="1867">
</dataflow>
<dataflow id="7270" from="StgValue_4007" to="bias_V_load_58_req" fromId="4007" toId="1867">
</dataflow>
<dataflow id="7271" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_59_req" fromId="3386" toId="1868">
</dataflow>
<dataflow id="7272" from="bias_V_addr_58" to="bias_V_load_59_req" fromId="1728" toId="1868">
</dataflow>
<dataflow id="7273" from="StgValue_4007" to="bias_V_load_59_req" fromId="4007" toId="1868">
</dataflow>
<dataflow id="7274" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_60_req" fromId="3386" toId="1869">
</dataflow>
<dataflow id="7275" from="bias_V_addr_59" to="bias_V_load_60_req" fromId="1753" toId="1869">
</dataflow>
<dataflow id="7276" from="StgValue_4007" to="bias_V_load_60_req" fromId="4007" toId="1869">
</dataflow>
<dataflow id="7277" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_61_req" fromId="3386" toId="1870">
</dataflow>
<dataflow id="7278" from="bias_V_addr_60" to="bias_V_load_61_req" fromId="1777" toId="1870">
</dataflow>
<dataflow id="7279" from="StgValue_4007" to="bias_V_load_61_req" fromId="4007" toId="1870">
</dataflow>
<dataflow id="7280" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_62_req" fromId="3386" toId="1871">
</dataflow>
<dataflow id="7281" from="bias_V_addr_61" to="bias_V_load_62_req" fromId="1803" toId="1871">
</dataflow>
<dataflow id="7282" from="StgValue_4007" to="bias_V_load_62_req" fromId="4007" toId="1871">
</dataflow>
<dataflow id="7283" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_63_req" fromId="3386" toId="1872">
</dataflow>
<dataflow id="7284" from="bias_V_addr_62" to="bias_V_load_63_req" fromId="1829" toId="1872">
</dataflow>
<dataflow id="7285" from="StgValue_4007" to="bias_V_load_63_req" fromId="4007" toId="1872">
</dataflow>
<dataflow id="7286" from="temp_V_addr_63" to="temp_V_load_62" fromId="1851" toId="1873">
</dataflow>
<dataflow id="7287" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_64_req" fromId="3386" toId="1874">
</dataflow>
<dataflow id="7288" from="bias_V_addr_63" to="bias_V_load_64_req" fromId="1855" toId="1874">
</dataflow>
<dataflow id="7289" from="StgValue_4007" to="bias_V_load_64_req" fromId="4007" toId="1874">
</dataflow>
<dataflow id="7290" from="select_ln75_24" to="add_ln92_84" fromId="315" toId="1875">
</dataflow>
<dataflow id="7291" from="sext_ln89" to="add_ln92_84" fromId="1393" toId="1875">
</dataflow>
<dataflow id="7292" from="add_ln92_84" to="zext_ln97_57" fromId="1875" toId="1876">
</dataflow>
<dataflow id="7293" from="temp_V" to="temp_V_addr_64" fromId="104" toId="1877">
</dataflow>
<dataflow id="7294" from="StgValue_3531" to="temp_V_addr_64" fromId="3531" toId="1877">
</dataflow>
<dataflow id="7295" from="zext_ln97_57" to="temp_V_addr_64" fromId="1876" toId="1877">
</dataflow>
<dataflow id="7296" from="temp_V_addr_64" to="temp_V_load_63" fromId="1877" toId="1878">
</dataflow>
<dataflow id="7297" from="zext_ln103_68" to="add_ln1117_63" fromId="1857" toId="1879">
</dataflow>
<dataflow id="7298" from="sext_ln203" to="add_ln1117_63" fromId="128" toId="1879">
</dataflow>
<dataflow id="7299" from="add_ln1117_63" to="sext_ln1117_136" fromId="1879" toId="1880">
</dataflow>
<dataflow id="7300" from="input_V" to="bias_V_addr_64" fromId="3373" toId="1881">
</dataflow>
<dataflow id="7301" from="sext_ln1117_136" to="bias_V_addr_64" fromId="1880" toId="1881">
</dataflow>
<dataflow id="7303" from="StgValue_7302" to="add_ln103_58" fromId="7302" toId="1882">
</dataflow>
<dataflow id="7304" from="select_ln103_3" to="add_ln103_58" fromId="207" toId="1882">
</dataflow>
<dataflow id="7305" from="add_ln103_58" to="zext_ln103_69" fromId="1882" toId="1883">
</dataflow>
<dataflow id="7306" from="add_ln703_165" to="sum_3_6_0_0" fromId="1864" toId="1884">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7307" from="br_ln99" to="sum_3_6_0_0" fromId="1865" toId="1884">
</dataflow>
<dataflow id="7308" from="sum_3_5_2_2" to="sum_3_6_0_0" fromId="1858" toId="1884">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7309" from="br_ln91" to="sum_3_6_0_0" fromId="1859" toId="1884">
</dataflow>
<dataflow id="7310" from="select_ln75_2" to="br_ln91" fromId="218" toId="1885">
</dataflow>
<dataflow id="7311" from="temp_V_load_55" to="sext_ln1117_55" fromId="1694" toId="1886">
</dataflow>
<dataflow id="7312" from="bias_V_addr_56_read" to="sext_ln1118_166" fromId="1866" toId="1887">
</dataflow>
<dataflow id="7313" from="sext_ln1118_166" to="mul_ln1118_166" fromId="1887" toId="1888">
</dataflow>
<dataflow id="7314" from="sext_ln1117_55" to="mul_ln1118_166" fromId="1886" toId="1888">
</dataflow>
<dataflow id="7315" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_54" fromId="4311" toId="1889">
</dataflow>
<dataflow id="7316" from="mul_ln1118_166" to="trunc_ln708_54" fromId="1888" toId="1889">
</dataflow>
<dataflow id="7317" from="StgValue_4314" to="trunc_ln708_54" fromId="4314" toId="1889">
</dataflow>
<dataflow id="7318" from="StgValue_4316" to="trunc_ln708_54" fromId="4316" toId="1889">
</dataflow>
<dataflow id="7319" from="trunc_ln708_54" to="add_ln703_166" fromId="1889" toId="1890">
</dataflow>
<dataflow id="7320" from="sum_3_6_0_0" to="add_ln703_166" fromId="1884" toId="1890">
</dataflow>
<dataflow id="7321" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_57_read" fromId="3508" toId="1892">
</dataflow>
<dataflow id="7322" from="bias_V_addr_57" to="bias_V_addr_57_read" fromId="1702" toId="1892">
</dataflow>
<dataflow id="7323" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_59_req" fromId="3386" toId="1893">
</dataflow>
<dataflow id="7324" from="bias_V_addr_58" to="bias_V_load_59_req" fromId="1728" toId="1893">
</dataflow>
<dataflow id="7325" from="StgValue_4007" to="bias_V_load_59_req" fromId="4007" toId="1893">
</dataflow>
<dataflow id="7326" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_60_req" fromId="3386" toId="1894">
</dataflow>
<dataflow id="7327" from="bias_V_addr_59" to="bias_V_load_60_req" fromId="1753" toId="1894">
</dataflow>
<dataflow id="7328" from="StgValue_4007" to="bias_V_load_60_req" fromId="4007" toId="1894">
</dataflow>
<dataflow id="7329" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_61_req" fromId="3386" toId="1895">
</dataflow>
<dataflow id="7330" from="bias_V_addr_60" to="bias_V_load_61_req" fromId="1777" toId="1895">
</dataflow>
<dataflow id="7331" from="StgValue_4007" to="bias_V_load_61_req" fromId="4007" toId="1895">
</dataflow>
<dataflow id="7332" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_62_req" fromId="3386" toId="1896">
</dataflow>
<dataflow id="7333" from="bias_V_addr_61" to="bias_V_load_62_req" fromId="1803" toId="1896">
</dataflow>
<dataflow id="7334" from="StgValue_4007" to="bias_V_load_62_req" fromId="4007" toId="1896">
</dataflow>
<dataflow id="7335" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_63_req" fromId="3386" toId="1897">
</dataflow>
<dataflow id="7336" from="bias_V_addr_62" to="bias_V_load_63_req" fromId="1829" toId="1897">
</dataflow>
<dataflow id="7337" from="StgValue_4007" to="bias_V_load_63_req" fromId="4007" toId="1897">
</dataflow>
<dataflow id="7338" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_64_req" fromId="3386" toId="1898">
</dataflow>
<dataflow id="7339" from="bias_V_addr_63" to="bias_V_load_64_req" fromId="1855" toId="1898">
</dataflow>
<dataflow id="7340" from="StgValue_4007" to="bias_V_load_64_req" fromId="4007" toId="1898">
</dataflow>
<dataflow id="7341" from="temp_V_addr_64" to="temp_V_load_63" fromId="1877" toId="1899">
</dataflow>
<dataflow id="7342" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_65_req" fromId="3386" toId="1900">
</dataflow>
<dataflow id="7343" from="bias_V_addr_64" to="bias_V_load_65_req" fromId="1881" toId="1900">
</dataflow>
<dataflow id="7344" from="StgValue_4007" to="bias_V_load_65_req" fromId="4007" toId="1900">
</dataflow>
<dataflow id="7345" from="select_ln75_24" to="add_ln92_85" fromId="315" toId="1901">
</dataflow>
<dataflow id="7346" from="zext_ln77" to="add_ln92_85" fromId="1420" toId="1901">
</dataflow>
<dataflow id="7347" from="add_ln92_85" to="zext_ln97_58" fromId="1901" toId="1902">
</dataflow>
<dataflow id="7348" from="temp_V" to="temp_V_addr_65" fromId="104" toId="1903">
</dataflow>
<dataflow id="7349" from="StgValue_3531" to="temp_V_addr_65" fromId="3531" toId="1903">
</dataflow>
<dataflow id="7350" from="zext_ln97_58" to="temp_V_addr_65" fromId="1902" toId="1903">
</dataflow>
<dataflow id="7351" from="temp_V_addr_65" to="temp_V_load_64" fromId="1903" toId="1904">
</dataflow>
<dataflow id="7352" from="zext_ln103_69" to="add_ln1117_64" fromId="1883" toId="1905">
</dataflow>
<dataflow id="7353" from="sext_ln203" to="add_ln1117_64" fromId="128" toId="1905">
</dataflow>
<dataflow id="7354" from="add_ln1117_64" to="sext_ln1117_137" fromId="1905" toId="1906">
</dataflow>
<dataflow id="7355" from="input_V" to="bias_V_addr_65" fromId="3373" toId="1907">
</dataflow>
<dataflow id="7356" from="sext_ln1117_137" to="bias_V_addr_65" fromId="1906" toId="1907">
</dataflow>
<dataflow id="7358" from="StgValue_7357" to="add_ln103_59" fromId="7357" toId="1908">
</dataflow>
<dataflow id="7359" from="select_ln103_3" to="add_ln103_59" fromId="207" toId="1908">
</dataflow>
<dataflow id="7360" from="add_ln103_59" to="zext_ln103_70" fromId="1908" toId="1909">
</dataflow>
<dataflow id="7361" from="add_ln703_166" to="sum_3_6_0_1" fromId="1890" toId="1910">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7362" from="br_ln99" to="sum_3_6_0_1" fromId="1891" toId="1910">
</dataflow>
<dataflow id="7363" from="sum_3_6_0_0" to="sum_3_6_0_1" fromId="1884" toId="1910">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7364" from="br_ln91" to="sum_3_6_0_1" fromId="1885" toId="1910">
</dataflow>
<dataflow id="7365" from="and_ln91_1" to="br_ln91" fromId="355" toId="1911">
</dataflow>
<dataflow id="7366" from="temp_V_load_56" to="sext_ln1117_56" fromId="1720" toId="1912">
</dataflow>
<dataflow id="7367" from="bias_V_addr_57_read" to="sext_ln1118_167" fromId="1892" toId="1913">
</dataflow>
<dataflow id="7368" from="sext_ln1118_167" to="mul_ln1118_167" fromId="1913" toId="1914">
</dataflow>
<dataflow id="7369" from="sext_ln1117_56" to="mul_ln1118_167" fromId="1912" toId="1914">
</dataflow>
<dataflow id="7370" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_55" fromId="4311" toId="1915">
</dataflow>
<dataflow id="7371" from="mul_ln1118_167" to="trunc_ln708_55" fromId="1914" toId="1915">
</dataflow>
<dataflow id="7372" from="StgValue_4314" to="trunc_ln708_55" fromId="4314" toId="1915">
</dataflow>
<dataflow id="7373" from="StgValue_4316" to="trunc_ln708_55" fromId="4316" toId="1915">
</dataflow>
<dataflow id="7374" from="trunc_ln708_55" to="add_ln703_167" fromId="1915" toId="1916">
</dataflow>
<dataflow id="7375" from="sum_3_6_0_1" to="add_ln703_167" fromId="1910" toId="1916">
</dataflow>
<dataflow id="7376" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_58_read" fromId="3508" toId="1918">
</dataflow>
<dataflow id="7377" from="bias_V_addr_58" to="bias_V_addr_58_read" fromId="1728" toId="1918">
</dataflow>
<dataflow id="7378" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_60_req" fromId="3386" toId="1919">
</dataflow>
<dataflow id="7379" from="bias_V_addr_59" to="bias_V_load_60_req" fromId="1753" toId="1919">
</dataflow>
<dataflow id="7380" from="StgValue_4007" to="bias_V_load_60_req" fromId="4007" toId="1919">
</dataflow>
<dataflow id="7381" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_61_req" fromId="3386" toId="1920">
</dataflow>
<dataflow id="7382" from="bias_V_addr_60" to="bias_V_load_61_req" fromId="1777" toId="1920">
</dataflow>
<dataflow id="7383" from="StgValue_4007" to="bias_V_load_61_req" fromId="4007" toId="1920">
</dataflow>
<dataflow id="7384" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_62_req" fromId="3386" toId="1921">
</dataflow>
<dataflow id="7385" from="bias_V_addr_61" to="bias_V_load_62_req" fromId="1803" toId="1921">
</dataflow>
<dataflow id="7386" from="StgValue_4007" to="bias_V_load_62_req" fromId="4007" toId="1921">
</dataflow>
<dataflow id="7387" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_63_req" fromId="3386" toId="1922">
</dataflow>
<dataflow id="7388" from="bias_V_addr_62" to="bias_V_load_63_req" fromId="1829" toId="1922">
</dataflow>
<dataflow id="7389" from="StgValue_4007" to="bias_V_load_63_req" fromId="4007" toId="1922">
</dataflow>
<dataflow id="7390" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_64_req" fromId="3386" toId="1923">
</dataflow>
<dataflow id="7391" from="bias_V_addr_63" to="bias_V_load_64_req" fromId="1855" toId="1923">
</dataflow>
<dataflow id="7392" from="StgValue_4007" to="bias_V_load_64_req" fromId="4007" toId="1923">
</dataflow>
<dataflow id="7393" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_65_req" fromId="3386" toId="1924">
</dataflow>
<dataflow id="7394" from="bias_V_addr_64" to="bias_V_load_65_req" fromId="1881" toId="1924">
</dataflow>
<dataflow id="7395" from="StgValue_4007" to="bias_V_load_65_req" fromId="4007" toId="1924">
</dataflow>
<dataflow id="7396" from="temp_V_addr_65" to="temp_V_load_64" fromId="1903" toId="1925">
</dataflow>
<dataflow id="7397" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_66_req" fromId="3386" toId="1926">
</dataflow>
<dataflow id="7398" from="bias_V_addr_65" to="bias_V_load_66_req" fromId="1907" toId="1926">
</dataflow>
<dataflow id="7399" from="StgValue_4007" to="bias_V_load_66_req" fromId="4007" toId="1926">
</dataflow>
<dataflow id="7400" from="select_ln75_24" to="add_ln92_86" fromId="315" toId="1927">
</dataflow>
<dataflow id="7401" from="zext_ln89" to="add_ln92_86" fromId="1447" toId="1927">
</dataflow>
<dataflow id="7402" from="add_ln92_86" to="zext_ln97_59" fromId="1927" toId="1928">
</dataflow>
<dataflow id="7403" from="temp_V" to="temp_V_addr_66" fromId="104" toId="1929">
</dataflow>
<dataflow id="7404" from="StgValue_3531" to="temp_V_addr_66" fromId="3531" toId="1929">
</dataflow>
<dataflow id="7405" from="zext_ln97_59" to="temp_V_addr_66" fromId="1928" toId="1929">
</dataflow>
<dataflow id="7406" from="temp_V_addr_66" to="temp_V_load_65" fromId="1929" toId="1930">
</dataflow>
<dataflow id="7407" from="zext_ln103_70" to="add_ln1117_65" fromId="1909" toId="1931">
</dataflow>
<dataflow id="7408" from="sext_ln203" to="add_ln1117_65" fromId="128" toId="1931">
</dataflow>
<dataflow id="7409" from="add_ln1117_65" to="sext_ln1117_138" fromId="1931" toId="1932">
</dataflow>
<dataflow id="7410" from="input_V" to="bias_V_addr_66" fromId="3373" toId="1933">
</dataflow>
<dataflow id="7411" from="sext_ln1117_138" to="bias_V_addr_66" fromId="1932" toId="1933">
</dataflow>
<dataflow id="7413" from="StgValue_7412" to="add_ln103_60" fromId="7412" toId="1934">
</dataflow>
<dataflow id="7414" from="select_ln103_3" to="add_ln103_60" fromId="207" toId="1934">
</dataflow>
<dataflow id="7415" from="add_ln103_60" to="zext_ln103_71" fromId="1934" toId="1935">
</dataflow>
<dataflow id="7416" from="add_ln703_167" to="sum_3_6_0_2" fromId="1916" toId="1936">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7417" from="br_ln99" to="sum_3_6_0_2" fromId="1917" toId="1936">
</dataflow>
<dataflow id="7418" from="sum_3_6_0_1" to="sum_3_6_0_2" fromId="1910" toId="1936">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7419" from="br_ln91" to="sum_3_6_0_2" fromId="1911" toId="1936">
</dataflow>
<dataflow id="7420" from="icmp_ln91_1" to="br_ln91" fromId="324" toId="1937">
</dataflow>
<dataflow id="7421" from="temp_V_load_57" to="sext_ln1117_57" fromId="1745" toId="1938">
</dataflow>
<dataflow id="7422" from="bias_V_addr_58_read" to="sext_ln1118_168" fromId="1918" toId="1939">
</dataflow>
<dataflow id="7423" from="sext_ln1118_168" to="mul_ln1118_168" fromId="1939" toId="1940">
</dataflow>
<dataflow id="7424" from="sext_ln1117_57" to="mul_ln1118_168" fromId="1938" toId="1940">
</dataflow>
<dataflow id="7425" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_56" fromId="4311" toId="1941">
</dataflow>
<dataflow id="7426" from="mul_ln1118_168" to="trunc_ln708_56" fromId="1940" toId="1941">
</dataflow>
<dataflow id="7427" from="StgValue_4314" to="trunc_ln708_56" fromId="4314" toId="1941">
</dataflow>
<dataflow id="7428" from="StgValue_4316" to="trunc_ln708_56" fromId="4316" toId="1941">
</dataflow>
<dataflow id="7429" from="trunc_ln708_56" to="add_ln703_168" fromId="1941" toId="1942">
</dataflow>
<dataflow id="7430" from="sum_3_6_0_2" to="add_ln703_168" fromId="1936" toId="1942">
</dataflow>
<dataflow id="7431" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_59_read" fromId="3508" toId="1944">
</dataflow>
<dataflow id="7432" from="bias_V_addr_59" to="bias_V_addr_59_read" fromId="1753" toId="1944">
</dataflow>
<dataflow id="7433" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_61_req" fromId="3386" toId="1945">
</dataflow>
<dataflow id="7434" from="bias_V_addr_60" to="bias_V_load_61_req" fromId="1777" toId="1945">
</dataflow>
<dataflow id="7435" from="StgValue_4007" to="bias_V_load_61_req" fromId="4007" toId="1945">
</dataflow>
<dataflow id="7436" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_62_req" fromId="3386" toId="1946">
</dataflow>
<dataflow id="7437" from="bias_V_addr_61" to="bias_V_load_62_req" fromId="1803" toId="1946">
</dataflow>
<dataflow id="7438" from="StgValue_4007" to="bias_V_load_62_req" fromId="4007" toId="1946">
</dataflow>
<dataflow id="7439" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_63_req" fromId="3386" toId="1947">
</dataflow>
<dataflow id="7440" from="bias_V_addr_62" to="bias_V_load_63_req" fromId="1829" toId="1947">
</dataflow>
<dataflow id="7441" from="StgValue_4007" to="bias_V_load_63_req" fromId="4007" toId="1947">
</dataflow>
<dataflow id="7442" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_64_req" fromId="3386" toId="1948">
</dataflow>
<dataflow id="7443" from="bias_V_addr_63" to="bias_V_load_64_req" fromId="1855" toId="1948">
</dataflow>
<dataflow id="7444" from="StgValue_4007" to="bias_V_load_64_req" fromId="4007" toId="1948">
</dataflow>
<dataflow id="7445" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_65_req" fromId="3386" toId="1949">
</dataflow>
<dataflow id="7446" from="bias_V_addr_64" to="bias_V_load_65_req" fromId="1881" toId="1949">
</dataflow>
<dataflow id="7447" from="StgValue_4007" to="bias_V_load_65_req" fromId="4007" toId="1949">
</dataflow>
<dataflow id="7448" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_66_req" fromId="3386" toId="1950">
</dataflow>
<dataflow id="7449" from="bias_V_addr_65" to="bias_V_load_66_req" fromId="1907" toId="1950">
</dataflow>
<dataflow id="7450" from="StgValue_4007" to="bias_V_load_66_req" fromId="4007" toId="1950">
</dataflow>
<dataflow id="7451" from="temp_V_addr_66" to="temp_V_load_65" fromId="1929" toId="1951">
</dataflow>
<dataflow id="7452" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_67_req" fromId="3386" toId="1952">
</dataflow>
<dataflow id="7453" from="bias_V_addr_66" to="bias_V_load_67_req" fromId="1933" toId="1952">
</dataflow>
<dataflow id="7454" from="StgValue_4007" to="bias_V_load_67_req" fromId="4007" toId="1952">
</dataflow>
<dataflow id="7455" from="select_ln75_25" to="add_ln92_87" fromId="316" toId="1953">
</dataflow>
<dataflow id="7456" from="sext_ln89" to="add_ln92_87" fromId="1393" toId="1953">
</dataflow>
<dataflow id="7457" from="add_ln92_87" to="zext_ln97_60" fromId="1953" toId="1954">
</dataflow>
<dataflow id="7458" from="temp_V" to="temp_V_addr_67" fromId="104" toId="1955">
</dataflow>
<dataflow id="7459" from="StgValue_3531" to="temp_V_addr_67" fromId="3531" toId="1955">
</dataflow>
<dataflow id="7460" from="zext_ln97_60" to="temp_V_addr_67" fromId="1954" toId="1955">
</dataflow>
<dataflow id="7461" from="temp_V_addr_67" to="temp_V_load_66" fromId="1955" toId="1956">
</dataflow>
<dataflow id="7462" from="zext_ln103_71" to="add_ln1117_66" fromId="1935" toId="1957">
</dataflow>
<dataflow id="7463" from="sext_ln203" to="add_ln1117_66" fromId="128" toId="1957">
</dataflow>
<dataflow id="7464" from="add_ln1117_66" to="sext_ln1117_139" fromId="1957" toId="1958">
</dataflow>
<dataflow id="7465" from="input_V" to="bias_V_addr_67" fromId="3373" toId="1959">
</dataflow>
<dataflow id="7466" from="sext_ln1117_139" to="bias_V_addr_67" fromId="1958" toId="1959">
</dataflow>
<dataflow id="7468" from="StgValue_7467" to="add_ln103_61" fromId="7467" toId="1960">
</dataflow>
<dataflow id="7469" from="select_ln103_3" to="add_ln103_61" fromId="207" toId="1960">
</dataflow>
<dataflow id="7470" from="add_ln103_61" to="zext_ln103_72" fromId="1960" toId="1961">
</dataflow>
<dataflow id="7472" from="StgValue_7471" to="add_ln103_62" fromId="7471" toId="1962">
</dataflow>
<dataflow id="7473" from="select_ln103_3" to="add_ln103_62" fromId="207" toId="1962">
</dataflow>
<dataflow id="7474" from="add_ln103_62" to="zext_ln103_73" fromId="1962" toId="1963">
</dataflow>
<dataflow id="7476" from="StgValue_7475" to="add_ln103_63" fromId="7475" toId="1964">
</dataflow>
<dataflow id="7477" from="select_ln103_3" to="add_ln103_63" fromId="207" toId="1964">
</dataflow>
<dataflow id="7478" from="add_ln103_63" to="zext_ln103_74" fromId="1964" toId="1965">
</dataflow>
<dataflow id="7480" from="StgValue_7479" to="add_ln103_64" fromId="7479" toId="1966">
</dataflow>
<dataflow id="7481" from="select_ln103_3" to="add_ln103_64" fromId="207" toId="1966">
</dataflow>
<dataflow id="7482" from="add_ln103_64" to="zext_ln103_75" fromId="1966" toId="1967">
</dataflow>
<dataflow id="7484" from="StgValue_7483" to="add_ln103_65" fromId="7483" toId="1968">
</dataflow>
<dataflow id="7485" from="select_ln103_3" to="add_ln103_65" fromId="207" toId="1968">
</dataflow>
<dataflow id="7486" from="add_ln103_65" to="zext_ln103_76" fromId="1968" toId="1969">
</dataflow>
<dataflow id="7487" from="add_ln703_168" to="sum_3_6_1_0" fromId="1942" toId="1970">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7488" from="br_ln99" to="sum_3_6_1_0" fromId="1943" toId="1970">
</dataflow>
<dataflow id="7489" from="sum_3_6_0_2" to="sum_3_6_1_0" fromId="1936" toId="1970">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7490" from="br_ln91" to="sum_3_6_1_0" fromId="1937" toId="1970">
</dataflow>
<dataflow id="7491" from="temp_V_load_58" to="sext_ln1117_58" fromId="1769" toId="1971">
</dataflow>
<dataflow id="7492" from="bias_V_addr_59_read" to="sext_ln1118_169" fromId="1944" toId="1972">
</dataflow>
<dataflow id="7493" from="sext_ln1118_169" to="mul_ln1118_169" fromId="1972" toId="1973">
</dataflow>
<dataflow id="7494" from="sext_ln1117_58" to="mul_ln1118_169" fromId="1971" toId="1973">
</dataflow>
<dataflow id="7495" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_57" fromId="4311" toId="1974">
</dataflow>
<dataflow id="7496" from="mul_ln1118_169" to="trunc_ln708_57" fromId="1973" toId="1974">
</dataflow>
<dataflow id="7497" from="StgValue_4314" to="trunc_ln708_57" fromId="4314" toId="1974">
</dataflow>
<dataflow id="7498" from="StgValue_4316" to="trunc_ln708_57" fromId="4316" toId="1974">
</dataflow>
<dataflow id="7499" from="trunc_ln708_57" to="add_ln703_169" fromId="1974" toId="1975">
</dataflow>
<dataflow id="7500" from="sum_3_6_1_0" to="add_ln703_169" fromId="1970" toId="1975">
</dataflow>
<dataflow id="7501" from="icmp_ln91_2" to="br_ln91" fromId="354" toId="1976">
</dataflow>
<dataflow id="7502" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_60_read" fromId="3508" toId="1977">
</dataflow>
<dataflow id="7503" from="bias_V_addr_60" to="bias_V_addr_60_read" fromId="1777" toId="1977">
</dataflow>
<dataflow id="7504" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_62_req" fromId="3386" toId="1978">
</dataflow>
<dataflow id="7505" from="bias_V_addr_61" to="bias_V_load_62_req" fromId="1803" toId="1978">
</dataflow>
<dataflow id="7506" from="StgValue_4007" to="bias_V_load_62_req" fromId="4007" toId="1978">
</dataflow>
<dataflow id="7507" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_63_req" fromId="3386" toId="1979">
</dataflow>
<dataflow id="7508" from="bias_V_addr_62" to="bias_V_load_63_req" fromId="1829" toId="1979">
</dataflow>
<dataflow id="7509" from="StgValue_4007" to="bias_V_load_63_req" fromId="4007" toId="1979">
</dataflow>
<dataflow id="7510" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_64_req" fromId="3386" toId="1980">
</dataflow>
<dataflow id="7511" from="bias_V_addr_63" to="bias_V_load_64_req" fromId="1855" toId="1980">
</dataflow>
<dataflow id="7512" from="StgValue_4007" to="bias_V_load_64_req" fromId="4007" toId="1980">
</dataflow>
<dataflow id="7513" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_65_req" fromId="3386" toId="1981">
</dataflow>
<dataflow id="7514" from="bias_V_addr_64" to="bias_V_load_65_req" fromId="1881" toId="1981">
</dataflow>
<dataflow id="7515" from="StgValue_4007" to="bias_V_load_65_req" fromId="4007" toId="1981">
</dataflow>
<dataflow id="7516" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_66_req" fromId="3386" toId="1982">
</dataflow>
<dataflow id="7517" from="bias_V_addr_65" to="bias_V_load_66_req" fromId="1907" toId="1982">
</dataflow>
<dataflow id="7518" from="StgValue_4007" to="bias_V_load_66_req" fromId="4007" toId="1982">
</dataflow>
<dataflow id="7519" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_67_req" fromId="3386" toId="1983">
</dataflow>
<dataflow id="7520" from="bias_V_addr_66" to="bias_V_load_67_req" fromId="1933" toId="1983">
</dataflow>
<dataflow id="7521" from="StgValue_4007" to="bias_V_load_67_req" fromId="4007" toId="1983">
</dataflow>
<dataflow id="7522" from="temp_V_addr_67" to="temp_V_load_66" fromId="1955" toId="1984">
</dataflow>
<dataflow id="7523" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_68_req" fromId="3386" toId="1985">
</dataflow>
<dataflow id="7524" from="bias_V_addr_67" to="bias_V_load_68_req" fromId="1959" toId="1985">
</dataflow>
<dataflow id="7525" from="StgValue_4007" to="bias_V_load_68_req" fromId="4007" toId="1985">
</dataflow>
<dataflow id="7526" from="select_ln75_25" to="add_ln92_88" fromId="316" toId="1986">
</dataflow>
<dataflow id="7527" from="zext_ln77" to="add_ln92_88" fromId="1420" toId="1986">
</dataflow>
<dataflow id="7528" from="add_ln92_88" to="zext_ln97_61" fromId="1986" toId="1987">
</dataflow>
<dataflow id="7529" from="temp_V" to="temp_V_addr_68" fromId="104" toId="1988">
</dataflow>
<dataflow id="7530" from="StgValue_3531" to="temp_V_addr_68" fromId="3531" toId="1988">
</dataflow>
<dataflow id="7531" from="zext_ln97_61" to="temp_V_addr_68" fromId="1987" toId="1988">
</dataflow>
<dataflow id="7532" from="temp_V_addr_68" to="temp_V_load_67" fromId="1988" toId="1989">
</dataflow>
<dataflow id="7533" from="zext_ln103_72" to="add_ln1117_67" fromId="1961" toId="1990">
</dataflow>
<dataflow id="7534" from="sext_ln203" to="add_ln1117_67" fromId="128" toId="1990">
</dataflow>
<dataflow id="7535" from="add_ln1117_67" to="sext_ln1117_140" fromId="1990" toId="1991">
</dataflow>
<dataflow id="7536" from="input_V" to="bias_V_addr_68" fromId="3373" toId="1992">
</dataflow>
<dataflow id="7537" from="sext_ln1117_140" to="bias_V_addr_68" fromId="1991" toId="1992">
</dataflow>
<dataflow id="7538" from="select_ln75_25" to="add_ln92_89" fromId="316" toId="1993">
</dataflow>
<dataflow id="7539" from="zext_ln89" to="add_ln92_89" fromId="1447" toId="1993">
</dataflow>
<dataflow id="7540" from="zext_ln103_73" to="add_ln1117_68" fromId="1963" toId="1994">
</dataflow>
<dataflow id="7541" from="sext_ln203" to="add_ln1117_68" fromId="128" toId="1994">
</dataflow>
<dataflow id="7542" from="add_ln1117_68" to="sext_ln1117_141" fromId="1994" toId="1995">
</dataflow>
<dataflow id="7543" from="input_V" to="bias_V_addr_69" fromId="3373" toId="1996">
</dataflow>
<dataflow id="7544" from="sext_ln1117_141" to="bias_V_addr_69" fromId="1995" toId="1996">
</dataflow>
<dataflow id="7545" from="select_ln75_26" to="add_ln92_90" fromId="318" toId="1997">
</dataflow>
<dataflow id="7546" from="sext_ln89" to="add_ln92_90" fromId="1393" toId="1997">
</dataflow>
<dataflow id="7547" from="zext_ln103_74" to="add_ln1117_69" fromId="1965" toId="1998">
</dataflow>
<dataflow id="7548" from="sext_ln203" to="add_ln1117_69" fromId="128" toId="1998">
</dataflow>
<dataflow id="7549" from="add_ln1117_69" to="sext_ln1117_142" fromId="1998" toId="1999">
</dataflow>
<dataflow id="7550" from="input_V" to="bias_V_addr_70" fromId="3373" toId="2000">
</dataflow>
<dataflow id="7551" from="sext_ln1117_142" to="bias_V_addr_70" fromId="1999" toId="2000">
</dataflow>
<dataflow id="7552" from="select_ln75_26" to="add_ln92_91" fromId="318" toId="2001">
</dataflow>
<dataflow id="7553" from="zext_ln77" to="add_ln92_91" fromId="1420" toId="2001">
</dataflow>
<dataflow id="7554" from="zext_ln103_75" to="add_ln1117_70" fromId="1967" toId="2002">
</dataflow>
<dataflow id="7555" from="sext_ln203" to="add_ln1117_70" fromId="128" toId="2002">
</dataflow>
<dataflow id="7556" from="add_ln1117_70" to="sext_ln1117_143" fromId="2002" toId="2003">
</dataflow>
<dataflow id="7557" from="input_V" to="bias_V_addr_71" fromId="3373" toId="2004">
</dataflow>
<dataflow id="7558" from="sext_ln1117_143" to="bias_V_addr_71" fromId="2003" toId="2004">
</dataflow>
<dataflow id="7559" from="select_ln75_26" to="add_ln92_92" fromId="318" toId="2005">
</dataflow>
<dataflow id="7560" from="zext_ln89" to="add_ln92_92" fromId="1447" toId="2005">
</dataflow>
<dataflow id="7561" from="zext_ln103_76" to="add_ln1117_71" fromId="1969" toId="2006">
</dataflow>
<dataflow id="7562" from="sext_ln203" to="add_ln1117_71" fromId="128" toId="2006">
</dataflow>
<dataflow id="7563" from="add_ln1117_71" to="sext_ln1117_144" fromId="2006" toId="2007">
</dataflow>
<dataflow id="7564" from="input_V" to="bias_V_addr_72" fromId="3373" toId="2008">
</dataflow>
<dataflow id="7565" from="sext_ln1117_144" to="bias_V_addr_72" fromId="2007" toId="2008">
</dataflow>
<dataflow id="7566" from="temp_V_load_59" to="sext_ln1117_59" fromId="1795" toId="2009">
</dataflow>
<dataflow id="7567" from="bias_V_addr_60_read" to="sext_ln1118_170" fromId="1977" toId="2010">
</dataflow>
<dataflow id="7568" from="sext_ln1118_170" to="mul_ln1118_170" fromId="2010" toId="2011">
</dataflow>
<dataflow id="7569" from="sext_ln1117_59" to="mul_ln1118_170" fromId="2009" toId="2011">
</dataflow>
<dataflow id="7570" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_58" fromId="4311" toId="2012">
</dataflow>
<dataflow id="7571" from="mul_ln1118_170" to="trunc_ln708_58" fromId="2011" toId="2012">
</dataflow>
<dataflow id="7572" from="StgValue_4314" to="trunc_ln708_58" fromId="4314" toId="2012">
</dataflow>
<dataflow id="7573" from="StgValue_4316" to="trunc_ln708_58" fromId="4316" toId="2012">
</dataflow>
<dataflow id="7574" from="trunc_ln708_58" to="add_ln703_170" fromId="2012" toId="2013">
</dataflow>
<dataflow id="7575" from="add_ln703_169" to="add_ln703_170" fromId="1975" toId="2013">
</dataflow>
<dataflow id="7576" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_61_read" fromId="3508" toId="2015">
</dataflow>
<dataflow id="7577" from="bias_V_addr_61" to="bias_V_addr_61_read" fromId="1803" toId="2015">
</dataflow>
<dataflow id="7578" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_63_req" fromId="3386" toId="2016">
</dataflow>
<dataflow id="7579" from="bias_V_addr_62" to="bias_V_load_63_req" fromId="1829" toId="2016">
</dataflow>
<dataflow id="7580" from="StgValue_4007" to="bias_V_load_63_req" fromId="4007" toId="2016">
</dataflow>
<dataflow id="7581" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_64_req" fromId="3386" toId="2017">
</dataflow>
<dataflow id="7582" from="bias_V_addr_63" to="bias_V_load_64_req" fromId="1855" toId="2017">
</dataflow>
<dataflow id="7583" from="StgValue_4007" to="bias_V_load_64_req" fromId="4007" toId="2017">
</dataflow>
<dataflow id="7584" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_65_req" fromId="3386" toId="2018">
</dataflow>
<dataflow id="7585" from="bias_V_addr_64" to="bias_V_load_65_req" fromId="1881" toId="2018">
</dataflow>
<dataflow id="7586" from="StgValue_4007" to="bias_V_load_65_req" fromId="4007" toId="2018">
</dataflow>
<dataflow id="7587" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_66_req" fromId="3386" toId="2019">
</dataflow>
<dataflow id="7588" from="bias_V_addr_65" to="bias_V_load_66_req" fromId="1907" toId="2019">
</dataflow>
<dataflow id="7589" from="StgValue_4007" to="bias_V_load_66_req" fromId="4007" toId="2019">
</dataflow>
<dataflow id="7590" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_67_req" fromId="3386" toId="2020">
</dataflow>
<dataflow id="7591" from="bias_V_addr_66" to="bias_V_load_67_req" fromId="1933" toId="2020">
</dataflow>
<dataflow id="7592" from="StgValue_4007" to="bias_V_load_67_req" fromId="4007" toId="2020">
</dataflow>
<dataflow id="7593" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_68_req" fromId="3386" toId="2021">
</dataflow>
<dataflow id="7594" from="bias_V_addr_67" to="bias_V_load_68_req" fromId="1959" toId="2021">
</dataflow>
<dataflow id="7595" from="StgValue_4007" to="bias_V_load_68_req" fromId="4007" toId="2021">
</dataflow>
<dataflow id="7596" from="temp_V_addr_68" to="temp_V_load_67" fromId="1988" toId="2022">
</dataflow>
<dataflow id="7597" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_69_req" fromId="3386" toId="2023">
</dataflow>
<dataflow id="7598" from="bias_V_addr_68" to="bias_V_load_69_req" fromId="1992" toId="2023">
</dataflow>
<dataflow id="7599" from="StgValue_4007" to="bias_V_load_69_req" fromId="4007" toId="2023">
</dataflow>
<dataflow id="7600" from="add_ln92_89" to="zext_ln97_62" fromId="1993" toId="2024">
</dataflow>
<dataflow id="7601" from="temp_V" to="temp_V_addr_69" fromId="104" toId="2025">
</dataflow>
<dataflow id="7602" from="StgValue_3531" to="temp_V_addr_69" fromId="3531" toId="2025">
</dataflow>
<dataflow id="7603" from="zext_ln97_62" to="temp_V_addr_69" fromId="2024" toId="2025">
</dataflow>
<dataflow id="7604" from="temp_V_addr_69" to="temp_V_load_68" fromId="2025" toId="2026">
</dataflow>
<dataflow id="7605" from="add_ln703_170" to="sum_3_6_1_2" fromId="2013" toId="2027">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7606" from="br_ln99" to="sum_3_6_1_2" fromId="2014" toId="2027">
</dataflow>
<dataflow id="7607" from="add_ln703_169" to="sum_3_6_1_2" fromId="1975" toId="2027">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7608" from="br_ln91" to="sum_3_6_1_2" fromId="1976" toId="2027">
</dataflow>
<dataflow id="7609" from="and_ln91_2" to="br_ln91" fromId="419" toId="2028">
</dataflow>
<dataflow id="7610" from="temp_V_load_60" to="sext_ln1117_60" fromId="1821" toId="2029">
</dataflow>
<dataflow id="7611" from="bias_V_addr_61_read" to="sext_ln1118_171" fromId="2015" toId="2030">
</dataflow>
<dataflow id="7612" from="sext_ln1118_171" to="mul_ln1118_171" fromId="2030" toId="2031">
</dataflow>
<dataflow id="7613" from="sext_ln1117_60" to="mul_ln1118_171" fromId="2029" toId="2031">
</dataflow>
<dataflow id="7614" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_59" fromId="4311" toId="2032">
</dataflow>
<dataflow id="7615" from="mul_ln1118_171" to="trunc_ln708_59" fromId="2031" toId="2032">
</dataflow>
<dataflow id="7616" from="StgValue_4314" to="trunc_ln708_59" fromId="4314" toId="2032">
</dataflow>
<dataflow id="7617" from="StgValue_4316" to="trunc_ln708_59" fromId="4316" toId="2032">
</dataflow>
<dataflow id="7618" from="trunc_ln708_59" to="add_ln703_171" fromId="2032" toId="2033">
</dataflow>
<dataflow id="7619" from="sum_3_6_1_2" to="add_ln703_171" fromId="2027" toId="2033">
</dataflow>
<dataflow id="7620" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_62_read" fromId="3508" toId="2035">
</dataflow>
<dataflow id="7621" from="bias_V_addr_62" to="bias_V_addr_62_read" fromId="1829" toId="2035">
</dataflow>
<dataflow id="7622" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_64_req" fromId="3386" toId="2036">
</dataflow>
<dataflow id="7623" from="bias_V_addr_63" to="bias_V_load_64_req" fromId="1855" toId="2036">
</dataflow>
<dataflow id="7624" from="StgValue_4007" to="bias_V_load_64_req" fromId="4007" toId="2036">
</dataflow>
<dataflow id="7625" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_65_req" fromId="3386" toId="2037">
</dataflow>
<dataflow id="7626" from="bias_V_addr_64" to="bias_V_load_65_req" fromId="1881" toId="2037">
</dataflow>
<dataflow id="7627" from="StgValue_4007" to="bias_V_load_65_req" fromId="4007" toId="2037">
</dataflow>
<dataflow id="7628" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_66_req" fromId="3386" toId="2038">
</dataflow>
<dataflow id="7629" from="bias_V_addr_65" to="bias_V_load_66_req" fromId="1907" toId="2038">
</dataflow>
<dataflow id="7630" from="StgValue_4007" to="bias_V_load_66_req" fromId="4007" toId="2038">
</dataflow>
<dataflow id="7631" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_67_req" fromId="3386" toId="2039">
</dataflow>
<dataflow id="7632" from="bias_V_addr_66" to="bias_V_load_67_req" fromId="1933" toId="2039">
</dataflow>
<dataflow id="7633" from="StgValue_4007" to="bias_V_load_67_req" fromId="4007" toId="2039">
</dataflow>
<dataflow id="7634" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_68_req" fromId="3386" toId="2040">
</dataflow>
<dataflow id="7635" from="bias_V_addr_67" to="bias_V_load_68_req" fromId="1959" toId="2040">
</dataflow>
<dataflow id="7636" from="StgValue_4007" to="bias_V_load_68_req" fromId="4007" toId="2040">
</dataflow>
<dataflow id="7637" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_69_req" fromId="3386" toId="2041">
</dataflow>
<dataflow id="7638" from="bias_V_addr_68" to="bias_V_load_69_req" fromId="1992" toId="2041">
</dataflow>
<dataflow id="7639" from="StgValue_4007" to="bias_V_load_69_req" fromId="4007" toId="2041">
</dataflow>
<dataflow id="7640" from="temp_V_addr_69" to="temp_V_load_68" fromId="2025" toId="2042">
</dataflow>
<dataflow id="7641" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_70_req" fromId="3386" toId="2043">
</dataflow>
<dataflow id="7642" from="bias_V_addr_69" to="bias_V_load_70_req" fromId="1996" toId="2043">
</dataflow>
<dataflow id="7643" from="StgValue_4007" to="bias_V_load_70_req" fromId="4007" toId="2043">
</dataflow>
<dataflow id="7644" from="add_ln92_90" to="zext_ln97_63" fromId="1997" toId="2044">
</dataflow>
<dataflow id="7645" from="temp_V" to="temp_V_addr_70" fromId="104" toId="2045">
</dataflow>
<dataflow id="7646" from="StgValue_3531" to="temp_V_addr_70" fromId="3531" toId="2045">
</dataflow>
<dataflow id="7647" from="zext_ln97_63" to="temp_V_addr_70" fromId="2044" toId="2045">
</dataflow>
<dataflow id="7648" from="temp_V_addr_70" to="temp_V_load_69" fromId="2045" toId="2046">
</dataflow>
<dataflow id="7649" from="add_ln703_171" to="sum_3_6_2_0" fromId="2033" toId="2047">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7650" from="br_ln99" to="sum_3_6_2_0" fromId="2034" toId="2047">
</dataflow>
<dataflow id="7651" from="sum_3_6_1_2" to="sum_3_6_2_0" fromId="2027" toId="2047">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7652" from="br_ln91" to="sum_3_6_2_0" fromId="2028" toId="2047">
</dataflow>
<dataflow id="7653" from="select_ln75_4" to="br_ln91" fromId="275" toId="2048">
</dataflow>
<dataflow id="7654" from="temp_V_load_61" to="sext_ln1117_61" fromId="1847" toId="2049">
</dataflow>
<dataflow id="7655" from="bias_V_addr_62_read" to="sext_ln1118_172" fromId="2035" toId="2050">
</dataflow>
<dataflow id="7656" from="sext_ln1118_172" to="mul_ln1118_172" fromId="2050" toId="2051">
</dataflow>
<dataflow id="7657" from="sext_ln1117_61" to="mul_ln1118_172" fromId="2049" toId="2051">
</dataflow>
<dataflow id="7658" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_60" fromId="4311" toId="2052">
</dataflow>
<dataflow id="7659" from="mul_ln1118_172" to="trunc_ln708_60" fromId="2051" toId="2052">
</dataflow>
<dataflow id="7660" from="StgValue_4314" to="trunc_ln708_60" fromId="4314" toId="2052">
</dataflow>
<dataflow id="7661" from="StgValue_4316" to="trunc_ln708_60" fromId="4316" toId="2052">
</dataflow>
<dataflow id="7662" from="trunc_ln708_60" to="add_ln703_172" fromId="2052" toId="2053">
</dataflow>
<dataflow id="7663" from="sum_3_6_2_0" to="add_ln703_172" fromId="2047" toId="2053">
</dataflow>
<dataflow id="7664" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_63_read" fromId="3508" toId="2055">
</dataflow>
<dataflow id="7665" from="bias_V_addr_63" to="bias_V_addr_63_read" fromId="1855" toId="2055">
</dataflow>
<dataflow id="7666" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_65_req" fromId="3386" toId="2056">
</dataflow>
<dataflow id="7667" from="bias_V_addr_64" to="bias_V_load_65_req" fromId="1881" toId="2056">
</dataflow>
<dataflow id="7668" from="StgValue_4007" to="bias_V_load_65_req" fromId="4007" toId="2056">
</dataflow>
<dataflow id="7669" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_66_req" fromId="3386" toId="2057">
</dataflow>
<dataflow id="7670" from="bias_V_addr_65" to="bias_V_load_66_req" fromId="1907" toId="2057">
</dataflow>
<dataflow id="7671" from="StgValue_4007" to="bias_V_load_66_req" fromId="4007" toId="2057">
</dataflow>
<dataflow id="7672" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_67_req" fromId="3386" toId="2058">
</dataflow>
<dataflow id="7673" from="bias_V_addr_66" to="bias_V_load_67_req" fromId="1933" toId="2058">
</dataflow>
<dataflow id="7674" from="StgValue_4007" to="bias_V_load_67_req" fromId="4007" toId="2058">
</dataflow>
<dataflow id="7675" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_68_req" fromId="3386" toId="2059">
</dataflow>
<dataflow id="7676" from="bias_V_addr_67" to="bias_V_load_68_req" fromId="1959" toId="2059">
</dataflow>
<dataflow id="7677" from="StgValue_4007" to="bias_V_load_68_req" fromId="4007" toId="2059">
</dataflow>
<dataflow id="7678" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_69_req" fromId="3386" toId="2060">
</dataflow>
<dataflow id="7679" from="bias_V_addr_68" to="bias_V_load_69_req" fromId="1992" toId="2060">
</dataflow>
<dataflow id="7680" from="StgValue_4007" to="bias_V_load_69_req" fromId="4007" toId="2060">
</dataflow>
<dataflow id="7681" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_70_req" fromId="3386" toId="2061">
</dataflow>
<dataflow id="7682" from="bias_V_addr_69" to="bias_V_load_70_req" fromId="1996" toId="2061">
</dataflow>
<dataflow id="7683" from="StgValue_4007" to="bias_V_load_70_req" fromId="4007" toId="2061">
</dataflow>
<dataflow id="7684" from="temp_V_addr_70" to="temp_V_load_69" fromId="2045" toId="2062">
</dataflow>
<dataflow id="7685" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_71_req" fromId="3386" toId="2063">
</dataflow>
<dataflow id="7686" from="bias_V_addr_70" to="bias_V_load_71_req" fromId="2000" toId="2063">
</dataflow>
<dataflow id="7687" from="StgValue_4007" to="bias_V_load_71_req" fromId="4007" toId="2063">
</dataflow>
<dataflow id="7688" from="add_ln92_91" to="zext_ln97_64" fromId="2001" toId="2064">
</dataflow>
<dataflow id="7689" from="temp_V" to="temp_V_addr_71" fromId="104" toId="2065">
</dataflow>
<dataflow id="7690" from="StgValue_3531" to="temp_V_addr_71" fromId="3531" toId="2065">
</dataflow>
<dataflow id="7691" from="zext_ln97_64" to="temp_V_addr_71" fromId="2064" toId="2065">
</dataflow>
<dataflow id="7692" from="temp_V_addr_71" to="temp_V_load_70" fromId="2065" toId="2066">
</dataflow>
<dataflow id="7693" from="add_ln703_172" to="sum_3_6_2_1" fromId="2053" toId="2067">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7694" from="br_ln99" to="sum_3_6_2_1" fromId="2054" toId="2067">
</dataflow>
<dataflow id="7695" from="sum_3_6_2_0" to="sum_3_6_2_1" fromId="2047" toId="2067">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7696" from="br_ln91" to="sum_3_6_2_1" fromId="2048" toId="2067">
</dataflow>
<dataflow id="7697" from="and_ln91_3" to="br_ln91" fromId="458" toId="2068">
</dataflow>
<dataflow id="7698" from="temp_V_load_62" to="sext_ln1117_62" fromId="1873" toId="2069">
</dataflow>
<dataflow id="7699" from="bias_V_addr_63_read" to="sext_ln1118_173" fromId="2055" toId="2070">
</dataflow>
<dataflow id="7700" from="sext_ln1118_173" to="mul_ln1118_173" fromId="2070" toId="2071">
</dataflow>
<dataflow id="7701" from="sext_ln1117_62" to="mul_ln1118_173" fromId="2069" toId="2071">
</dataflow>
<dataflow id="7702" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_61" fromId="4311" toId="2072">
</dataflow>
<dataflow id="7703" from="mul_ln1118_173" to="trunc_ln708_61" fromId="2071" toId="2072">
</dataflow>
<dataflow id="7704" from="StgValue_4314" to="trunc_ln708_61" fromId="4314" toId="2072">
</dataflow>
<dataflow id="7705" from="StgValue_4316" to="trunc_ln708_61" fromId="4316" toId="2072">
</dataflow>
<dataflow id="7706" from="trunc_ln708_61" to="add_ln703_173" fromId="2072" toId="2073">
</dataflow>
<dataflow id="7707" from="sum_3_6_2_1" to="add_ln703_173" fromId="2067" toId="2073">
</dataflow>
<dataflow id="7708" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_64_read" fromId="3508" toId="2075">
</dataflow>
<dataflow id="7709" from="bias_V_addr_64" to="bias_V_addr_64_read" fromId="1881" toId="2075">
</dataflow>
<dataflow id="7710" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_66_req" fromId="3386" toId="2076">
</dataflow>
<dataflow id="7711" from="bias_V_addr_65" to="bias_V_load_66_req" fromId="1907" toId="2076">
</dataflow>
<dataflow id="7712" from="StgValue_4007" to="bias_V_load_66_req" fromId="4007" toId="2076">
</dataflow>
<dataflow id="7713" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_67_req" fromId="3386" toId="2077">
</dataflow>
<dataflow id="7714" from="bias_V_addr_66" to="bias_V_load_67_req" fromId="1933" toId="2077">
</dataflow>
<dataflow id="7715" from="StgValue_4007" to="bias_V_load_67_req" fromId="4007" toId="2077">
</dataflow>
<dataflow id="7716" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_68_req" fromId="3386" toId="2078">
</dataflow>
<dataflow id="7717" from="bias_V_addr_67" to="bias_V_load_68_req" fromId="1959" toId="2078">
</dataflow>
<dataflow id="7718" from="StgValue_4007" to="bias_V_load_68_req" fromId="4007" toId="2078">
</dataflow>
<dataflow id="7719" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_69_req" fromId="3386" toId="2079">
</dataflow>
<dataflow id="7720" from="bias_V_addr_68" to="bias_V_load_69_req" fromId="1992" toId="2079">
</dataflow>
<dataflow id="7721" from="StgValue_4007" to="bias_V_load_69_req" fromId="4007" toId="2079">
</dataflow>
<dataflow id="7722" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_70_req" fromId="3386" toId="2080">
</dataflow>
<dataflow id="7723" from="bias_V_addr_69" to="bias_V_load_70_req" fromId="1996" toId="2080">
</dataflow>
<dataflow id="7724" from="StgValue_4007" to="bias_V_load_70_req" fromId="4007" toId="2080">
</dataflow>
<dataflow id="7725" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_71_req" fromId="3386" toId="2081">
</dataflow>
<dataflow id="7726" from="bias_V_addr_70" to="bias_V_load_71_req" fromId="2000" toId="2081">
</dataflow>
<dataflow id="7727" from="StgValue_4007" to="bias_V_load_71_req" fromId="4007" toId="2081">
</dataflow>
<dataflow id="7728" from="temp_V_addr_71" to="temp_V_load_70" fromId="2065" toId="2082">
</dataflow>
<dataflow id="7729" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_72_req" fromId="3386" toId="2083">
</dataflow>
<dataflow id="7730" from="bias_V_addr_71" to="bias_V_load_72_req" fromId="2004" toId="2083">
</dataflow>
<dataflow id="7731" from="StgValue_4007" to="bias_V_load_72_req" fromId="4007" toId="2083">
</dataflow>
<dataflow id="7732" from="add_ln92_92" to="zext_ln97_65" fromId="2005" toId="2084">
</dataflow>
<dataflow id="7733" from="temp_V" to="temp_V_addr_72" fromId="104" toId="2085">
</dataflow>
<dataflow id="7734" from="StgValue_3531" to="temp_V_addr_72" fromId="3531" toId="2085">
</dataflow>
<dataflow id="7735" from="zext_ln97_65" to="temp_V_addr_72" fromId="2084" toId="2085">
</dataflow>
<dataflow id="7736" from="temp_V_addr_72" to="temp_V_load_71" fromId="2085" toId="2086">
</dataflow>
<dataflow id="7737" from="add_ln703_173" to="sum_3_6_2_2" fromId="2073" toId="2087">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7738" from="br_ln99" to="sum_3_6_2_2" fromId="2074" toId="2087">
</dataflow>
<dataflow id="7739" from="sum_3_6_2_1" to="sum_3_6_2_2" fromId="2067" toId="2087">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7740" from="br_ln91" to="sum_3_6_2_2" fromId="2068" toId="2087">
</dataflow>
<dataflow id="7741" from="and_ln91" to="br_ln91" fromId="325" toId="2088">
</dataflow>
<dataflow id="7742" from="temp_V_load_63" to="sext_ln1117_63" fromId="1899" toId="2089">
</dataflow>
<dataflow id="7743" from="bias_V_addr_64_read" to="sext_ln1118_174" fromId="2075" toId="2090">
</dataflow>
<dataflow id="7744" from="sext_ln1118_174" to="mul_ln1118_174" fromId="2090" toId="2091">
</dataflow>
<dataflow id="7745" from="sext_ln1117_63" to="mul_ln1118_174" fromId="2089" toId="2091">
</dataflow>
<dataflow id="7746" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_62" fromId="4311" toId="2092">
</dataflow>
<dataflow id="7747" from="mul_ln1118_174" to="trunc_ln708_62" fromId="2091" toId="2092">
</dataflow>
<dataflow id="7748" from="StgValue_4314" to="trunc_ln708_62" fromId="4314" toId="2092">
</dataflow>
<dataflow id="7749" from="StgValue_4316" to="trunc_ln708_62" fromId="4316" toId="2092">
</dataflow>
<dataflow id="7750" from="trunc_ln708_62" to="add_ln703_174" fromId="2092" toId="2093">
</dataflow>
<dataflow id="7751" from="sum_3_6_2_2" to="add_ln703_174" fromId="2087" toId="2093">
</dataflow>
<dataflow id="7752" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_65_read" fromId="3508" toId="2095">
</dataflow>
<dataflow id="7753" from="bias_V_addr_65" to="bias_V_addr_65_read" fromId="1907" toId="2095">
</dataflow>
<dataflow id="7754" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_67_req" fromId="3386" toId="2096">
</dataflow>
<dataflow id="7755" from="bias_V_addr_66" to="bias_V_load_67_req" fromId="1933" toId="2096">
</dataflow>
<dataflow id="7756" from="StgValue_4007" to="bias_V_load_67_req" fromId="4007" toId="2096">
</dataflow>
<dataflow id="7757" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_68_req" fromId="3386" toId="2097">
</dataflow>
<dataflow id="7758" from="bias_V_addr_67" to="bias_V_load_68_req" fromId="1959" toId="2097">
</dataflow>
<dataflow id="7759" from="StgValue_4007" to="bias_V_load_68_req" fromId="4007" toId="2097">
</dataflow>
<dataflow id="7760" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_69_req" fromId="3386" toId="2098">
</dataflow>
<dataflow id="7761" from="bias_V_addr_68" to="bias_V_load_69_req" fromId="1992" toId="2098">
</dataflow>
<dataflow id="7762" from="StgValue_4007" to="bias_V_load_69_req" fromId="4007" toId="2098">
</dataflow>
<dataflow id="7763" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_70_req" fromId="3386" toId="2099">
</dataflow>
<dataflow id="7764" from="bias_V_addr_69" to="bias_V_load_70_req" fromId="1996" toId="2099">
</dataflow>
<dataflow id="7765" from="StgValue_4007" to="bias_V_load_70_req" fromId="4007" toId="2099">
</dataflow>
<dataflow id="7766" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_71_req" fromId="3386" toId="2100">
</dataflow>
<dataflow id="7767" from="bias_V_addr_70" to="bias_V_load_71_req" fromId="2000" toId="2100">
</dataflow>
<dataflow id="7768" from="StgValue_4007" to="bias_V_load_71_req" fromId="4007" toId="2100">
</dataflow>
<dataflow id="7769" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_72_req" fromId="3386" toId="2101">
</dataflow>
<dataflow id="7770" from="bias_V_addr_71" to="bias_V_load_72_req" fromId="2004" toId="2101">
</dataflow>
<dataflow id="7771" from="StgValue_4007" to="bias_V_load_72_req" fromId="4007" toId="2101">
</dataflow>
<dataflow id="7772" from="temp_V_addr_72" to="temp_V_load_71" fromId="2085" toId="2102">
</dataflow>
<dataflow id="7773" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_73_req" fromId="3386" toId="2103">
</dataflow>
<dataflow id="7774" from="bias_V_addr_72" to="bias_V_load_73_req" fromId="2008" toId="2103">
</dataflow>
<dataflow id="7775" from="StgValue_4007" to="bias_V_load_73_req" fromId="4007" toId="2103">
</dataflow>
<dataflow id="7776" from="add_ln703_174" to="sum_3_7_0_0" fromId="2093" toId="2104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7777" from="br_ln99" to="sum_3_7_0_0" fromId="2094" toId="2104">
</dataflow>
<dataflow id="7778" from="sum_3_6_2_2" to="sum_3_7_0_0" fromId="2087" toId="2104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7779" from="br_ln91" to="sum_3_7_0_0" fromId="2088" toId="2104">
</dataflow>
<dataflow id="7780" from="select_ln75_2" to="br_ln91" fromId="218" toId="2105">
</dataflow>
<dataflow id="7781" from="temp_V_load_64" to="sext_ln1117_64" fromId="1925" toId="2106">
</dataflow>
<dataflow id="7782" from="bias_V_addr_65_read" to="sext_ln1118_175" fromId="2095" toId="2107">
</dataflow>
<dataflow id="7783" from="sext_ln1118_175" to="mul_ln1118_175" fromId="2107" toId="2108">
</dataflow>
<dataflow id="7784" from="sext_ln1117_64" to="mul_ln1118_175" fromId="2106" toId="2108">
</dataflow>
<dataflow id="7785" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_63" fromId="4311" toId="2109">
</dataflow>
<dataflow id="7786" from="mul_ln1118_175" to="trunc_ln708_63" fromId="2108" toId="2109">
</dataflow>
<dataflow id="7787" from="StgValue_4314" to="trunc_ln708_63" fromId="4314" toId="2109">
</dataflow>
<dataflow id="7788" from="StgValue_4316" to="trunc_ln708_63" fromId="4316" toId="2109">
</dataflow>
<dataflow id="7789" from="trunc_ln708_63" to="add_ln703_175" fromId="2109" toId="2110">
</dataflow>
<dataflow id="7790" from="sum_3_7_0_0" to="add_ln703_175" fromId="2104" toId="2110">
</dataflow>
<dataflow id="7791" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_66_read" fromId="3508" toId="2112">
</dataflow>
<dataflow id="7792" from="bias_V_addr_66" to="bias_V_addr_66_read" fromId="1933" toId="2112">
</dataflow>
<dataflow id="7793" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_68_req" fromId="3386" toId="2113">
</dataflow>
<dataflow id="7794" from="bias_V_addr_67" to="bias_V_load_68_req" fromId="1959" toId="2113">
</dataflow>
<dataflow id="7795" from="StgValue_4007" to="bias_V_load_68_req" fromId="4007" toId="2113">
</dataflow>
<dataflow id="7796" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_69_req" fromId="3386" toId="2114">
</dataflow>
<dataflow id="7797" from="bias_V_addr_68" to="bias_V_load_69_req" fromId="1992" toId="2114">
</dataflow>
<dataflow id="7798" from="StgValue_4007" to="bias_V_load_69_req" fromId="4007" toId="2114">
</dataflow>
<dataflow id="7799" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_70_req" fromId="3386" toId="2115">
</dataflow>
<dataflow id="7800" from="bias_V_addr_69" to="bias_V_load_70_req" fromId="1996" toId="2115">
</dataflow>
<dataflow id="7801" from="StgValue_4007" to="bias_V_load_70_req" fromId="4007" toId="2115">
</dataflow>
<dataflow id="7802" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_71_req" fromId="3386" toId="2116">
</dataflow>
<dataflow id="7803" from="bias_V_addr_70" to="bias_V_load_71_req" fromId="2000" toId="2116">
</dataflow>
<dataflow id="7804" from="StgValue_4007" to="bias_V_load_71_req" fromId="4007" toId="2116">
</dataflow>
<dataflow id="7805" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_72_req" fromId="3386" toId="2117">
</dataflow>
<dataflow id="7806" from="bias_V_addr_71" to="bias_V_load_72_req" fromId="2004" toId="2117">
</dataflow>
<dataflow id="7807" from="StgValue_4007" to="bias_V_load_72_req" fromId="4007" toId="2117">
</dataflow>
<dataflow id="7808" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_73_req" fromId="3386" toId="2118">
</dataflow>
<dataflow id="7809" from="bias_V_addr_72" to="bias_V_load_73_req" fromId="2008" toId="2118">
</dataflow>
<dataflow id="7810" from="StgValue_4007" to="bias_V_load_73_req" fromId="4007" toId="2118">
</dataflow>
<dataflow id="7811" from="add_ln703_175" to="sum_3_7_0_1" fromId="2110" toId="2119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7812" from="br_ln99" to="sum_3_7_0_1" fromId="2111" toId="2119">
</dataflow>
<dataflow id="7813" from="sum_3_7_0_0" to="sum_3_7_0_1" fromId="2104" toId="2119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7814" from="br_ln91" to="sum_3_7_0_1" fromId="2105" toId="2119">
</dataflow>
<dataflow id="7815" from="and_ln91_1" to="br_ln91" fromId="355" toId="2120">
</dataflow>
<dataflow id="7816" from="temp_V_load_65" to="sext_ln1117_65" fromId="1951" toId="2121">
</dataflow>
<dataflow id="7817" from="bias_V_addr_66_read" to="sext_ln1118_176" fromId="2112" toId="2122">
</dataflow>
<dataflow id="7818" from="sext_ln1118_176" to="mul_ln1118_176" fromId="2122" toId="2123">
</dataflow>
<dataflow id="7819" from="sext_ln1117_65" to="mul_ln1118_176" fromId="2121" toId="2123">
</dataflow>
<dataflow id="7820" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_64" fromId="4311" toId="2124">
</dataflow>
<dataflow id="7821" from="mul_ln1118_176" to="trunc_ln708_64" fromId="2123" toId="2124">
</dataflow>
<dataflow id="7822" from="StgValue_4314" to="trunc_ln708_64" fromId="4314" toId="2124">
</dataflow>
<dataflow id="7823" from="StgValue_4316" to="trunc_ln708_64" fromId="4316" toId="2124">
</dataflow>
<dataflow id="7824" from="trunc_ln708_64" to="add_ln703_176" fromId="2124" toId="2125">
</dataflow>
<dataflow id="7825" from="sum_3_7_0_1" to="add_ln703_176" fromId="2119" toId="2125">
</dataflow>
<dataflow id="7826" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_67_read" fromId="3508" toId="2127">
</dataflow>
<dataflow id="7827" from="bias_V_addr_67" to="bias_V_addr_67_read" fromId="1959" toId="2127">
</dataflow>
<dataflow id="7828" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_69_req" fromId="3386" toId="2128">
</dataflow>
<dataflow id="7829" from="bias_V_addr_68" to="bias_V_load_69_req" fromId="1992" toId="2128">
</dataflow>
<dataflow id="7830" from="StgValue_4007" to="bias_V_load_69_req" fromId="4007" toId="2128">
</dataflow>
<dataflow id="7831" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_70_req" fromId="3386" toId="2129">
</dataflow>
<dataflow id="7832" from="bias_V_addr_69" to="bias_V_load_70_req" fromId="1996" toId="2129">
</dataflow>
<dataflow id="7833" from="StgValue_4007" to="bias_V_load_70_req" fromId="4007" toId="2129">
</dataflow>
<dataflow id="7834" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_71_req" fromId="3386" toId="2130">
</dataflow>
<dataflow id="7835" from="bias_V_addr_70" to="bias_V_load_71_req" fromId="2000" toId="2130">
</dataflow>
<dataflow id="7836" from="StgValue_4007" to="bias_V_load_71_req" fromId="4007" toId="2130">
</dataflow>
<dataflow id="7837" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_72_req" fromId="3386" toId="2131">
</dataflow>
<dataflow id="7838" from="bias_V_addr_71" to="bias_V_load_72_req" fromId="2004" toId="2131">
</dataflow>
<dataflow id="7839" from="StgValue_4007" to="bias_V_load_72_req" fromId="4007" toId="2131">
</dataflow>
<dataflow id="7840" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_73_req" fromId="3386" toId="2132">
</dataflow>
<dataflow id="7841" from="bias_V_addr_72" to="bias_V_load_73_req" fromId="2008" toId="2132">
</dataflow>
<dataflow id="7842" from="StgValue_4007" to="bias_V_load_73_req" fromId="4007" toId="2132">
</dataflow>
<dataflow id="7843" from="add_ln703_176" to="sum_3_7_0_2" fromId="2125" toId="2133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7844" from="br_ln99" to="sum_3_7_0_2" fromId="2126" toId="2133">
</dataflow>
<dataflow id="7845" from="sum_3_7_0_1" to="sum_3_7_0_2" fromId="2119" toId="2133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7846" from="br_ln91" to="sum_3_7_0_2" fromId="2120" toId="2133">
</dataflow>
<dataflow id="7847" from="icmp_ln91_1" to="br_ln91" fromId="324" toId="2134">
</dataflow>
<dataflow id="7848" from="temp_V_load_66" to="sext_ln1117_66" fromId="1984" toId="2135">
</dataflow>
<dataflow id="7849" from="bias_V_addr_67_read" to="sext_ln1118_177" fromId="2127" toId="2136">
</dataflow>
<dataflow id="7850" from="sext_ln1118_177" to="mul_ln1118_177" fromId="2136" toId="2137">
</dataflow>
<dataflow id="7851" from="sext_ln1117_66" to="mul_ln1118_177" fromId="2135" toId="2137">
</dataflow>
<dataflow id="7852" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_65" fromId="4311" toId="2138">
</dataflow>
<dataflow id="7853" from="mul_ln1118_177" to="trunc_ln708_65" fromId="2137" toId="2138">
</dataflow>
<dataflow id="7854" from="StgValue_4314" to="trunc_ln708_65" fromId="4314" toId="2138">
</dataflow>
<dataflow id="7855" from="StgValue_4316" to="trunc_ln708_65" fromId="4316" toId="2138">
</dataflow>
<dataflow id="7856" from="trunc_ln708_65" to="add_ln703_177" fromId="2138" toId="2139">
</dataflow>
<dataflow id="7857" from="sum_3_7_0_2" to="add_ln703_177" fromId="2133" toId="2139">
</dataflow>
<dataflow id="7858" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_68_read" fromId="3508" toId="2141">
</dataflow>
<dataflow id="7859" from="bias_V_addr_68" to="bias_V_addr_68_read" fromId="1992" toId="2141">
</dataflow>
<dataflow id="7860" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_70_req" fromId="3386" toId="2142">
</dataflow>
<dataflow id="7861" from="bias_V_addr_69" to="bias_V_load_70_req" fromId="1996" toId="2142">
</dataflow>
<dataflow id="7862" from="StgValue_4007" to="bias_V_load_70_req" fromId="4007" toId="2142">
</dataflow>
<dataflow id="7863" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_71_req" fromId="3386" toId="2143">
</dataflow>
<dataflow id="7864" from="bias_V_addr_70" to="bias_V_load_71_req" fromId="2000" toId="2143">
</dataflow>
<dataflow id="7865" from="StgValue_4007" to="bias_V_load_71_req" fromId="4007" toId="2143">
</dataflow>
<dataflow id="7866" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_72_req" fromId="3386" toId="2144">
</dataflow>
<dataflow id="7867" from="bias_V_addr_71" to="bias_V_load_72_req" fromId="2004" toId="2144">
</dataflow>
<dataflow id="7868" from="StgValue_4007" to="bias_V_load_72_req" fromId="4007" toId="2144">
</dataflow>
<dataflow id="7869" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_73_req" fromId="3386" toId="2145">
</dataflow>
<dataflow id="7870" from="bias_V_addr_72" to="bias_V_load_73_req" fromId="2008" toId="2145">
</dataflow>
<dataflow id="7871" from="StgValue_4007" to="bias_V_load_73_req" fromId="4007" toId="2145">
</dataflow>
<dataflow id="7872" from="add_ln703_177" to="sum_3_7_1_0" fromId="2139" toId="2146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7873" from="br_ln99" to="sum_3_7_1_0" fromId="2140" toId="2146">
</dataflow>
<dataflow id="7874" from="sum_3_7_0_2" to="sum_3_7_1_0" fromId="2133" toId="2146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7875" from="br_ln91" to="sum_3_7_1_0" fromId="2134" toId="2146">
</dataflow>
<dataflow id="7876" from="temp_V_load_67" to="sext_ln1117_67" fromId="2022" toId="2147">
</dataflow>
<dataflow id="7877" from="bias_V_addr_68_read" to="sext_ln1118_178" fromId="2141" toId="2148">
</dataflow>
<dataflow id="7878" from="sext_ln1118_178" to="mul_ln1118_178" fromId="2148" toId="2149">
</dataflow>
<dataflow id="7879" from="sext_ln1117_67" to="mul_ln1118_178" fromId="2147" toId="2149">
</dataflow>
<dataflow id="7880" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_66" fromId="4311" toId="2150">
</dataflow>
<dataflow id="7881" from="mul_ln1118_178" to="trunc_ln708_66" fromId="2149" toId="2150">
</dataflow>
<dataflow id="7882" from="StgValue_4314" to="trunc_ln708_66" fromId="4314" toId="2150">
</dataflow>
<dataflow id="7883" from="StgValue_4316" to="trunc_ln708_66" fromId="4316" toId="2150">
</dataflow>
<dataflow id="7884" from="trunc_ln708_66" to="add_ln703_178" fromId="2150" toId="2151">
</dataflow>
<dataflow id="7885" from="sum_3_7_1_0" to="add_ln703_178" fromId="2146" toId="2151">
</dataflow>
<dataflow id="7886" from="icmp_ln91_2" to="br_ln91" fromId="354" toId="2152">
</dataflow>
<dataflow id="7887" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_69_read" fromId="3508" toId="2153">
</dataflow>
<dataflow id="7888" from="bias_V_addr_69" to="bias_V_addr_69_read" fromId="1996" toId="2153">
</dataflow>
<dataflow id="7889" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_71_req" fromId="3386" toId="2154">
</dataflow>
<dataflow id="7890" from="bias_V_addr_70" to="bias_V_load_71_req" fromId="2000" toId="2154">
</dataflow>
<dataflow id="7891" from="StgValue_4007" to="bias_V_load_71_req" fromId="4007" toId="2154">
</dataflow>
<dataflow id="7892" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_72_req" fromId="3386" toId="2155">
</dataflow>
<dataflow id="7893" from="bias_V_addr_71" to="bias_V_load_72_req" fromId="2004" toId="2155">
</dataflow>
<dataflow id="7894" from="StgValue_4007" to="bias_V_load_72_req" fromId="4007" toId="2155">
</dataflow>
<dataflow id="7895" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_73_req" fromId="3386" toId="2156">
</dataflow>
<dataflow id="7896" from="bias_V_addr_72" to="bias_V_load_73_req" fromId="2008" toId="2156">
</dataflow>
<dataflow id="7897" from="StgValue_4007" to="bias_V_load_73_req" fromId="4007" toId="2156">
</dataflow>
<dataflow id="7898" from="temp_V_load_68" to="sext_ln1117_68" fromId="2042" toId="2157">
</dataflow>
<dataflow id="7899" from="bias_V_addr_69_read" to="sext_ln1118_179" fromId="2153" toId="2158">
</dataflow>
<dataflow id="7900" from="sext_ln1118_179" to="mul_ln1118_179" fromId="2158" toId="2159">
</dataflow>
<dataflow id="7901" from="sext_ln1117_68" to="mul_ln1118_179" fromId="2157" toId="2159">
</dataflow>
<dataflow id="7902" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_67" fromId="4311" toId="2160">
</dataflow>
<dataflow id="7903" from="mul_ln1118_179" to="trunc_ln708_67" fromId="2159" toId="2160">
</dataflow>
<dataflow id="7904" from="StgValue_4314" to="trunc_ln708_67" fromId="4314" toId="2160">
</dataflow>
<dataflow id="7905" from="StgValue_4316" to="trunc_ln708_67" fromId="4316" toId="2160">
</dataflow>
<dataflow id="7906" from="trunc_ln708_67" to="add_ln703_179" fromId="2160" toId="2161">
</dataflow>
<dataflow id="7907" from="add_ln703_178" to="add_ln703_179" fromId="2151" toId="2161">
</dataflow>
<dataflow id="7908" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_70_read" fromId="3508" toId="2163">
</dataflow>
<dataflow id="7909" from="bias_V_addr_70" to="bias_V_addr_70_read" fromId="2000" toId="2163">
</dataflow>
<dataflow id="7910" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_72_req" fromId="3386" toId="2164">
</dataflow>
<dataflow id="7911" from="bias_V_addr_71" to="bias_V_load_72_req" fromId="2004" toId="2164">
</dataflow>
<dataflow id="7912" from="StgValue_4007" to="bias_V_load_72_req" fromId="4007" toId="2164">
</dataflow>
<dataflow id="7913" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_73_req" fromId="3386" toId="2165">
</dataflow>
<dataflow id="7914" from="bias_V_addr_72" to="bias_V_load_73_req" fromId="2008" toId="2165">
</dataflow>
<dataflow id="7915" from="StgValue_4007" to="bias_V_load_73_req" fromId="4007" toId="2165">
</dataflow>
<dataflow id="7916" from="add_ln703_179" to="sum_3_7_1_2" fromId="2161" toId="2166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7917" from="br_ln99" to="sum_3_7_1_2" fromId="2162" toId="2166">
</dataflow>
<dataflow id="7918" from="add_ln703_178" to="sum_3_7_1_2" fromId="2151" toId="2166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7919" from="br_ln91" to="sum_3_7_1_2" fromId="2152" toId="2166">
</dataflow>
<dataflow id="7920" from="and_ln91_2" to="br_ln91" fromId="419" toId="2167">
</dataflow>
<dataflow id="7921" from="temp_V_load_69" to="sext_ln1117_69" fromId="2062" toId="2168">
</dataflow>
<dataflow id="7922" from="bias_V_addr_70_read" to="sext_ln1118_180" fromId="2163" toId="2169">
</dataflow>
<dataflow id="7923" from="sext_ln1118_180" to="mul_ln1118_180" fromId="2169" toId="2170">
</dataflow>
<dataflow id="7924" from="sext_ln1117_69" to="mul_ln1118_180" fromId="2168" toId="2170">
</dataflow>
<dataflow id="7925" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_68" fromId="4311" toId="2171">
</dataflow>
<dataflow id="7926" from="mul_ln1118_180" to="trunc_ln708_68" fromId="2170" toId="2171">
</dataflow>
<dataflow id="7927" from="StgValue_4314" to="trunc_ln708_68" fromId="4314" toId="2171">
</dataflow>
<dataflow id="7928" from="StgValue_4316" to="trunc_ln708_68" fromId="4316" toId="2171">
</dataflow>
<dataflow id="7929" from="trunc_ln708_68" to="add_ln703_180" fromId="2171" toId="2172">
</dataflow>
<dataflow id="7930" from="sum_3_7_1_2" to="add_ln703_180" fromId="2166" toId="2172">
</dataflow>
<dataflow id="7931" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_71_read" fromId="3508" toId="2174">
</dataflow>
<dataflow id="7932" from="bias_V_addr_71" to="bias_V_addr_71_read" fromId="2004" toId="2174">
</dataflow>
<dataflow id="7933" from="_ssdm_op_ReadReq.m_axi.i8P" to="bias_V_load_73_req" fromId="3386" toId="2175">
</dataflow>
<dataflow id="7934" from="bias_V_addr_72" to="bias_V_load_73_req" fromId="2008" toId="2175">
</dataflow>
<dataflow id="7935" from="StgValue_4007" to="bias_V_load_73_req" fromId="4007" toId="2175">
</dataflow>
<dataflow id="7936" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="3498" toId="2176">
</dataflow>
<dataflow id="7938" from="StgValue_7937" to="empty_19" fromId="7937" toId="2176">
</dataflow>
<dataflow id="7939" from="StgValue_7937" to="empty_19" fromId="7937" toId="2176">
</dataflow>
<dataflow id="7940" from="StgValue_7937" to="empty_19" fromId="7937" toId="2176">
</dataflow>
<dataflow id="7941" from="select_ln103_4" to="zext_ln103_2" fromId="206" toId="2177">
</dataflow>
<dataflow id="7943" from="StgValue_7942" to="mul_ln103" fromId="7942" toId="2178">
</dataflow>
<dataflow id="7944" from="zext_ln103_2" to="mul_ln103" fromId="2177" toId="2178">
</dataflow>
<dataflow id="7946" from="_ssdm_op_SpecPipeline" to="specpipeline_ln78" fromId="7945" toId="2179">
</dataflow>
<dataflow id="7947" from="StgValue_4007" to="specpipeline_ln78" fromId="4007" toId="2179">
</dataflow>
<dataflow id="7948" from="StgValue_4007" to="specpipeline_ln78" fromId="4007" toId="2179">
</dataflow>
<dataflow id="7949" from="StgValue_4007" to="specpipeline_ln78" fromId="4007" toId="2179">
</dataflow>
<dataflow id="7950" from="StgValue_3417" to="specpipeline_ln78" fromId="3417" toId="2179">
</dataflow>
<dataflow id="7951" from="p_str" to="specpipeline_ln78" fromId="3514" toId="2179">
</dataflow>
<dataflow id="7952" from="add_ln703_180" to="sum_3_7_2_0" fromId="2172" toId="2180">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7953" from="br_ln99" to="sum_3_7_2_0" fromId="2173" toId="2180">
</dataflow>
<dataflow id="7954" from="sum_3_7_1_2" to="sum_3_7_2_0" fromId="2166" toId="2180">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7955" from="br_ln91" to="sum_3_7_2_0" fromId="2167" toId="2180">
</dataflow>
<dataflow id="7956" from="select_ln75_4" to="br_ln91" fromId="275" toId="2181">
</dataflow>
<dataflow id="7957" from="_ssdm_op_Read.m_axi.i8P" to="bias_V_addr_72_read" fromId="3508" toId="2182">
</dataflow>
<dataflow id="7958" from="bias_V_addr_72" to="bias_V_addr_72_read" fromId="2008" toId="2182">
</dataflow>
<dataflow id="7959" from="add_ln92_4" to="sext_ln103_2" fromId="388" toId="2183">
</dataflow>
<dataflow id="7960" from="mul_ln103" to="outIdx" fromId="2178" toId="2184">
</dataflow>
<dataflow id="7961" from="sext_ln103_2" to="outIdx" fromId="2183" toId="2184">
</dataflow>
<dataflow id="7962" from="outIdx" to="sext_ln103_3" fromId="2184" toId="2185">
</dataflow>
<dataflow id="7963" from="sext_ln103_3" to="zext_ln1494" fromId="2185" toId="2186">
</dataflow>
<dataflow id="7964" from="sext_ln73" to="add_ln203" fromId="129" toId="2187">
</dataflow>
<dataflow id="7965" from="zext_ln1494" to="add_ln203" fromId="2186" toId="2187">
</dataflow>
<dataflow id="7966" from="add_ln203" to="sext_ln203_1" fromId="2187" toId="2188">
</dataflow>
<dataflow id="7967" from="input_V" to="bias_V_addr_73" fromId="3373" toId="2189">
</dataflow>
<dataflow id="7968" from="sext_ln203_1" to="bias_V_addr_73" fromId="2188" toId="2189">
</dataflow>
<dataflow id="7969" from="temp_V_load_70" to="sext_ln1117_70" fromId="2082" toId="2190">
</dataflow>
<dataflow id="7970" from="bias_V_addr_71_read" to="sext_ln1118_181" fromId="2174" toId="2191">
</dataflow>
<dataflow id="7971" from="sext_ln1118_181" to="mul_ln1118_181" fromId="2191" toId="2192">
</dataflow>
<dataflow id="7972" from="sext_ln1117_70" to="mul_ln1118_181" fromId="2190" toId="2192">
</dataflow>
<dataflow id="7973" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_69" fromId="4311" toId="2193">
</dataflow>
<dataflow id="7974" from="mul_ln1118_181" to="trunc_ln708_69" fromId="2192" toId="2193">
</dataflow>
<dataflow id="7975" from="StgValue_4314" to="trunc_ln708_69" fromId="4314" toId="2193">
</dataflow>
<dataflow id="7976" from="StgValue_4316" to="trunc_ln708_69" fromId="4316" toId="2193">
</dataflow>
<dataflow id="7977" from="trunc_ln708_69" to="add_ln703_181" fromId="2193" toId="2194">
</dataflow>
<dataflow id="7978" from="sum_3_7_2_0" to="add_ln703_181" fromId="2180" toId="2194">
</dataflow>
<dataflow id="7979" from="add_ln703_181" to="sum_3_7_2_1" fromId="2194" toId="2196">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7980" from="br_ln99" to="sum_3_7_2_1" fromId="2195" toId="2196">
</dataflow>
<dataflow id="7981" from="sum_3_7_2_0" to="sum_3_7_2_1" fromId="2180" toId="2196">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="select_ln75_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7982" from="br_ln91" to="sum_3_7_2_1" fromId="2181" toId="2196">
</dataflow>
<dataflow id="7983" from="and_ln91_3" to="br_ln91" fromId="458" toId="2197">
</dataflow>
<dataflow id="7984" from="temp_V_load_71" to="sext_ln1117_71" fromId="2102" toId="2198">
</dataflow>
<dataflow id="7985" from="bias_V_addr_72_read" to="sext_ln1118_182" fromId="2182" toId="2199">
</dataflow>
<dataflow id="7986" from="sext_ln1118_182" to="mul_ln1118_182" fromId="2199" toId="2200">
</dataflow>
<dataflow id="7987" from="sext_ln1117_71" to="mul_ln1118_182" fromId="2198" toId="2200">
</dataflow>
<dataflow id="7988" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="trunc_ln708_70" fromId="4311" toId="2201">
</dataflow>
<dataflow id="7989" from="mul_ln1118_182" to="trunc_ln708_70" fromId="2200" toId="2201">
</dataflow>
<dataflow id="7990" from="StgValue_4314" to="trunc_ln708_70" fromId="4314" toId="2201">
</dataflow>
<dataflow id="7991" from="StgValue_4316" to="trunc_ln708_70" fromId="4316" toId="2201">
</dataflow>
<dataflow id="7992" from="trunc_ln708_70" to="add_ln703_182" fromId="2201" toId="2202">
</dataflow>
<dataflow id="7993" from="sum_3_7_2_1" to="add_ln703_182" fromId="2196" toId="2202">
</dataflow>
<dataflow id="7994" from="add_ln703_182" to="sum_3_7_2_2" fromId="2202" toId="2204">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7995" from="br_ln99" to="sum_3_7_2_2" fromId="2203" toId="2204">
</dataflow>
<dataflow id="7996" from="sum_3_7_2_1" to="sum_3_7_2_2" fromId="2196" toId="2204">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="and_ln91_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7997" from="br_ln91" to="sum_3_7_2_2" fromId="2197" toId="2204">
</dataflow>
<dataflow id="7998" from="sum_3_7_2_2" to="trunc_ln103" fromId="2204" toId="2205">
</dataflow>
<dataflow id="7999" from="sum_3_7_2_2" to="icmp_ln1494" fromId="2204" toId="2206">
</dataflow>
<dataflow id="8000" from="StgValue_3546" to="icmp_ln1494" fromId="3546" toId="2206">
</dataflow>
<dataflow id="8001" from="icmp_ln1494" to="select_ln104" fromId="2206" toId="2207">
</dataflow>
<dataflow id="8002" from="trunc_ln103" to="select_ln104" fromId="2205" toId="2207">
</dataflow>
<dataflow id="8004" from="StgValue_8003" to="select_ln104" fromId="8003" toId="2207">
</dataflow>
<dataflow id="8006" from="_ssdm_op_WriteReq.m_axi.i8P" to="bias_V_addr_74_req" fromId="8005" toId="2208">
</dataflow>
<dataflow id="8007" from="bias_V_addr_73" to="bias_V_addr_74_req" fromId="2189" toId="2208">
</dataflow>
<dataflow id="8008" from="StgValue_4007" to="bias_V_addr_74_req" fromId="4007" toId="2208">
</dataflow>
<dataflow id="8009" from="select_ln104" to="zext_ln104" fromId="2207" toId="2209">
</dataflow>
<dataflow id="8011" from="_ssdm_op_Write.m_axi.i8P" to="write_ln104" fromId="8010" toId="2210">
</dataflow>
<dataflow id="8012" from="bias_V_addr_73" to="write_ln104" fromId="2189" toId="2210">
</dataflow>
<dataflow id="8013" from="zext_ln104" to="write_ln104" fromId="2209" toId="2210">
</dataflow>
<dataflow id="8014" from="StgValue_3714" to="write_ln104" fromId="3714" toId="2210">
</dataflow>
<dataflow id="8016" from="_ssdm_op_WriteResp.m_axi.i8P" to="bias_V_addr_74_resp" fromId="8015" toId="2211">
</dataflow>
<dataflow id="8017" from="bias_V_addr_73" to="bias_V_addr_74_resp" fromId="2189" toId="2211">
</dataflow>
<dataflow id="8018" from="_ssdm_op_WriteResp.m_axi.i8P" to="bias_V_addr_74_resp" fromId="8015" toId="2212">
</dataflow>
<dataflow id="8019" from="bias_V_addr_73" to="bias_V_addr_74_resp" fromId="2189" toId="2212">
</dataflow>
<dataflow id="8020" from="_ssdm_op_WriteResp.m_axi.i8P" to="bias_V_addr_74_resp" fromId="8015" toId="2213">
</dataflow>
<dataflow id="8021" from="bias_V_addr_73" to="bias_V_addr_74_resp" fromId="2189" toId="2213">
</dataflow>
<dataflow id="8022" from="_ssdm_op_WriteResp.m_axi.i8P" to="bias_V_addr_74_resp" fromId="8015" toId="2214">
</dataflow>
<dataflow id="8023" from="bias_V_addr_73" to="bias_V_addr_74_resp" fromId="2189" toId="2214">
</dataflow>
<dataflow id="8024" from="_ssdm_op_WriteResp.m_axi.i8P" to="bias_V_addr_74_resp" fromId="8015" toId="2215">
</dataflow>
<dataflow id="8025" from="bias_V_addr_73" to="bias_V_addr_74_resp" fromId="2189" toId="2215">
</dataflow>
<dataflow id="8027" from="_ssdm_op_SpecRegionEnd" to="empty_18" fromId="8026" toId="2216">
</dataflow>
<dataflow id="8028" from="p_str4" to="empty_18" fromId="3739" toId="2216">
</dataflow>
<dataflow id="8029" from="tmp" to="empty_18" fromId="219" toId="2216">
</dataflow>
<dataflow id="8030" from="icmp_ln64" to="StgValue_8" fromId="121" toId="8">
</dataflow>
<dataflow id="8031" from="icmp_ln73" to="StgValue_10" fromId="192" toId="10">
</dataflow>
<dataflow id="8032" from="icmp_ln73" to="StgValue_11" fromId="192" toId="11">
</dataflow>
<dataflow id="8033" from="and_ln103_1" to="StgValue_11" fromId="211" toId="11">
</dataflow>
<dataflow id="8034" from="and_ln91" to="StgValue_11" fromId="325" toId="11">
</dataflow>
<dataflow id="8035" from="icmp_ln73" to="StgValue_12" fromId="192" toId="12">
</dataflow>
<dataflow id="8036" from="and_ln91" to="StgValue_12" fromId="325" toId="12">
</dataflow>
<dataflow id="8037" from="select_ln75_2" to="StgValue_12" fromId="218" toId="12">
</dataflow>
<dataflow id="8038" from="icmp_ln73" to="StgValue_13" fromId="192" toId="13">
</dataflow>
<dataflow id="8039" from="and_ln91" to="StgValue_13" fromId="325" toId="13">
</dataflow>
<dataflow id="8040" from="select_ln75_2" to="StgValue_13" fromId="218" toId="13">
</dataflow>
<dataflow id="8041" from="and_ln91_1" to="StgValue_13" fromId="355" toId="13">
</dataflow>
<dataflow id="8042" from="icmp_ln73" to="StgValue_14" fromId="192" toId="14">
</dataflow>
<dataflow id="8043" from="and_ln91" to="StgValue_14" fromId="325" toId="14">
</dataflow>
<dataflow id="8044" from="select_ln75_2" to="StgValue_14" fromId="218" toId="14">
</dataflow>
<dataflow id="8045" from="and_ln91_1" to="StgValue_14" fromId="355" toId="14">
</dataflow>
<dataflow id="8046" from="icmp_ln91_1" to="StgValue_14" fromId="324" toId="14">
</dataflow>
<dataflow id="8047" from="icmp_ln73" to="StgValue_15" fromId="192" toId="15">
</dataflow>
<dataflow id="8048" from="and_ln91" to="StgValue_15" fromId="325" toId="15">
</dataflow>
<dataflow id="8049" from="select_ln75_2" to="StgValue_15" fromId="218" toId="15">
</dataflow>
<dataflow id="8050" from="and_ln91_1" to="StgValue_15" fromId="355" toId="15">
</dataflow>
<dataflow id="8051" from="icmp_ln91_1" to="StgValue_15" fromId="324" toId="15">
</dataflow>
<dataflow id="8052" from="icmp_ln91_2" to="StgValue_15" fromId="354" toId="15">
</dataflow>
<dataflow id="8053" from="icmp_ln73" to="StgValue_16" fromId="192" toId="16">
</dataflow>
<dataflow id="8054" from="and_ln91" to="StgValue_16" fromId="325" toId="16">
</dataflow>
<dataflow id="8055" from="select_ln75_2" to="StgValue_16" fromId="218" toId="16">
</dataflow>
<dataflow id="8056" from="and_ln91_1" to="StgValue_16" fromId="355" toId="16">
</dataflow>
<dataflow id="8057" from="icmp_ln91_1" to="StgValue_16" fromId="324" toId="16">
</dataflow>
<dataflow id="8058" from="icmp_ln91_2" to="StgValue_16" fromId="354" toId="16">
</dataflow>
<dataflow id="8059" from="icmp_ln73" to="StgValue_17" fromId="192" toId="17">
</dataflow>
<dataflow id="8060" from="and_ln91" to="StgValue_17" fromId="325" toId="17">
</dataflow>
<dataflow id="8061" from="select_ln75_2" to="StgValue_17" fromId="218" toId="17">
</dataflow>
<dataflow id="8062" from="and_ln91_1" to="StgValue_17" fromId="355" toId="17">
</dataflow>
<dataflow id="8063" from="icmp_ln91_1" to="StgValue_17" fromId="324" toId="17">
</dataflow>
<dataflow id="8064" from="icmp_ln91_2" to="StgValue_17" fromId="354" toId="17">
</dataflow>
<dataflow id="8065" from="and_ln91_2" to="StgValue_17" fromId="419" toId="17">
</dataflow>
<dataflow id="8066" from="icmp_ln73" to="StgValue_18" fromId="192" toId="18">
</dataflow>
<dataflow id="8067" from="and_ln91" to="StgValue_18" fromId="325" toId="18">
</dataflow>
<dataflow id="8068" from="select_ln75_2" to="StgValue_18" fromId="218" toId="18">
</dataflow>
<dataflow id="8069" from="and_ln91_1" to="StgValue_18" fromId="355" toId="18">
</dataflow>
<dataflow id="8070" from="icmp_ln91_1" to="StgValue_18" fromId="324" toId="18">
</dataflow>
<dataflow id="8071" from="icmp_ln91_2" to="StgValue_18" fromId="354" toId="18">
</dataflow>
<dataflow id="8072" from="and_ln91_2" to="StgValue_18" fromId="419" toId="18">
</dataflow>
<dataflow id="8073" from="select_ln75_4" to="StgValue_18" fromId="275" toId="18">
</dataflow>
<dataflow id="8074" from="icmp_ln73" to="StgValue_19" fromId="192" toId="19">
</dataflow>
<dataflow id="8075" from="and_ln91" to="StgValue_19" fromId="325" toId="19">
</dataflow>
<dataflow id="8076" from="select_ln75_2" to="StgValue_19" fromId="218" toId="19">
</dataflow>
<dataflow id="8077" from="and_ln91_1" to="StgValue_19" fromId="355" toId="19">
</dataflow>
<dataflow id="8078" from="icmp_ln91_1" to="StgValue_19" fromId="324" toId="19">
</dataflow>
<dataflow id="8079" from="icmp_ln91_2" to="StgValue_19" fromId="354" toId="19">
</dataflow>
<dataflow id="8080" from="and_ln91_2" to="StgValue_19" fromId="419" toId="19">
</dataflow>
<dataflow id="8081" from="select_ln75_4" to="StgValue_19" fromId="275" toId="19">
</dataflow>
<dataflow id="8082" from="and_ln91_3" to="StgValue_19" fromId="458" toId="19">
</dataflow>
<dataflow id="8083" from="icmp_ln73" to="StgValue_20" fromId="192" toId="20">
</dataflow>
<dataflow id="8084" from="and_ln91" to="StgValue_20" fromId="325" toId="20">
</dataflow>
<dataflow id="8085" from="select_ln75_2" to="StgValue_20" fromId="218" toId="20">
</dataflow>
<dataflow id="8086" from="and_ln91_1" to="StgValue_20" fromId="355" toId="20">
</dataflow>
<dataflow id="8087" from="icmp_ln91_1" to="StgValue_20" fromId="324" toId="20">
</dataflow>
<dataflow id="8088" from="icmp_ln91_2" to="StgValue_20" fromId="354" toId="20">
</dataflow>
<dataflow id="8089" from="and_ln91_2" to="StgValue_20" fromId="419" toId="20">
</dataflow>
<dataflow id="8090" from="select_ln75_4" to="StgValue_20" fromId="275" toId="20">
</dataflow>
<dataflow id="8091" from="and_ln91_3" to="StgValue_20" fromId="458" toId="20">
</dataflow>
<dataflow id="8092" from="icmp_ln73" to="StgValue_21" fromId="192" toId="21">
</dataflow>
<dataflow id="8093" from="select_ln75_2" to="StgValue_21" fromId="218" toId="21">
</dataflow>
<dataflow id="8094" from="and_ln91_1" to="StgValue_21" fromId="355" toId="21">
</dataflow>
<dataflow id="8095" from="icmp_ln91_1" to="StgValue_21" fromId="324" toId="21">
</dataflow>
<dataflow id="8096" from="icmp_ln91_2" to="StgValue_21" fromId="354" toId="21">
</dataflow>
<dataflow id="8097" from="and_ln91_2" to="StgValue_21" fromId="419" toId="21">
</dataflow>
<dataflow id="8098" from="select_ln75_4" to="StgValue_21" fromId="275" toId="21">
</dataflow>
<dataflow id="8099" from="and_ln91_3" to="StgValue_21" fromId="458" toId="21">
</dataflow>
<dataflow id="8100" from="and_ln91" to="StgValue_21" fromId="325" toId="21">
</dataflow>
<dataflow id="8101" from="icmp_ln73" to="StgValue_22" fromId="192" toId="22">
</dataflow>
<dataflow id="8102" from="and_ln91_1" to="StgValue_22" fromId="355" toId="22">
</dataflow>
<dataflow id="8103" from="icmp_ln91_1" to="StgValue_22" fromId="324" toId="22">
</dataflow>
<dataflow id="8104" from="icmp_ln91_2" to="StgValue_22" fromId="354" toId="22">
</dataflow>
<dataflow id="8105" from="and_ln91_2" to="StgValue_22" fromId="419" toId="22">
</dataflow>
<dataflow id="8106" from="select_ln75_4" to="StgValue_22" fromId="275" toId="22">
</dataflow>
<dataflow id="8107" from="and_ln91_3" to="StgValue_22" fromId="458" toId="22">
</dataflow>
<dataflow id="8108" from="and_ln91" to="StgValue_22" fromId="325" toId="22">
</dataflow>
<dataflow id="8109" from="select_ln75_2" to="StgValue_22" fromId="218" toId="22">
</dataflow>
<dataflow id="8110" from="icmp_ln73" to="StgValue_23" fromId="192" toId="23">
</dataflow>
<dataflow id="8111" from="icmp_ln91_1" to="StgValue_23" fromId="324" toId="23">
</dataflow>
<dataflow id="8112" from="icmp_ln91_2" to="StgValue_23" fromId="354" toId="23">
</dataflow>
<dataflow id="8113" from="and_ln91_2" to="StgValue_23" fromId="419" toId="23">
</dataflow>
<dataflow id="8114" from="select_ln75_4" to="StgValue_23" fromId="275" toId="23">
</dataflow>
<dataflow id="8115" from="and_ln91_3" to="StgValue_23" fromId="458" toId="23">
</dataflow>
<dataflow id="8116" from="and_ln91" to="StgValue_23" fromId="325" toId="23">
</dataflow>
<dataflow id="8117" from="select_ln75_2" to="StgValue_23" fromId="218" toId="23">
</dataflow>
<dataflow id="8118" from="and_ln91_1" to="StgValue_23" fromId="355" toId="23">
</dataflow>
<dataflow id="8119" from="icmp_ln73" to="StgValue_24" fromId="192" toId="24">
</dataflow>
<dataflow id="8120" from="icmp_ln91_2" to="StgValue_24" fromId="354" toId="24">
</dataflow>
<dataflow id="8121" from="and_ln91_2" to="StgValue_24" fromId="419" toId="24">
</dataflow>
<dataflow id="8122" from="select_ln75_4" to="StgValue_24" fromId="275" toId="24">
</dataflow>
<dataflow id="8123" from="and_ln91_3" to="StgValue_24" fromId="458" toId="24">
</dataflow>
<dataflow id="8124" from="and_ln91" to="StgValue_24" fromId="325" toId="24">
</dataflow>
<dataflow id="8125" from="select_ln75_2" to="StgValue_24" fromId="218" toId="24">
</dataflow>
<dataflow id="8126" from="and_ln91_1" to="StgValue_24" fromId="355" toId="24">
</dataflow>
<dataflow id="8127" from="icmp_ln91_1" to="StgValue_24" fromId="324" toId="24">
</dataflow>
<dataflow id="8128" from="icmp_ln73" to="StgValue_25" fromId="192" toId="25">
</dataflow>
<dataflow id="8129" from="icmp_ln91_2" to="StgValue_25" fromId="354" toId="25">
</dataflow>
<dataflow id="8130" from="and_ln91_2" to="StgValue_25" fromId="419" toId="25">
</dataflow>
<dataflow id="8131" from="select_ln75_4" to="StgValue_25" fromId="275" toId="25">
</dataflow>
<dataflow id="8132" from="and_ln91_3" to="StgValue_25" fromId="458" toId="25">
</dataflow>
<dataflow id="8133" from="and_ln91" to="StgValue_25" fromId="325" toId="25">
</dataflow>
<dataflow id="8134" from="select_ln75_2" to="StgValue_25" fromId="218" toId="25">
</dataflow>
<dataflow id="8135" from="and_ln91_1" to="StgValue_25" fromId="355" toId="25">
</dataflow>
<dataflow id="8136" from="icmp_ln91_1" to="StgValue_25" fromId="324" toId="25">
</dataflow>
<dataflow id="8137" from="icmp_ln73" to="StgValue_26" fromId="192" toId="26">
</dataflow>
<dataflow id="8138" from="and_ln91_2" to="StgValue_26" fromId="419" toId="26">
</dataflow>
<dataflow id="8139" from="select_ln75_4" to="StgValue_26" fromId="275" toId="26">
</dataflow>
<dataflow id="8140" from="and_ln91_3" to="StgValue_26" fromId="458" toId="26">
</dataflow>
<dataflow id="8141" from="and_ln91" to="StgValue_26" fromId="325" toId="26">
</dataflow>
<dataflow id="8142" from="select_ln75_2" to="StgValue_26" fromId="218" toId="26">
</dataflow>
<dataflow id="8143" from="and_ln91_1" to="StgValue_26" fromId="355" toId="26">
</dataflow>
<dataflow id="8144" from="icmp_ln91_1" to="StgValue_26" fromId="324" toId="26">
</dataflow>
<dataflow id="8145" from="icmp_ln91_2" to="StgValue_26" fromId="354" toId="26">
</dataflow>
<dataflow id="8146" from="icmp_ln73" to="StgValue_27" fromId="192" toId="27">
</dataflow>
<dataflow id="8147" from="select_ln75_4" to="StgValue_27" fromId="275" toId="27">
</dataflow>
<dataflow id="8148" from="and_ln91_3" to="StgValue_27" fromId="458" toId="27">
</dataflow>
<dataflow id="8149" from="and_ln91" to="StgValue_27" fromId="325" toId="27">
</dataflow>
<dataflow id="8150" from="select_ln75_2" to="StgValue_27" fromId="218" toId="27">
</dataflow>
<dataflow id="8151" from="and_ln91_1" to="StgValue_27" fromId="355" toId="27">
</dataflow>
<dataflow id="8152" from="icmp_ln91_1" to="StgValue_27" fromId="324" toId="27">
</dataflow>
<dataflow id="8153" from="icmp_ln91_2" to="StgValue_27" fromId="354" toId="27">
</dataflow>
<dataflow id="8154" from="and_ln91_2" to="StgValue_27" fromId="419" toId="27">
</dataflow>
<dataflow id="8155" from="icmp_ln73" to="StgValue_28" fromId="192" toId="28">
</dataflow>
<dataflow id="8156" from="and_ln91_3" to="StgValue_28" fromId="458" toId="28">
</dataflow>
<dataflow id="8157" from="and_ln91" to="StgValue_28" fromId="325" toId="28">
</dataflow>
<dataflow id="8158" from="select_ln75_2" to="StgValue_28" fromId="218" toId="28">
</dataflow>
<dataflow id="8159" from="and_ln91_1" to="StgValue_28" fromId="355" toId="28">
</dataflow>
<dataflow id="8160" from="icmp_ln91_1" to="StgValue_28" fromId="324" toId="28">
</dataflow>
<dataflow id="8161" from="icmp_ln91_2" to="StgValue_28" fromId="354" toId="28">
</dataflow>
<dataflow id="8162" from="and_ln91_2" to="StgValue_28" fromId="419" toId="28">
</dataflow>
<dataflow id="8163" from="select_ln75_4" to="StgValue_28" fromId="275" toId="28">
</dataflow>
<dataflow id="8164" from="icmp_ln73" to="StgValue_29" fromId="192" toId="29">
</dataflow>
<dataflow id="8165" from="and_ln91" to="StgValue_29" fromId="325" toId="29">
</dataflow>
<dataflow id="8166" from="select_ln75_2" to="StgValue_29" fromId="218" toId="29">
</dataflow>
<dataflow id="8167" from="and_ln91_1" to="StgValue_29" fromId="355" toId="29">
</dataflow>
<dataflow id="8168" from="icmp_ln91_1" to="StgValue_29" fromId="324" toId="29">
</dataflow>
<dataflow id="8169" from="icmp_ln91_2" to="StgValue_29" fromId="354" toId="29">
</dataflow>
<dataflow id="8170" from="and_ln91_2" to="StgValue_29" fromId="419" toId="29">
</dataflow>
<dataflow id="8171" from="select_ln75_4" to="StgValue_29" fromId="275" toId="29">
</dataflow>
<dataflow id="8172" from="and_ln91_3" to="StgValue_29" fromId="458" toId="29">
</dataflow>
<dataflow id="8173" from="icmp_ln73" to="StgValue_30" fromId="192" toId="30">
</dataflow>
<dataflow id="8174" from="select_ln75_2" to="StgValue_30" fromId="218" toId="30">
</dataflow>
<dataflow id="8175" from="and_ln91_1" to="StgValue_30" fromId="355" toId="30">
</dataflow>
<dataflow id="8176" from="icmp_ln91_1" to="StgValue_30" fromId="324" toId="30">
</dataflow>
<dataflow id="8177" from="icmp_ln91_2" to="StgValue_30" fromId="354" toId="30">
</dataflow>
<dataflow id="8178" from="and_ln91_2" to="StgValue_30" fromId="419" toId="30">
</dataflow>
<dataflow id="8179" from="select_ln75_4" to="StgValue_30" fromId="275" toId="30">
</dataflow>
<dataflow id="8180" from="and_ln91_3" to="StgValue_30" fromId="458" toId="30">
</dataflow>
<dataflow id="8181" from="and_ln91" to="StgValue_30" fromId="325" toId="30">
</dataflow>
<dataflow id="8182" from="icmp_ln73" to="StgValue_31" fromId="192" toId="31">
</dataflow>
<dataflow id="8183" from="and_ln91_1" to="StgValue_31" fromId="355" toId="31">
</dataflow>
<dataflow id="8184" from="icmp_ln91_1" to="StgValue_31" fromId="324" toId="31">
</dataflow>
<dataflow id="8185" from="icmp_ln91_2" to="StgValue_31" fromId="354" toId="31">
</dataflow>
<dataflow id="8186" from="and_ln91_2" to="StgValue_31" fromId="419" toId="31">
</dataflow>
<dataflow id="8187" from="select_ln75_4" to="StgValue_31" fromId="275" toId="31">
</dataflow>
<dataflow id="8188" from="and_ln91_3" to="StgValue_31" fromId="458" toId="31">
</dataflow>
<dataflow id="8189" from="and_ln91" to="StgValue_31" fromId="325" toId="31">
</dataflow>
<dataflow id="8190" from="select_ln75_2" to="StgValue_31" fromId="218" toId="31">
</dataflow>
<dataflow id="8191" from="icmp_ln73" to="StgValue_32" fromId="192" toId="32">
</dataflow>
<dataflow id="8192" from="icmp_ln91_1" to="StgValue_32" fromId="324" toId="32">
</dataflow>
<dataflow id="8193" from="icmp_ln91_2" to="StgValue_32" fromId="354" toId="32">
</dataflow>
<dataflow id="8194" from="and_ln91_2" to="StgValue_32" fromId="419" toId="32">
</dataflow>
<dataflow id="8195" from="select_ln75_4" to="StgValue_32" fromId="275" toId="32">
</dataflow>
<dataflow id="8196" from="and_ln91_3" to="StgValue_32" fromId="458" toId="32">
</dataflow>
<dataflow id="8197" from="and_ln91" to="StgValue_32" fromId="325" toId="32">
</dataflow>
<dataflow id="8198" from="select_ln75_2" to="StgValue_32" fromId="218" toId="32">
</dataflow>
<dataflow id="8199" from="and_ln91_1" to="StgValue_32" fromId="355" toId="32">
</dataflow>
<dataflow id="8200" from="icmp_ln73" to="StgValue_33" fromId="192" toId="33">
</dataflow>
<dataflow id="8201" from="icmp_ln91_2" to="StgValue_33" fromId="354" toId="33">
</dataflow>
<dataflow id="8202" from="and_ln91_2" to="StgValue_33" fromId="419" toId="33">
</dataflow>
<dataflow id="8203" from="select_ln75_4" to="StgValue_33" fromId="275" toId="33">
</dataflow>
<dataflow id="8204" from="and_ln91_3" to="StgValue_33" fromId="458" toId="33">
</dataflow>
<dataflow id="8205" from="and_ln91" to="StgValue_33" fromId="325" toId="33">
</dataflow>
<dataflow id="8206" from="select_ln75_2" to="StgValue_33" fromId="218" toId="33">
</dataflow>
<dataflow id="8207" from="and_ln91_1" to="StgValue_33" fromId="355" toId="33">
</dataflow>
<dataflow id="8208" from="icmp_ln91_1" to="StgValue_33" fromId="324" toId="33">
</dataflow>
<dataflow id="8209" from="icmp_ln73" to="StgValue_34" fromId="192" toId="34">
</dataflow>
<dataflow id="8210" from="icmp_ln91_2" to="StgValue_34" fromId="354" toId="34">
</dataflow>
<dataflow id="8211" from="and_ln91_2" to="StgValue_34" fromId="419" toId="34">
</dataflow>
<dataflow id="8212" from="select_ln75_4" to="StgValue_34" fromId="275" toId="34">
</dataflow>
<dataflow id="8213" from="and_ln91_3" to="StgValue_34" fromId="458" toId="34">
</dataflow>
<dataflow id="8214" from="and_ln91" to="StgValue_34" fromId="325" toId="34">
</dataflow>
<dataflow id="8215" from="select_ln75_2" to="StgValue_34" fromId="218" toId="34">
</dataflow>
<dataflow id="8216" from="and_ln91_1" to="StgValue_34" fromId="355" toId="34">
</dataflow>
<dataflow id="8217" from="icmp_ln91_1" to="StgValue_34" fromId="324" toId="34">
</dataflow>
<dataflow id="8218" from="icmp_ln73" to="StgValue_35" fromId="192" toId="35">
</dataflow>
<dataflow id="8219" from="and_ln91_2" to="StgValue_35" fromId="419" toId="35">
</dataflow>
<dataflow id="8220" from="select_ln75_4" to="StgValue_35" fromId="275" toId="35">
</dataflow>
<dataflow id="8221" from="and_ln91_3" to="StgValue_35" fromId="458" toId="35">
</dataflow>
<dataflow id="8222" from="and_ln91" to="StgValue_35" fromId="325" toId="35">
</dataflow>
<dataflow id="8223" from="select_ln75_2" to="StgValue_35" fromId="218" toId="35">
</dataflow>
<dataflow id="8224" from="and_ln91_1" to="StgValue_35" fromId="355" toId="35">
</dataflow>
<dataflow id="8225" from="icmp_ln91_1" to="StgValue_35" fromId="324" toId="35">
</dataflow>
<dataflow id="8226" from="icmp_ln91_2" to="StgValue_35" fromId="354" toId="35">
</dataflow>
<dataflow id="8227" from="icmp_ln73" to="StgValue_36" fromId="192" toId="36">
</dataflow>
<dataflow id="8228" from="select_ln75_4" to="StgValue_36" fromId="275" toId="36">
</dataflow>
<dataflow id="8229" from="and_ln91_3" to="StgValue_36" fromId="458" toId="36">
</dataflow>
<dataflow id="8230" from="and_ln91" to="StgValue_36" fromId="325" toId="36">
</dataflow>
<dataflow id="8231" from="select_ln75_2" to="StgValue_36" fromId="218" toId="36">
</dataflow>
<dataflow id="8232" from="and_ln91_1" to="StgValue_36" fromId="355" toId="36">
</dataflow>
<dataflow id="8233" from="icmp_ln91_1" to="StgValue_36" fromId="324" toId="36">
</dataflow>
<dataflow id="8234" from="icmp_ln91_2" to="StgValue_36" fromId="354" toId="36">
</dataflow>
<dataflow id="8235" from="and_ln91_2" to="StgValue_36" fromId="419" toId="36">
</dataflow>
<dataflow id="8236" from="icmp_ln73" to="StgValue_37" fromId="192" toId="37">
</dataflow>
<dataflow id="8237" from="and_ln91_3" to="StgValue_37" fromId="458" toId="37">
</dataflow>
<dataflow id="8238" from="and_ln91" to="StgValue_37" fromId="325" toId="37">
</dataflow>
<dataflow id="8239" from="select_ln75_2" to="StgValue_37" fromId="218" toId="37">
</dataflow>
<dataflow id="8240" from="and_ln91_1" to="StgValue_37" fromId="355" toId="37">
</dataflow>
<dataflow id="8241" from="icmp_ln91_1" to="StgValue_37" fromId="324" toId="37">
</dataflow>
<dataflow id="8242" from="icmp_ln91_2" to="StgValue_37" fromId="354" toId="37">
</dataflow>
<dataflow id="8243" from="and_ln91_2" to="StgValue_37" fromId="419" toId="37">
</dataflow>
<dataflow id="8244" from="select_ln75_4" to="StgValue_37" fromId="275" toId="37">
</dataflow>
<dataflow id="8245" from="icmp_ln73" to="StgValue_38" fromId="192" toId="38">
</dataflow>
<dataflow id="8246" from="and_ln91" to="StgValue_38" fromId="325" toId="38">
</dataflow>
<dataflow id="8247" from="select_ln75_2" to="StgValue_38" fromId="218" toId="38">
</dataflow>
<dataflow id="8248" from="and_ln91_1" to="StgValue_38" fromId="355" toId="38">
</dataflow>
<dataflow id="8249" from="icmp_ln91_1" to="StgValue_38" fromId="324" toId="38">
</dataflow>
<dataflow id="8250" from="icmp_ln91_2" to="StgValue_38" fromId="354" toId="38">
</dataflow>
<dataflow id="8251" from="and_ln91_2" to="StgValue_38" fromId="419" toId="38">
</dataflow>
<dataflow id="8252" from="select_ln75_4" to="StgValue_38" fromId="275" toId="38">
</dataflow>
<dataflow id="8253" from="and_ln91_3" to="StgValue_38" fromId="458" toId="38">
</dataflow>
<dataflow id="8254" from="icmp_ln73" to="StgValue_39" fromId="192" toId="39">
</dataflow>
<dataflow id="8255" from="select_ln75_2" to="StgValue_39" fromId="218" toId="39">
</dataflow>
<dataflow id="8256" from="and_ln91_1" to="StgValue_39" fromId="355" toId="39">
</dataflow>
<dataflow id="8257" from="icmp_ln91_1" to="StgValue_39" fromId="324" toId="39">
</dataflow>
<dataflow id="8258" from="icmp_ln91_2" to="StgValue_39" fromId="354" toId="39">
</dataflow>
<dataflow id="8259" from="and_ln91_2" to="StgValue_39" fromId="419" toId="39">
</dataflow>
<dataflow id="8260" from="select_ln75_4" to="StgValue_39" fromId="275" toId="39">
</dataflow>
<dataflow id="8261" from="and_ln91_3" to="StgValue_39" fromId="458" toId="39">
</dataflow>
<dataflow id="8262" from="and_ln91" to="StgValue_39" fromId="325" toId="39">
</dataflow>
<dataflow id="8263" from="icmp_ln73" to="StgValue_40" fromId="192" toId="40">
</dataflow>
<dataflow id="8264" from="and_ln91_1" to="StgValue_40" fromId="355" toId="40">
</dataflow>
<dataflow id="8265" from="icmp_ln91_1" to="StgValue_40" fromId="324" toId="40">
</dataflow>
<dataflow id="8266" from="icmp_ln91_2" to="StgValue_40" fromId="354" toId="40">
</dataflow>
<dataflow id="8267" from="and_ln91_2" to="StgValue_40" fromId="419" toId="40">
</dataflow>
<dataflow id="8268" from="select_ln75_4" to="StgValue_40" fromId="275" toId="40">
</dataflow>
<dataflow id="8269" from="and_ln91_3" to="StgValue_40" fromId="458" toId="40">
</dataflow>
<dataflow id="8270" from="and_ln91" to="StgValue_40" fromId="325" toId="40">
</dataflow>
<dataflow id="8271" from="select_ln75_2" to="StgValue_40" fromId="218" toId="40">
</dataflow>
<dataflow id="8272" from="icmp_ln73" to="StgValue_41" fromId="192" toId="41">
</dataflow>
<dataflow id="8273" from="icmp_ln91_1" to="StgValue_41" fromId="324" toId="41">
</dataflow>
<dataflow id="8274" from="icmp_ln91_2" to="StgValue_41" fromId="354" toId="41">
</dataflow>
<dataflow id="8275" from="and_ln91_2" to="StgValue_41" fromId="419" toId="41">
</dataflow>
<dataflow id="8276" from="select_ln75_4" to="StgValue_41" fromId="275" toId="41">
</dataflow>
<dataflow id="8277" from="and_ln91_3" to="StgValue_41" fromId="458" toId="41">
</dataflow>
<dataflow id="8278" from="and_ln91" to="StgValue_41" fromId="325" toId="41">
</dataflow>
<dataflow id="8279" from="select_ln75_2" to="StgValue_41" fromId="218" toId="41">
</dataflow>
<dataflow id="8280" from="and_ln91_1" to="StgValue_41" fromId="355" toId="41">
</dataflow>
<dataflow id="8281" from="icmp_ln73" to="StgValue_42" fromId="192" toId="42">
</dataflow>
<dataflow id="8282" from="icmp_ln91_2" to="StgValue_42" fromId="354" toId="42">
</dataflow>
<dataflow id="8283" from="and_ln91_2" to="StgValue_42" fromId="419" toId="42">
</dataflow>
<dataflow id="8284" from="select_ln75_4" to="StgValue_42" fromId="275" toId="42">
</dataflow>
<dataflow id="8285" from="and_ln91_3" to="StgValue_42" fromId="458" toId="42">
</dataflow>
<dataflow id="8286" from="and_ln91" to="StgValue_42" fromId="325" toId="42">
</dataflow>
<dataflow id="8287" from="select_ln75_2" to="StgValue_42" fromId="218" toId="42">
</dataflow>
<dataflow id="8288" from="and_ln91_1" to="StgValue_42" fromId="355" toId="42">
</dataflow>
<dataflow id="8289" from="icmp_ln91_1" to="StgValue_42" fromId="324" toId="42">
</dataflow>
<dataflow id="8290" from="icmp_ln73" to="StgValue_43" fromId="192" toId="43">
</dataflow>
<dataflow id="8291" from="icmp_ln91_2" to="StgValue_43" fromId="354" toId="43">
</dataflow>
<dataflow id="8292" from="and_ln91_2" to="StgValue_43" fromId="419" toId="43">
</dataflow>
<dataflow id="8293" from="select_ln75_4" to="StgValue_43" fromId="275" toId="43">
</dataflow>
<dataflow id="8294" from="and_ln91_3" to="StgValue_43" fromId="458" toId="43">
</dataflow>
<dataflow id="8295" from="and_ln91" to="StgValue_43" fromId="325" toId="43">
</dataflow>
<dataflow id="8296" from="select_ln75_2" to="StgValue_43" fromId="218" toId="43">
</dataflow>
<dataflow id="8297" from="and_ln91_1" to="StgValue_43" fromId="355" toId="43">
</dataflow>
<dataflow id="8298" from="icmp_ln91_1" to="StgValue_43" fromId="324" toId="43">
</dataflow>
<dataflow id="8299" from="icmp_ln73" to="StgValue_44" fromId="192" toId="44">
</dataflow>
<dataflow id="8300" from="and_ln91_2" to="StgValue_44" fromId="419" toId="44">
</dataflow>
<dataflow id="8301" from="select_ln75_4" to="StgValue_44" fromId="275" toId="44">
</dataflow>
<dataflow id="8302" from="and_ln91_3" to="StgValue_44" fromId="458" toId="44">
</dataflow>
<dataflow id="8303" from="and_ln91" to="StgValue_44" fromId="325" toId="44">
</dataflow>
<dataflow id="8304" from="select_ln75_2" to="StgValue_44" fromId="218" toId="44">
</dataflow>
<dataflow id="8305" from="and_ln91_1" to="StgValue_44" fromId="355" toId="44">
</dataflow>
<dataflow id="8306" from="icmp_ln91_1" to="StgValue_44" fromId="324" toId="44">
</dataflow>
<dataflow id="8307" from="icmp_ln91_2" to="StgValue_44" fromId="354" toId="44">
</dataflow>
<dataflow id="8308" from="icmp_ln73" to="StgValue_45" fromId="192" toId="45">
</dataflow>
<dataflow id="8309" from="select_ln75_4" to="StgValue_45" fromId="275" toId="45">
</dataflow>
<dataflow id="8310" from="and_ln91_3" to="StgValue_45" fromId="458" toId="45">
</dataflow>
<dataflow id="8311" from="and_ln91" to="StgValue_45" fromId="325" toId="45">
</dataflow>
<dataflow id="8312" from="select_ln75_2" to="StgValue_45" fromId="218" toId="45">
</dataflow>
<dataflow id="8313" from="and_ln91_1" to="StgValue_45" fromId="355" toId="45">
</dataflow>
<dataflow id="8314" from="icmp_ln91_1" to="StgValue_45" fromId="324" toId="45">
</dataflow>
<dataflow id="8315" from="icmp_ln91_2" to="StgValue_45" fromId="354" toId="45">
</dataflow>
<dataflow id="8316" from="and_ln91_2" to="StgValue_45" fromId="419" toId="45">
</dataflow>
<dataflow id="8317" from="icmp_ln73" to="StgValue_46" fromId="192" toId="46">
</dataflow>
<dataflow id="8318" from="and_ln91_3" to="StgValue_46" fromId="458" toId="46">
</dataflow>
<dataflow id="8319" from="and_ln91" to="StgValue_46" fromId="325" toId="46">
</dataflow>
<dataflow id="8320" from="select_ln75_2" to="StgValue_46" fromId="218" toId="46">
</dataflow>
<dataflow id="8321" from="and_ln91_1" to="StgValue_46" fromId="355" toId="46">
</dataflow>
<dataflow id="8322" from="icmp_ln91_1" to="StgValue_46" fromId="324" toId="46">
</dataflow>
<dataflow id="8323" from="icmp_ln91_2" to="StgValue_46" fromId="354" toId="46">
</dataflow>
<dataflow id="8324" from="and_ln91_2" to="StgValue_46" fromId="419" toId="46">
</dataflow>
<dataflow id="8325" from="select_ln75_4" to="StgValue_46" fromId="275" toId="46">
</dataflow>
<dataflow id="8326" from="icmp_ln73" to="StgValue_47" fromId="192" toId="47">
</dataflow>
<dataflow id="8327" from="and_ln91" to="StgValue_47" fromId="325" toId="47">
</dataflow>
<dataflow id="8328" from="select_ln75_2" to="StgValue_47" fromId="218" toId="47">
</dataflow>
<dataflow id="8329" from="and_ln91_1" to="StgValue_47" fromId="355" toId="47">
</dataflow>
<dataflow id="8330" from="icmp_ln91_1" to="StgValue_47" fromId="324" toId="47">
</dataflow>
<dataflow id="8331" from="icmp_ln91_2" to="StgValue_47" fromId="354" toId="47">
</dataflow>
<dataflow id="8332" from="and_ln91_2" to="StgValue_47" fromId="419" toId="47">
</dataflow>
<dataflow id="8333" from="select_ln75_4" to="StgValue_47" fromId="275" toId="47">
</dataflow>
<dataflow id="8334" from="and_ln91_3" to="StgValue_47" fromId="458" toId="47">
</dataflow>
<dataflow id="8335" from="icmp_ln73" to="StgValue_48" fromId="192" toId="48">
</dataflow>
<dataflow id="8336" from="select_ln75_2" to="StgValue_48" fromId="218" toId="48">
</dataflow>
<dataflow id="8337" from="and_ln91_1" to="StgValue_48" fromId="355" toId="48">
</dataflow>
<dataflow id="8338" from="icmp_ln91_1" to="StgValue_48" fromId="324" toId="48">
</dataflow>
<dataflow id="8339" from="icmp_ln91_2" to="StgValue_48" fromId="354" toId="48">
</dataflow>
<dataflow id="8340" from="and_ln91_2" to="StgValue_48" fromId="419" toId="48">
</dataflow>
<dataflow id="8341" from="select_ln75_4" to="StgValue_48" fromId="275" toId="48">
</dataflow>
<dataflow id="8342" from="and_ln91_3" to="StgValue_48" fromId="458" toId="48">
</dataflow>
<dataflow id="8343" from="and_ln91" to="StgValue_48" fromId="325" toId="48">
</dataflow>
<dataflow id="8344" from="icmp_ln73" to="StgValue_49" fromId="192" toId="49">
</dataflow>
<dataflow id="8345" from="and_ln91_1" to="StgValue_49" fromId="355" toId="49">
</dataflow>
<dataflow id="8346" from="icmp_ln91_1" to="StgValue_49" fromId="324" toId="49">
</dataflow>
<dataflow id="8347" from="icmp_ln91_2" to="StgValue_49" fromId="354" toId="49">
</dataflow>
<dataflow id="8348" from="and_ln91_2" to="StgValue_49" fromId="419" toId="49">
</dataflow>
<dataflow id="8349" from="select_ln75_4" to="StgValue_49" fromId="275" toId="49">
</dataflow>
<dataflow id="8350" from="and_ln91_3" to="StgValue_49" fromId="458" toId="49">
</dataflow>
<dataflow id="8351" from="and_ln91" to="StgValue_49" fromId="325" toId="49">
</dataflow>
<dataflow id="8352" from="select_ln75_2" to="StgValue_49" fromId="218" toId="49">
</dataflow>
<dataflow id="8353" from="icmp_ln73" to="StgValue_50" fromId="192" toId="50">
</dataflow>
<dataflow id="8354" from="icmp_ln91_1" to="StgValue_50" fromId="324" toId="50">
</dataflow>
<dataflow id="8355" from="icmp_ln91_2" to="StgValue_50" fromId="354" toId="50">
</dataflow>
<dataflow id="8356" from="and_ln91_2" to="StgValue_50" fromId="419" toId="50">
</dataflow>
<dataflow id="8357" from="select_ln75_4" to="StgValue_50" fromId="275" toId="50">
</dataflow>
<dataflow id="8358" from="and_ln91_3" to="StgValue_50" fromId="458" toId="50">
</dataflow>
<dataflow id="8359" from="and_ln91" to="StgValue_50" fromId="325" toId="50">
</dataflow>
<dataflow id="8360" from="select_ln75_2" to="StgValue_50" fromId="218" toId="50">
</dataflow>
<dataflow id="8361" from="and_ln91_1" to="StgValue_50" fromId="355" toId="50">
</dataflow>
<dataflow id="8362" from="icmp_ln73" to="StgValue_51" fromId="192" toId="51">
</dataflow>
<dataflow id="8363" from="icmp_ln91_2" to="StgValue_51" fromId="354" toId="51">
</dataflow>
<dataflow id="8364" from="and_ln91_2" to="StgValue_51" fromId="419" toId="51">
</dataflow>
<dataflow id="8365" from="select_ln75_4" to="StgValue_51" fromId="275" toId="51">
</dataflow>
<dataflow id="8366" from="and_ln91_3" to="StgValue_51" fromId="458" toId="51">
</dataflow>
<dataflow id="8367" from="and_ln91" to="StgValue_51" fromId="325" toId="51">
</dataflow>
<dataflow id="8368" from="select_ln75_2" to="StgValue_51" fromId="218" toId="51">
</dataflow>
<dataflow id="8369" from="and_ln91_1" to="StgValue_51" fromId="355" toId="51">
</dataflow>
<dataflow id="8370" from="icmp_ln91_1" to="StgValue_51" fromId="324" toId="51">
</dataflow>
<dataflow id="8371" from="icmp_ln73" to="StgValue_52" fromId="192" toId="52">
</dataflow>
<dataflow id="8372" from="icmp_ln91_2" to="StgValue_52" fromId="354" toId="52">
</dataflow>
<dataflow id="8373" from="and_ln91_2" to="StgValue_52" fromId="419" toId="52">
</dataflow>
<dataflow id="8374" from="select_ln75_4" to="StgValue_52" fromId="275" toId="52">
</dataflow>
<dataflow id="8375" from="and_ln91_3" to="StgValue_52" fromId="458" toId="52">
</dataflow>
<dataflow id="8376" from="and_ln91" to="StgValue_52" fromId="325" toId="52">
</dataflow>
<dataflow id="8377" from="select_ln75_2" to="StgValue_52" fromId="218" toId="52">
</dataflow>
<dataflow id="8378" from="and_ln91_1" to="StgValue_52" fromId="355" toId="52">
</dataflow>
<dataflow id="8379" from="icmp_ln91_1" to="StgValue_52" fromId="324" toId="52">
</dataflow>
<dataflow id="8380" from="icmp_ln73" to="StgValue_53" fromId="192" toId="53">
</dataflow>
<dataflow id="8381" from="and_ln91_2" to="StgValue_53" fromId="419" toId="53">
</dataflow>
<dataflow id="8382" from="select_ln75_4" to="StgValue_53" fromId="275" toId="53">
</dataflow>
<dataflow id="8383" from="and_ln91_3" to="StgValue_53" fromId="458" toId="53">
</dataflow>
<dataflow id="8384" from="and_ln91" to="StgValue_53" fromId="325" toId="53">
</dataflow>
<dataflow id="8385" from="select_ln75_2" to="StgValue_53" fromId="218" toId="53">
</dataflow>
<dataflow id="8386" from="and_ln91_1" to="StgValue_53" fromId="355" toId="53">
</dataflow>
<dataflow id="8387" from="icmp_ln91_1" to="StgValue_53" fromId="324" toId="53">
</dataflow>
<dataflow id="8388" from="icmp_ln91_2" to="StgValue_53" fromId="354" toId="53">
</dataflow>
<dataflow id="8389" from="icmp_ln73" to="StgValue_54" fromId="192" toId="54">
</dataflow>
<dataflow id="8390" from="select_ln75_4" to="StgValue_54" fromId="275" toId="54">
</dataflow>
<dataflow id="8391" from="and_ln91_3" to="StgValue_54" fromId="458" toId="54">
</dataflow>
<dataflow id="8392" from="and_ln91" to="StgValue_54" fromId="325" toId="54">
</dataflow>
<dataflow id="8393" from="select_ln75_2" to="StgValue_54" fromId="218" toId="54">
</dataflow>
<dataflow id="8394" from="and_ln91_1" to="StgValue_54" fromId="355" toId="54">
</dataflow>
<dataflow id="8395" from="icmp_ln91_1" to="StgValue_54" fromId="324" toId="54">
</dataflow>
<dataflow id="8396" from="icmp_ln91_2" to="StgValue_54" fromId="354" toId="54">
</dataflow>
<dataflow id="8397" from="and_ln91_2" to="StgValue_54" fromId="419" toId="54">
</dataflow>
<dataflow id="8398" from="icmp_ln73" to="StgValue_55" fromId="192" toId="55">
</dataflow>
<dataflow id="8399" from="and_ln91_3" to="StgValue_55" fromId="458" toId="55">
</dataflow>
<dataflow id="8400" from="and_ln91" to="StgValue_55" fromId="325" toId="55">
</dataflow>
<dataflow id="8401" from="select_ln75_2" to="StgValue_55" fromId="218" toId="55">
</dataflow>
<dataflow id="8402" from="and_ln91_1" to="StgValue_55" fromId="355" toId="55">
</dataflow>
<dataflow id="8403" from="icmp_ln91_1" to="StgValue_55" fromId="324" toId="55">
</dataflow>
<dataflow id="8404" from="icmp_ln91_2" to="StgValue_55" fromId="354" toId="55">
</dataflow>
<dataflow id="8405" from="and_ln91_2" to="StgValue_55" fromId="419" toId="55">
</dataflow>
<dataflow id="8406" from="select_ln75_4" to="StgValue_55" fromId="275" toId="55">
</dataflow>
<dataflow id="8407" from="icmp_ln73" to="StgValue_56" fromId="192" toId="56">
</dataflow>
<dataflow id="8408" from="and_ln91" to="StgValue_56" fromId="325" toId="56">
</dataflow>
<dataflow id="8409" from="select_ln75_2" to="StgValue_56" fromId="218" toId="56">
</dataflow>
<dataflow id="8410" from="and_ln91_1" to="StgValue_56" fromId="355" toId="56">
</dataflow>
<dataflow id="8411" from="icmp_ln91_1" to="StgValue_56" fromId="324" toId="56">
</dataflow>
<dataflow id="8412" from="icmp_ln91_2" to="StgValue_56" fromId="354" toId="56">
</dataflow>
<dataflow id="8413" from="and_ln91_2" to="StgValue_56" fromId="419" toId="56">
</dataflow>
<dataflow id="8414" from="select_ln75_4" to="StgValue_56" fromId="275" toId="56">
</dataflow>
<dataflow id="8415" from="and_ln91_3" to="StgValue_56" fromId="458" toId="56">
</dataflow>
<dataflow id="8416" from="icmp_ln73" to="StgValue_57" fromId="192" toId="57">
</dataflow>
<dataflow id="8417" from="select_ln75_2" to="StgValue_57" fromId="218" toId="57">
</dataflow>
<dataflow id="8418" from="and_ln91_1" to="StgValue_57" fromId="355" toId="57">
</dataflow>
<dataflow id="8419" from="icmp_ln91_1" to="StgValue_57" fromId="324" toId="57">
</dataflow>
<dataflow id="8420" from="icmp_ln91_2" to="StgValue_57" fromId="354" toId="57">
</dataflow>
<dataflow id="8421" from="and_ln91_2" to="StgValue_57" fromId="419" toId="57">
</dataflow>
<dataflow id="8422" from="select_ln75_4" to="StgValue_57" fromId="275" toId="57">
</dataflow>
<dataflow id="8423" from="and_ln91_3" to="StgValue_57" fromId="458" toId="57">
</dataflow>
<dataflow id="8424" from="and_ln91" to="StgValue_57" fromId="325" toId="57">
</dataflow>
<dataflow id="8425" from="icmp_ln73" to="StgValue_58" fromId="192" toId="58">
</dataflow>
<dataflow id="8426" from="and_ln91_1" to="StgValue_58" fromId="355" toId="58">
</dataflow>
<dataflow id="8427" from="icmp_ln91_1" to="StgValue_58" fromId="324" toId="58">
</dataflow>
<dataflow id="8428" from="icmp_ln91_2" to="StgValue_58" fromId="354" toId="58">
</dataflow>
<dataflow id="8429" from="and_ln91_2" to="StgValue_58" fromId="419" toId="58">
</dataflow>
<dataflow id="8430" from="select_ln75_4" to="StgValue_58" fromId="275" toId="58">
</dataflow>
<dataflow id="8431" from="and_ln91_3" to="StgValue_58" fromId="458" toId="58">
</dataflow>
<dataflow id="8432" from="and_ln91" to="StgValue_58" fromId="325" toId="58">
</dataflow>
<dataflow id="8433" from="select_ln75_2" to="StgValue_58" fromId="218" toId="58">
</dataflow>
<dataflow id="8434" from="icmp_ln73" to="StgValue_59" fromId="192" toId="59">
</dataflow>
<dataflow id="8435" from="icmp_ln91_1" to="StgValue_59" fromId="324" toId="59">
</dataflow>
<dataflow id="8436" from="icmp_ln91_2" to="StgValue_59" fromId="354" toId="59">
</dataflow>
<dataflow id="8437" from="and_ln91_2" to="StgValue_59" fromId="419" toId="59">
</dataflow>
<dataflow id="8438" from="select_ln75_4" to="StgValue_59" fromId="275" toId="59">
</dataflow>
<dataflow id="8439" from="and_ln91_3" to="StgValue_59" fromId="458" toId="59">
</dataflow>
<dataflow id="8440" from="and_ln91" to="StgValue_59" fromId="325" toId="59">
</dataflow>
<dataflow id="8441" from="select_ln75_2" to="StgValue_59" fromId="218" toId="59">
</dataflow>
<dataflow id="8442" from="and_ln91_1" to="StgValue_59" fromId="355" toId="59">
</dataflow>
<dataflow id="8443" from="icmp_ln73" to="StgValue_60" fromId="192" toId="60">
</dataflow>
<dataflow id="8444" from="icmp_ln91_2" to="StgValue_60" fromId="354" toId="60">
</dataflow>
<dataflow id="8445" from="and_ln91_2" to="StgValue_60" fromId="419" toId="60">
</dataflow>
<dataflow id="8446" from="select_ln75_4" to="StgValue_60" fromId="275" toId="60">
</dataflow>
<dataflow id="8447" from="and_ln91_3" to="StgValue_60" fromId="458" toId="60">
</dataflow>
<dataflow id="8448" from="and_ln91" to="StgValue_60" fromId="325" toId="60">
</dataflow>
<dataflow id="8449" from="select_ln75_2" to="StgValue_60" fromId="218" toId="60">
</dataflow>
<dataflow id="8450" from="and_ln91_1" to="StgValue_60" fromId="355" toId="60">
</dataflow>
<dataflow id="8451" from="icmp_ln91_1" to="StgValue_60" fromId="324" toId="60">
</dataflow>
<dataflow id="8452" from="icmp_ln73" to="StgValue_61" fromId="192" toId="61">
</dataflow>
<dataflow id="8453" from="icmp_ln91_2" to="StgValue_61" fromId="354" toId="61">
</dataflow>
<dataflow id="8454" from="and_ln91_2" to="StgValue_61" fromId="419" toId="61">
</dataflow>
<dataflow id="8455" from="select_ln75_4" to="StgValue_61" fromId="275" toId="61">
</dataflow>
<dataflow id="8456" from="and_ln91_3" to="StgValue_61" fromId="458" toId="61">
</dataflow>
<dataflow id="8457" from="and_ln91" to="StgValue_61" fromId="325" toId="61">
</dataflow>
<dataflow id="8458" from="select_ln75_2" to="StgValue_61" fromId="218" toId="61">
</dataflow>
<dataflow id="8459" from="and_ln91_1" to="StgValue_61" fromId="355" toId="61">
</dataflow>
<dataflow id="8460" from="icmp_ln91_1" to="StgValue_61" fromId="324" toId="61">
</dataflow>
<dataflow id="8461" from="icmp_ln73" to="StgValue_62" fromId="192" toId="62">
</dataflow>
<dataflow id="8462" from="and_ln91_2" to="StgValue_62" fromId="419" toId="62">
</dataflow>
<dataflow id="8463" from="select_ln75_4" to="StgValue_62" fromId="275" toId="62">
</dataflow>
<dataflow id="8464" from="and_ln91_3" to="StgValue_62" fromId="458" toId="62">
</dataflow>
<dataflow id="8465" from="and_ln91" to="StgValue_62" fromId="325" toId="62">
</dataflow>
<dataflow id="8466" from="select_ln75_2" to="StgValue_62" fromId="218" toId="62">
</dataflow>
<dataflow id="8467" from="and_ln91_1" to="StgValue_62" fromId="355" toId="62">
</dataflow>
<dataflow id="8468" from="icmp_ln91_1" to="StgValue_62" fromId="324" toId="62">
</dataflow>
<dataflow id="8469" from="icmp_ln91_2" to="StgValue_62" fromId="354" toId="62">
</dataflow>
<dataflow id="8470" from="icmp_ln73" to="StgValue_63" fromId="192" toId="63">
</dataflow>
<dataflow id="8471" from="select_ln75_4" to="StgValue_63" fromId="275" toId="63">
</dataflow>
<dataflow id="8472" from="and_ln91_3" to="StgValue_63" fromId="458" toId="63">
</dataflow>
<dataflow id="8473" from="and_ln91" to="StgValue_63" fromId="325" toId="63">
</dataflow>
<dataflow id="8474" from="select_ln75_2" to="StgValue_63" fromId="218" toId="63">
</dataflow>
<dataflow id="8475" from="and_ln91_1" to="StgValue_63" fromId="355" toId="63">
</dataflow>
<dataflow id="8476" from="icmp_ln91_1" to="StgValue_63" fromId="324" toId="63">
</dataflow>
<dataflow id="8477" from="icmp_ln91_2" to="StgValue_63" fromId="354" toId="63">
</dataflow>
<dataflow id="8478" from="and_ln91_2" to="StgValue_63" fromId="419" toId="63">
</dataflow>
<dataflow id="8479" from="icmp_ln73" to="StgValue_64" fromId="192" toId="64">
</dataflow>
<dataflow id="8480" from="and_ln91_3" to="StgValue_64" fromId="458" toId="64">
</dataflow>
<dataflow id="8481" from="and_ln91" to="StgValue_64" fromId="325" toId="64">
</dataflow>
<dataflow id="8482" from="select_ln75_2" to="StgValue_64" fromId="218" toId="64">
</dataflow>
<dataflow id="8483" from="and_ln91_1" to="StgValue_64" fromId="355" toId="64">
</dataflow>
<dataflow id="8484" from="icmp_ln91_1" to="StgValue_64" fromId="324" toId="64">
</dataflow>
<dataflow id="8485" from="icmp_ln91_2" to="StgValue_64" fromId="354" toId="64">
</dataflow>
<dataflow id="8486" from="and_ln91_2" to="StgValue_64" fromId="419" toId="64">
</dataflow>
<dataflow id="8487" from="select_ln75_4" to="StgValue_64" fromId="275" toId="64">
</dataflow>
<dataflow id="8488" from="icmp_ln73" to="StgValue_65" fromId="192" toId="65">
</dataflow>
<dataflow id="8489" from="and_ln91" to="StgValue_65" fromId="325" toId="65">
</dataflow>
<dataflow id="8490" from="select_ln75_2" to="StgValue_65" fromId="218" toId="65">
</dataflow>
<dataflow id="8491" from="and_ln91_1" to="StgValue_65" fromId="355" toId="65">
</dataflow>
<dataflow id="8492" from="icmp_ln91_1" to="StgValue_65" fromId="324" toId="65">
</dataflow>
<dataflow id="8493" from="icmp_ln91_2" to="StgValue_65" fromId="354" toId="65">
</dataflow>
<dataflow id="8494" from="and_ln91_2" to="StgValue_65" fromId="419" toId="65">
</dataflow>
<dataflow id="8495" from="select_ln75_4" to="StgValue_65" fromId="275" toId="65">
</dataflow>
<dataflow id="8496" from="and_ln91_3" to="StgValue_65" fromId="458" toId="65">
</dataflow>
<dataflow id="8497" from="icmp_ln73" to="StgValue_66" fromId="192" toId="66">
</dataflow>
<dataflow id="8498" from="select_ln75_2" to="StgValue_66" fromId="218" toId="66">
</dataflow>
<dataflow id="8499" from="and_ln91_1" to="StgValue_66" fromId="355" toId="66">
</dataflow>
<dataflow id="8500" from="icmp_ln91_1" to="StgValue_66" fromId="324" toId="66">
</dataflow>
<dataflow id="8501" from="icmp_ln91_2" to="StgValue_66" fromId="354" toId="66">
</dataflow>
<dataflow id="8502" from="and_ln91_2" to="StgValue_66" fromId="419" toId="66">
</dataflow>
<dataflow id="8503" from="select_ln75_4" to="StgValue_66" fromId="275" toId="66">
</dataflow>
<dataflow id="8504" from="and_ln91_3" to="StgValue_66" fromId="458" toId="66">
</dataflow>
<dataflow id="8505" from="and_ln91" to="StgValue_66" fromId="325" toId="66">
</dataflow>
<dataflow id="8506" from="icmp_ln73" to="StgValue_67" fromId="192" toId="67">
</dataflow>
<dataflow id="8507" from="and_ln91_1" to="StgValue_67" fromId="355" toId="67">
</dataflow>
<dataflow id="8508" from="icmp_ln91_1" to="StgValue_67" fromId="324" toId="67">
</dataflow>
<dataflow id="8509" from="icmp_ln91_2" to="StgValue_67" fromId="354" toId="67">
</dataflow>
<dataflow id="8510" from="and_ln91_2" to="StgValue_67" fromId="419" toId="67">
</dataflow>
<dataflow id="8511" from="select_ln75_4" to="StgValue_67" fromId="275" toId="67">
</dataflow>
<dataflow id="8512" from="and_ln91_3" to="StgValue_67" fromId="458" toId="67">
</dataflow>
<dataflow id="8513" from="and_ln91" to="StgValue_67" fromId="325" toId="67">
</dataflow>
<dataflow id="8514" from="select_ln75_2" to="StgValue_67" fromId="218" toId="67">
</dataflow>
<dataflow id="8515" from="icmp_ln73" to="StgValue_68" fromId="192" toId="68">
</dataflow>
<dataflow id="8516" from="icmp_ln91_1" to="StgValue_68" fromId="324" toId="68">
</dataflow>
<dataflow id="8517" from="icmp_ln91_2" to="StgValue_68" fromId="354" toId="68">
</dataflow>
<dataflow id="8518" from="and_ln91_2" to="StgValue_68" fromId="419" toId="68">
</dataflow>
<dataflow id="8519" from="select_ln75_4" to="StgValue_68" fromId="275" toId="68">
</dataflow>
<dataflow id="8520" from="and_ln91_3" to="StgValue_68" fromId="458" toId="68">
</dataflow>
<dataflow id="8521" from="and_ln91" to="StgValue_68" fromId="325" toId="68">
</dataflow>
<dataflow id="8522" from="select_ln75_2" to="StgValue_68" fromId="218" toId="68">
</dataflow>
<dataflow id="8523" from="and_ln91_1" to="StgValue_68" fromId="355" toId="68">
</dataflow>
<dataflow id="8524" from="icmp_ln73" to="StgValue_69" fromId="192" toId="69">
</dataflow>
<dataflow id="8525" from="icmp_ln91_2" to="StgValue_69" fromId="354" toId="69">
</dataflow>
<dataflow id="8526" from="and_ln91_2" to="StgValue_69" fromId="419" toId="69">
</dataflow>
<dataflow id="8527" from="select_ln75_4" to="StgValue_69" fromId="275" toId="69">
</dataflow>
<dataflow id="8528" from="and_ln91_3" to="StgValue_69" fromId="458" toId="69">
</dataflow>
<dataflow id="8529" from="and_ln91" to="StgValue_69" fromId="325" toId="69">
</dataflow>
<dataflow id="8530" from="select_ln75_2" to="StgValue_69" fromId="218" toId="69">
</dataflow>
<dataflow id="8531" from="and_ln91_1" to="StgValue_69" fromId="355" toId="69">
</dataflow>
<dataflow id="8532" from="icmp_ln91_1" to="StgValue_69" fromId="324" toId="69">
</dataflow>
<dataflow id="8533" from="icmp_ln73" to="StgValue_70" fromId="192" toId="70">
</dataflow>
<dataflow id="8534" from="icmp_ln91_2" to="StgValue_70" fromId="354" toId="70">
</dataflow>
<dataflow id="8535" from="and_ln91_2" to="StgValue_70" fromId="419" toId="70">
</dataflow>
<dataflow id="8536" from="select_ln75_4" to="StgValue_70" fromId="275" toId="70">
</dataflow>
<dataflow id="8537" from="and_ln91_3" to="StgValue_70" fromId="458" toId="70">
</dataflow>
<dataflow id="8538" from="and_ln91" to="StgValue_70" fromId="325" toId="70">
</dataflow>
<dataflow id="8539" from="select_ln75_2" to="StgValue_70" fromId="218" toId="70">
</dataflow>
<dataflow id="8540" from="and_ln91_1" to="StgValue_70" fromId="355" toId="70">
</dataflow>
<dataflow id="8541" from="icmp_ln91_1" to="StgValue_70" fromId="324" toId="70">
</dataflow>
<dataflow id="8542" from="icmp_ln73" to="StgValue_71" fromId="192" toId="71">
</dataflow>
<dataflow id="8543" from="and_ln91_2" to="StgValue_71" fromId="419" toId="71">
</dataflow>
<dataflow id="8544" from="select_ln75_4" to="StgValue_71" fromId="275" toId="71">
</dataflow>
<dataflow id="8545" from="and_ln91_3" to="StgValue_71" fromId="458" toId="71">
</dataflow>
<dataflow id="8546" from="and_ln91" to="StgValue_71" fromId="325" toId="71">
</dataflow>
<dataflow id="8547" from="select_ln75_2" to="StgValue_71" fromId="218" toId="71">
</dataflow>
<dataflow id="8548" from="and_ln91_1" to="StgValue_71" fromId="355" toId="71">
</dataflow>
<dataflow id="8549" from="icmp_ln91_1" to="StgValue_71" fromId="324" toId="71">
</dataflow>
<dataflow id="8550" from="icmp_ln91_2" to="StgValue_71" fromId="354" toId="71">
</dataflow>
<dataflow id="8551" from="icmp_ln73" to="StgValue_72" fromId="192" toId="72">
</dataflow>
<dataflow id="8552" from="select_ln75_4" to="StgValue_72" fromId="275" toId="72">
</dataflow>
<dataflow id="8553" from="and_ln91_3" to="StgValue_72" fromId="458" toId="72">
</dataflow>
<dataflow id="8554" from="and_ln91" to="StgValue_72" fromId="325" toId="72">
</dataflow>
<dataflow id="8555" from="select_ln75_2" to="StgValue_72" fromId="218" toId="72">
</dataflow>
<dataflow id="8556" from="and_ln91_1" to="StgValue_72" fromId="355" toId="72">
</dataflow>
<dataflow id="8557" from="icmp_ln91_1" to="StgValue_72" fromId="324" toId="72">
</dataflow>
<dataflow id="8558" from="icmp_ln91_2" to="StgValue_72" fromId="354" toId="72">
</dataflow>
<dataflow id="8559" from="and_ln91_2" to="StgValue_72" fromId="419" toId="72">
</dataflow>
<dataflow id="8560" from="icmp_ln73" to="StgValue_73" fromId="192" toId="73">
</dataflow>
<dataflow id="8561" from="and_ln91_3" to="StgValue_73" fromId="458" toId="73">
</dataflow>
<dataflow id="8562" from="and_ln91" to="StgValue_73" fromId="325" toId="73">
</dataflow>
<dataflow id="8563" from="select_ln75_2" to="StgValue_73" fromId="218" toId="73">
</dataflow>
<dataflow id="8564" from="and_ln91_1" to="StgValue_73" fromId="355" toId="73">
</dataflow>
<dataflow id="8565" from="icmp_ln91_1" to="StgValue_73" fromId="324" toId="73">
</dataflow>
<dataflow id="8566" from="icmp_ln91_2" to="StgValue_73" fromId="354" toId="73">
</dataflow>
<dataflow id="8567" from="and_ln91_2" to="StgValue_73" fromId="419" toId="73">
</dataflow>
<dataflow id="8568" from="select_ln75_4" to="StgValue_73" fromId="275" toId="73">
</dataflow>
<dataflow id="8569" from="icmp_ln73" to="StgValue_74" fromId="192" toId="74">
</dataflow>
<dataflow id="8570" from="and_ln91" to="StgValue_74" fromId="325" toId="74">
</dataflow>
<dataflow id="8571" from="select_ln75_2" to="StgValue_74" fromId="218" toId="74">
</dataflow>
<dataflow id="8572" from="and_ln91_1" to="StgValue_74" fromId="355" toId="74">
</dataflow>
<dataflow id="8573" from="icmp_ln91_1" to="StgValue_74" fromId="324" toId="74">
</dataflow>
<dataflow id="8574" from="icmp_ln91_2" to="StgValue_74" fromId="354" toId="74">
</dataflow>
<dataflow id="8575" from="and_ln91_2" to="StgValue_74" fromId="419" toId="74">
</dataflow>
<dataflow id="8576" from="select_ln75_4" to="StgValue_74" fromId="275" toId="74">
</dataflow>
<dataflow id="8577" from="and_ln91_3" to="StgValue_74" fromId="458" toId="74">
</dataflow>
<dataflow id="8578" from="icmp_ln73" to="StgValue_75" fromId="192" toId="75">
</dataflow>
<dataflow id="8579" from="select_ln75_2" to="StgValue_75" fromId="218" toId="75">
</dataflow>
<dataflow id="8580" from="and_ln91_1" to="StgValue_75" fromId="355" toId="75">
</dataflow>
<dataflow id="8581" from="icmp_ln91_1" to="StgValue_75" fromId="324" toId="75">
</dataflow>
<dataflow id="8582" from="icmp_ln91_2" to="StgValue_75" fromId="354" toId="75">
</dataflow>
<dataflow id="8583" from="and_ln91_2" to="StgValue_75" fromId="419" toId="75">
</dataflow>
<dataflow id="8584" from="select_ln75_4" to="StgValue_75" fromId="275" toId="75">
</dataflow>
<dataflow id="8585" from="and_ln91_3" to="StgValue_75" fromId="458" toId="75">
</dataflow>
<dataflow id="8586" from="and_ln91" to="StgValue_75" fromId="325" toId="75">
</dataflow>
<dataflow id="8587" from="icmp_ln73" to="StgValue_76" fromId="192" toId="76">
</dataflow>
<dataflow id="8588" from="and_ln91_1" to="StgValue_76" fromId="355" toId="76">
</dataflow>
<dataflow id="8589" from="icmp_ln91_1" to="StgValue_76" fromId="324" toId="76">
</dataflow>
<dataflow id="8590" from="icmp_ln91_2" to="StgValue_76" fromId="354" toId="76">
</dataflow>
<dataflow id="8591" from="and_ln91_2" to="StgValue_76" fromId="419" toId="76">
</dataflow>
<dataflow id="8592" from="select_ln75_4" to="StgValue_76" fromId="275" toId="76">
</dataflow>
<dataflow id="8593" from="and_ln91_3" to="StgValue_76" fromId="458" toId="76">
</dataflow>
<dataflow id="8594" from="and_ln91" to="StgValue_76" fromId="325" toId="76">
</dataflow>
<dataflow id="8595" from="select_ln75_2" to="StgValue_76" fromId="218" toId="76">
</dataflow>
<dataflow id="8596" from="icmp_ln73" to="StgValue_77" fromId="192" toId="77">
</dataflow>
<dataflow id="8597" from="icmp_ln91_1" to="StgValue_77" fromId="324" toId="77">
</dataflow>
<dataflow id="8598" from="icmp_ln91_2" to="StgValue_77" fromId="354" toId="77">
</dataflow>
<dataflow id="8599" from="and_ln91_2" to="StgValue_77" fromId="419" toId="77">
</dataflow>
<dataflow id="8600" from="select_ln75_4" to="StgValue_77" fromId="275" toId="77">
</dataflow>
<dataflow id="8601" from="and_ln91_3" to="StgValue_77" fromId="458" toId="77">
</dataflow>
<dataflow id="8602" from="and_ln91" to="StgValue_77" fromId="325" toId="77">
</dataflow>
<dataflow id="8603" from="select_ln75_2" to="StgValue_77" fromId="218" toId="77">
</dataflow>
<dataflow id="8604" from="and_ln91_1" to="StgValue_77" fromId="355" toId="77">
</dataflow>
<dataflow id="8605" from="icmp_ln73" to="StgValue_78" fromId="192" toId="78">
</dataflow>
<dataflow id="8606" from="icmp_ln91_2" to="StgValue_78" fromId="354" toId="78">
</dataflow>
<dataflow id="8607" from="and_ln91_2" to="StgValue_78" fromId="419" toId="78">
</dataflow>
<dataflow id="8608" from="select_ln75_4" to="StgValue_78" fromId="275" toId="78">
</dataflow>
<dataflow id="8609" from="and_ln91_3" to="StgValue_78" fromId="458" toId="78">
</dataflow>
<dataflow id="8610" from="and_ln91" to="StgValue_78" fromId="325" toId="78">
</dataflow>
<dataflow id="8611" from="select_ln75_2" to="StgValue_78" fromId="218" toId="78">
</dataflow>
<dataflow id="8612" from="and_ln91_1" to="StgValue_78" fromId="355" toId="78">
</dataflow>
<dataflow id="8613" from="icmp_ln91_1" to="StgValue_78" fromId="324" toId="78">
</dataflow>
<dataflow id="8614" from="icmp_ln73" to="StgValue_79" fromId="192" toId="79">
</dataflow>
<dataflow id="8615" from="icmp_ln91_2" to="StgValue_79" fromId="354" toId="79">
</dataflow>
<dataflow id="8616" from="and_ln91_2" to="StgValue_79" fromId="419" toId="79">
</dataflow>
<dataflow id="8617" from="select_ln75_4" to="StgValue_79" fromId="275" toId="79">
</dataflow>
<dataflow id="8618" from="and_ln91_3" to="StgValue_79" fromId="458" toId="79">
</dataflow>
<dataflow id="8619" from="and_ln91" to="StgValue_79" fromId="325" toId="79">
</dataflow>
<dataflow id="8620" from="select_ln75_2" to="StgValue_79" fromId="218" toId="79">
</dataflow>
<dataflow id="8621" from="and_ln91_1" to="StgValue_79" fromId="355" toId="79">
</dataflow>
<dataflow id="8622" from="icmp_ln91_1" to="StgValue_79" fromId="324" toId="79">
</dataflow>
<dataflow id="8623" from="icmp_ln73" to="StgValue_80" fromId="192" toId="80">
</dataflow>
<dataflow id="8624" from="and_ln91_2" to="StgValue_80" fromId="419" toId="80">
</dataflow>
<dataflow id="8625" from="select_ln75_4" to="StgValue_80" fromId="275" toId="80">
</dataflow>
<dataflow id="8626" from="and_ln91_3" to="StgValue_80" fromId="458" toId="80">
</dataflow>
<dataflow id="8627" from="and_ln91" to="StgValue_80" fromId="325" toId="80">
</dataflow>
<dataflow id="8628" from="select_ln75_2" to="StgValue_80" fromId="218" toId="80">
</dataflow>
<dataflow id="8629" from="and_ln91_1" to="StgValue_80" fromId="355" toId="80">
</dataflow>
<dataflow id="8630" from="icmp_ln91_1" to="StgValue_80" fromId="324" toId="80">
</dataflow>
<dataflow id="8631" from="icmp_ln91_2" to="StgValue_80" fromId="354" toId="80">
</dataflow>
<dataflow id="8632" from="icmp_ln73" to="StgValue_81" fromId="192" toId="81">
</dataflow>
<dataflow id="8633" from="select_ln75_4" to="StgValue_81" fromId="275" toId="81">
</dataflow>
<dataflow id="8634" from="and_ln91_3" to="StgValue_81" fromId="458" toId="81">
</dataflow>
<dataflow id="8635" from="and_ln91" to="StgValue_81" fromId="325" toId="81">
</dataflow>
<dataflow id="8636" from="select_ln75_2" to="StgValue_81" fromId="218" toId="81">
</dataflow>
<dataflow id="8637" from="and_ln91_1" to="StgValue_81" fromId="355" toId="81">
</dataflow>
<dataflow id="8638" from="icmp_ln91_1" to="StgValue_81" fromId="324" toId="81">
</dataflow>
<dataflow id="8639" from="icmp_ln91_2" to="StgValue_81" fromId="354" toId="81">
</dataflow>
<dataflow id="8640" from="and_ln91_2" to="StgValue_81" fromId="419" toId="81">
</dataflow>
<dataflow id="8641" from="icmp_ln73" to="StgValue_82" fromId="192" toId="82">
</dataflow>
<dataflow id="8642" from="and_ln91_3" to="StgValue_82" fromId="458" toId="82">
</dataflow>
<dataflow id="8643" from="and_ln91" to="StgValue_82" fromId="325" toId="82">
</dataflow>
<dataflow id="8644" from="select_ln75_2" to="StgValue_82" fromId="218" toId="82">
</dataflow>
<dataflow id="8645" from="and_ln91_1" to="StgValue_82" fromId="355" toId="82">
</dataflow>
<dataflow id="8646" from="icmp_ln91_1" to="StgValue_82" fromId="324" toId="82">
</dataflow>
<dataflow id="8647" from="icmp_ln91_2" to="StgValue_82" fromId="354" toId="82">
</dataflow>
<dataflow id="8648" from="and_ln91_2" to="StgValue_82" fromId="419" toId="82">
</dataflow>
<dataflow id="8649" from="select_ln75_4" to="StgValue_82" fromId="275" toId="82">
</dataflow>
<dataflow id="8650" from="icmp_ln73" to="StgValue_83" fromId="192" toId="83">
</dataflow>
<dataflow id="8651" from="and_ln91" to="StgValue_83" fromId="325" toId="83">
</dataflow>
<dataflow id="8652" from="select_ln75_2" to="StgValue_83" fromId="218" toId="83">
</dataflow>
<dataflow id="8653" from="and_ln91_1" to="StgValue_83" fromId="355" toId="83">
</dataflow>
<dataflow id="8654" from="icmp_ln91_1" to="StgValue_83" fromId="324" toId="83">
</dataflow>
<dataflow id="8655" from="icmp_ln91_2" to="StgValue_83" fromId="354" toId="83">
</dataflow>
<dataflow id="8656" from="and_ln91_2" to="StgValue_83" fromId="419" toId="83">
</dataflow>
<dataflow id="8657" from="select_ln75_4" to="StgValue_83" fromId="275" toId="83">
</dataflow>
<dataflow id="8658" from="and_ln91_3" to="StgValue_83" fromId="458" toId="83">
</dataflow>
<dataflow id="8659" from="icmp_ln73" to="StgValue_84" fromId="192" toId="84">
</dataflow>
<dataflow id="8660" from="select_ln75_2" to="StgValue_84" fromId="218" toId="84">
</dataflow>
<dataflow id="8661" from="and_ln91_1" to="StgValue_84" fromId="355" toId="84">
</dataflow>
<dataflow id="8662" from="icmp_ln91_1" to="StgValue_84" fromId="324" toId="84">
</dataflow>
<dataflow id="8663" from="icmp_ln91_2" to="StgValue_84" fromId="354" toId="84">
</dataflow>
<dataflow id="8664" from="and_ln91_2" to="StgValue_84" fromId="419" toId="84">
</dataflow>
<dataflow id="8665" from="select_ln75_4" to="StgValue_84" fromId="275" toId="84">
</dataflow>
<dataflow id="8666" from="and_ln91_3" to="StgValue_84" fromId="458" toId="84">
</dataflow>
<dataflow id="8667" from="icmp_ln73" to="StgValue_85" fromId="192" toId="85">
</dataflow>
<dataflow id="8668" from="and_ln91_1" to="StgValue_85" fromId="355" toId="85">
</dataflow>
<dataflow id="8669" from="icmp_ln91_1" to="StgValue_85" fromId="324" toId="85">
</dataflow>
<dataflow id="8670" from="icmp_ln91_2" to="StgValue_85" fromId="354" toId="85">
</dataflow>
<dataflow id="8671" from="and_ln91_2" to="StgValue_85" fromId="419" toId="85">
</dataflow>
<dataflow id="8672" from="select_ln75_4" to="StgValue_85" fromId="275" toId="85">
</dataflow>
<dataflow id="8673" from="and_ln91_3" to="StgValue_85" fromId="458" toId="85">
</dataflow>
<dataflow id="8674" from="icmp_ln73" to="StgValue_86" fromId="192" toId="86">
</dataflow>
<dataflow id="8675" from="icmp_ln91_1" to="StgValue_86" fromId="324" toId="86">
</dataflow>
<dataflow id="8676" from="icmp_ln91_2" to="StgValue_86" fromId="354" toId="86">
</dataflow>
<dataflow id="8677" from="and_ln91_2" to="StgValue_86" fromId="419" toId="86">
</dataflow>
<dataflow id="8678" from="select_ln75_4" to="StgValue_86" fromId="275" toId="86">
</dataflow>
<dataflow id="8679" from="and_ln91_3" to="StgValue_86" fromId="458" toId="86">
</dataflow>
<dataflow id="8680" from="icmp_ln73" to="StgValue_87" fromId="192" toId="87">
</dataflow>
<dataflow id="8681" from="icmp_ln91_2" to="StgValue_87" fromId="354" toId="87">
</dataflow>
<dataflow id="8682" from="and_ln91_2" to="StgValue_87" fromId="419" toId="87">
</dataflow>
<dataflow id="8683" from="select_ln75_4" to="StgValue_87" fromId="275" toId="87">
</dataflow>
<dataflow id="8684" from="and_ln91_3" to="StgValue_87" fromId="458" toId="87">
</dataflow>
<dataflow id="8685" from="icmp_ln73" to="StgValue_88" fromId="192" toId="88">
</dataflow>
<dataflow id="8686" from="icmp_ln91_2" to="StgValue_88" fromId="354" toId="88">
</dataflow>
<dataflow id="8687" from="and_ln91_2" to="StgValue_88" fromId="419" toId="88">
</dataflow>
<dataflow id="8688" from="select_ln75_4" to="StgValue_88" fromId="275" toId="88">
</dataflow>
<dataflow id="8689" from="and_ln91_3" to="StgValue_88" fromId="458" toId="88">
</dataflow>
<dataflow id="8690" from="icmp_ln73" to="StgValue_89" fromId="192" toId="89">
</dataflow>
<dataflow id="8691" from="and_ln91_2" to="StgValue_89" fromId="419" toId="89">
</dataflow>
<dataflow id="8692" from="select_ln75_4" to="StgValue_89" fromId="275" toId="89">
</dataflow>
<dataflow id="8693" from="and_ln91_3" to="StgValue_89" fromId="458" toId="89">
</dataflow>
<dataflow id="8694" from="icmp_ln73" to="StgValue_90" fromId="192" toId="90">
</dataflow>
<dataflow id="8695" from="and_ln91_3" to="StgValue_90" fromId="458" toId="90">
</dataflow>
<dataflow id="8696" from="icmp_ln73" to="StgValue_91" fromId="192" toId="91">
</dataflow>
<dataflow id="8697" from="select_ln75_4" to="StgValue_91" fromId="275" toId="91">
</dataflow>
<dataflow id="8698" from="icmp_ln73" to="StgValue_92" fromId="192" toId="92">
</dataflow>
<dataflow id="8699" from="and_ln91_3" to="StgValue_92" fromId="458" toId="92">
</dataflow>
<dataflow id="8700" from="icmp_ln73" to="StgValue_93" fromId="192" toId="93">
</dataflow>
<dataflow id="8701" from="icmp_ln73" to="StgValue_94" fromId="192" toId="94">
</dataflow>
<dataflow id="8702" from="icmp_ln73" to="StgValue_95" fromId="192" toId="95">
</dataflow>
<dataflow id="8703" from="icmp_ln73" to="StgValue_96" fromId="192" toId="96">
</dataflow>
<dataflow id="8704" from="icmp_ln73" to="StgValue_97" fromId="192" toId="97">
</dataflow>
<dataflow id="8705" from="icmp_ln73" to="StgValue_98" fromId="192" toId="98">
</dataflow>
<dataflow id="8706" from="icmp_ln73" to="StgValue_99" fromId="192" toId="99">
</dataflow>
<dataflow id="8707" from="icmp_ln64" to="StgValue_10" fromId="121" toId="10">
</dataflow>
<dataflow id="8708" from="icmp_ln64" to="StgValue_11" fromId="121" toId="11">
</dataflow>
<dataflow id="8709" from="icmp_ln64" to="StgValue_12" fromId="121" toId="12">
</dataflow>
<dataflow id="8710" from="icmp_ln64" to="StgValue_13" fromId="121" toId="13">
</dataflow>
<dataflow id="8711" from="icmp_ln64" to="StgValue_14" fromId="121" toId="14">
</dataflow>
<dataflow id="8712" from="icmp_ln64" to="StgValue_15" fromId="121" toId="15">
</dataflow>
<dataflow id="8713" from="icmp_ln64" to="StgValue_16" fromId="121" toId="16">
</dataflow>
<dataflow id="8714" from="icmp_ln64" to="StgValue_17" fromId="121" toId="17">
</dataflow>
<dataflow id="8715" from="icmp_ln64" to="StgValue_18" fromId="121" toId="18">
</dataflow>
<dataflow id="8716" from="icmp_ln64" to="StgValue_19" fromId="121" toId="19">
</dataflow>
<dataflow id="8717" from="icmp_ln64" to="StgValue_20" fromId="121" toId="20">
</dataflow>
<dataflow id="8718" from="icmp_ln64" to="StgValue_21" fromId="121" toId="21">
</dataflow>
<dataflow id="8719" from="icmp_ln64" to="StgValue_22" fromId="121" toId="22">
</dataflow>
<dataflow id="8720" from="icmp_ln64" to="StgValue_23" fromId="121" toId="23">
</dataflow>
<dataflow id="8721" from="icmp_ln64" to="StgValue_24" fromId="121" toId="24">
</dataflow>
<dataflow id="8722" from="icmp_ln64" to="StgValue_25" fromId="121" toId="25">
</dataflow>
<dataflow id="8723" from="icmp_ln64" to="StgValue_26" fromId="121" toId="26">
</dataflow>
<dataflow id="8724" from="icmp_ln64" to="StgValue_27" fromId="121" toId="27">
</dataflow>
<dataflow id="8725" from="icmp_ln64" to="StgValue_28" fromId="121" toId="28">
</dataflow>
<dataflow id="8726" from="icmp_ln64" to="StgValue_29" fromId="121" toId="29">
</dataflow>
<dataflow id="8727" from="icmp_ln64" to="StgValue_30" fromId="121" toId="30">
</dataflow>
<dataflow id="8728" from="icmp_ln64" to="StgValue_31" fromId="121" toId="31">
</dataflow>
<dataflow id="8729" from="icmp_ln64" to="StgValue_32" fromId="121" toId="32">
</dataflow>
<dataflow id="8730" from="icmp_ln64" to="StgValue_33" fromId="121" toId="33">
</dataflow>
<dataflow id="8731" from="icmp_ln64" to="StgValue_34" fromId="121" toId="34">
</dataflow>
<dataflow id="8732" from="icmp_ln64" to="StgValue_35" fromId="121" toId="35">
</dataflow>
<dataflow id="8733" from="icmp_ln64" to="StgValue_36" fromId="121" toId="36">
</dataflow>
<dataflow id="8734" from="icmp_ln64" to="StgValue_37" fromId="121" toId="37">
</dataflow>
<dataflow id="8735" from="icmp_ln64" to="StgValue_38" fromId="121" toId="38">
</dataflow>
<dataflow id="8736" from="icmp_ln64" to="StgValue_39" fromId="121" toId="39">
</dataflow>
<dataflow id="8737" from="icmp_ln64" to="StgValue_40" fromId="121" toId="40">
</dataflow>
<dataflow id="8738" from="icmp_ln64" to="StgValue_41" fromId="121" toId="41">
</dataflow>
<dataflow id="8739" from="icmp_ln64" to="StgValue_42" fromId="121" toId="42">
</dataflow>
<dataflow id="8740" from="icmp_ln64" to="StgValue_43" fromId="121" toId="43">
</dataflow>
<dataflow id="8741" from="icmp_ln64" to="StgValue_44" fromId="121" toId="44">
</dataflow>
<dataflow id="8742" from="icmp_ln64" to="StgValue_45" fromId="121" toId="45">
</dataflow>
<dataflow id="8743" from="icmp_ln64" to="StgValue_46" fromId="121" toId="46">
</dataflow>
<dataflow id="8744" from="icmp_ln64" to="StgValue_47" fromId="121" toId="47">
</dataflow>
<dataflow id="8745" from="icmp_ln64" to="StgValue_48" fromId="121" toId="48">
</dataflow>
<dataflow id="8746" from="icmp_ln64" to="StgValue_49" fromId="121" toId="49">
</dataflow>
<dataflow id="8747" from="icmp_ln64" to="StgValue_50" fromId="121" toId="50">
</dataflow>
<dataflow id="8748" from="icmp_ln64" to="StgValue_51" fromId="121" toId="51">
</dataflow>
<dataflow id="8749" from="icmp_ln64" to="StgValue_52" fromId="121" toId="52">
</dataflow>
<dataflow id="8750" from="icmp_ln64" to="StgValue_53" fromId="121" toId="53">
</dataflow>
<dataflow id="8751" from="icmp_ln64" to="StgValue_54" fromId="121" toId="54">
</dataflow>
<dataflow id="8752" from="icmp_ln64" to="StgValue_55" fromId="121" toId="55">
</dataflow>
<dataflow id="8753" from="icmp_ln64" to="StgValue_56" fromId="121" toId="56">
</dataflow>
<dataflow id="8754" from="icmp_ln64" to="StgValue_57" fromId="121" toId="57">
</dataflow>
<dataflow id="8755" from="icmp_ln64" to="StgValue_58" fromId="121" toId="58">
</dataflow>
<dataflow id="8756" from="icmp_ln64" to="StgValue_59" fromId="121" toId="59">
</dataflow>
<dataflow id="8757" from="icmp_ln64" to="StgValue_60" fromId="121" toId="60">
</dataflow>
<dataflow id="8758" from="icmp_ln64" to="StgValue_61" fromId="121" toId="61">
</dataflow>
<dataflow id="8759" from="icmp_ln64" to="StgValue_62" fromId="121" toId="62">
</dataflow>
<dataflow id="8760" from="icmp_ln64" to="StgValue_63" fromId="121" toId="63">
</dataflow>
<dataflow id="8761" from="icmp_ln64" to="StgValue_64" fromId="121" toId="64">
</dataflow>
<dataflow id="8762" from="icmp_ln64" to="StgValue_65" fromId="121" toId="65">
</dataflow>
<dataflow id="8763" from="icmp_ln64" to="StgValue_66" fromId="121" toId="66">
</dataflow>
<dataflow id="8764" from="icmp_ln64" to="StgValue_67" fromId="121" toId="67">
</dataflow>
<dataflow id="8765" from="icmp_ln64" to="StgValue_68" fromId="121" toId="68">
</dataflow>
<dataflow id="8766" from="icmp_ln64" to="StgValue_69" fromId="121" toId="69">
</dataflow>
<dataflow id="8767" from="icmp_ln64" to="StgValue_70" fromId="121" toId="70">
</dataflow>
<dataflow id="8768" from="icmp_ln64" to="StgValue_71" fromId="121" toId="71">
</dataflow>
<dataflow id="8769" from="icmp_ln64" to="StgValue_72" fromId="121" toId="72">
</dataflow>
<dataflow id="8770" from="icmp_ln64" to="StgValue_73" fromId="121" toId="73">
</dataflow>
<dataflow id="8771" from="icmp_ln64" to="StgValue_74" fromId="121" toId="74">
</dataflow>
<dataflow id="8772" from="icmp_ln64" to="StgValue_75" fromId="121" toId="75">
</dataflow>
<dataflow id="8773" from="icmp_ln64" to="StgValue_76" fromId="121" toId="76">
</dataflow>
<dataflow id="8774" from="icmp_ln64" to="StgValue_77" fromId="121" toId="77">
</dataflow>
<dataflow id="8775" from="icmp_ln64" to="StgValue_78" fromId="121" toId="78">
</dataflow>
<dataflow id="8776" from="icmp_ln64" to="StgValue_79" fromId="121" toId="79">
</dataflow>
<dataflow id="8777" from="icmp_ln64" to="StgValue_80" fromId="121" toId="80">
</dataflow>
<dataflow id="8778" from="icmp_ln64" to="StgValue_81" fromId="121" toId="81">
</dataflow>
<dataflow id="8779" from="icmp_ln64" to="StgValue_82" fromId="121" toId="82">
</dataflow>
<dataflow id="8780" from="icmp_ln64" to="StgValue_83" fromId="121" toId="83">
</dataflow>
<dataflow id="8781" from="icmp_ln64" to="StgValue_84" fromId="121" toId="84">
</dataflow>
<dataflow id="8782" from="icmp_ln64" to="StgValue_85" fromId="121" toId="85">
</dataflow>
<dataflow id="8783" from="icmp_ln64" to="StgValue_86" fromId="121" toId="86">
</dataflow>
<dataflow id="8784" from="icmp_ln64" to="StgValue_87" fromId="121" toId="87">
</dataflow>
<dataflow id="8785" from="icmp_ln64" to="StgValue_88" fromId="121" toId="88">
</dataflow>
<dataflow id="8786" from="icmp_ln64" to="StgValue_89" fromId="121" toId="89">
</dataflow>
<dataflow id="8787" from="icmp_ln64" to="StgValue_90" fromId="121" toId="90">
</dataflow>
<dataflow id="8788" from="icmp_ln64" to="StgValue_91" fromId="121" toId="91">
</dataflow>
<dataflow id="8789" from="icmp_ln64" to="StgValue_92" fromId="121" toId="92">
</dataflow>
<dataflow id="8790" from="icmp_ln64" to="StgValue_93" fromId="121" toId="93">
</dataflow>
<dataflow id="8791" from="icmp_ln64" to="StgValue_94" fromId="121" toId="94">
</dataflow>
<dataflow id="8792" from="icmp_ln64" to="StgValue_95" fromId="121" toId="95">
</dataflow>
<dataflow id="8793" from="icmp_ln64" to="StgValue_96" fromId="121" toId="96">
</dataflow>
<dataflow id="8794" from="icmp_ln64" to="StgValue_97" fromId="121" toId="97">
</dataflow>
<dataflow id="8795" from="icmp_ln64" to="StgValue_98" fromId="121" toId="98">
</dataflow>
<dataflow id="8796" from="icmp_ln64" to="StgValue_99" fromId="121" toId="99">
</dataflow>
<dataflow id="8797" from="and_ln91" to="StgValue_84" fromId="325" toId="84">
</dataflow>
<dataflow id="8798" from="and_ln91" to="StgValue_85" fromId="325" toId="85">
</dataflow>
<dataflow id="8799" from="and_ln91" to="StgValue_86" fromId="325" toId="86">
</dataflow>
<dataflow id="8800" from="and_ln91" to="StgValue_87" fromId="325" toId="87">
</dataflow>
<dataflow id="8801" from="and_ln91" to="StgValue_88" fromId="325" toId="88">
</dataflow>
<dataflow id="8802" from="and_ln91" to="StgValue_89" fromId="325" toId="89">
</dataflow>
<dataflow id="8803" from="and_ln91" to="StgValue_90" fromId="325" toId="90">
</dataflow>
<dataflow id="8804" from="and_ln91" to="StgValue_91" fromId="325" toId="91">
</dataflow>
<dataflow id="8805" from="and_ln91" to="StgValue_92" fromId="325" toId="92">
</dataflow>
<dataflow id="8806" from="and_ln91" to="StgValue_93" fromId="325" toId="93">
</dataflow>
<dataflow id="8807" from="and_ln91" to="StgValue_94" fromId="325" toId="94">
</dataflow>
<dataflow id="8808" from="and_ln91" to="StgValue_95" fromId="325" toId="95">
</dataflow>
<dataflow id="8809" from="and_ln91" to="StgValue_96" fromId="325" toId="96">
</dataflow>
<dataflow id="8810" from="and_ln91" to="StgValue_97" fromId="325" toId="97">
</dataflow>
<dataflow id="8811" from="and_ln91" to="StgValue_98" fromId="325" toId="98">
</dataflow>
<dataflow id="8812" from="and_ln91" to="StgValue_99" fromId="325" toId="99">
</dataflow>
<dataflow id="8813" from="select_ln75_2" to="StgValue_85" fromId="218" toId="85">
</dataflow>
<dataflow id="8814" from="select_ln75_2" to="StgValue_86" fromId="218" toId="86">
</dataflow>
<dataflow id="8815" from="select_ln75_2" to="StgValue_87" fromId="218" toId="87">
</dataflow>
<dataflow id="8816" from="select_ln75_2" to="StgValue_88" fromId="218" toId="88">
</dataflow>
<dataflow id="8817" from="select_ln75_2" to="StgValue_89" fromId="218" toId="89">
</dataflow>
<dataflow id="8818" from="select_ln75_2" to="StgValue_90" fromId="218" toId="90">
</dataflow>
<dataflow id="8819" from="select_ln75_2" to="StgValue_91" fromId="218" toId="91">
</dataflow>
<dataflow id="8820" from="select_ln75_2" to="StgValue_92" fromId="218" toId="92">
</dataflow>
<dataflow id="8821" from="select_ln75_2" to="StgValue_93" fromId="218" toId="93">
</dataflow>
<dataflow id="8822" from="select_ln75_2" to="StgValue_94" fromId="218" toId="94">
</dataflow>
<dataflow id="8823" from="select_ln75_2" to="StgValue_95" fromId="218" toId="95">
</dataflow>
<dataflow id="8824" from="select_ln75_2" to="StgValue_96" fromId="218" toId="96">
</dataflow>
<dataflow id="8825" from="select_ln75_2" to="StgValue_97" fromId="218" toId="97">
</dataflow>
<dataflow id="8826" from="select_ln75_2" to="StgValue_98" fromId="218" toId="98">
</dataflow>
<dataflow id="8827" from="select_ln75_2" to="StgValue_99" fromId="218" toId="99">
</dataflow>
<dataflow id="8828" from="and_ln91_1" to="StgValue_86" fromId="355" toId="86">
</dataflow>
<dataflow id="8829" from="and_ln91_1" to="StgValue_87" fromId="355" toId="87">
</dataflow>
<dataflow id="8830" from="and_ln91_1" to="StgValue_88" fromId="355" toId="88">
</dataflow>
<dataflow id="8831" from="and_ln91_1" to="StgValue_89" fromId="355" toId="89">
</dataflow>
<dataflow id="8832" from="and_ln91_1" to="StgValue_90" fromId="355" toId="90">
</dataflow>
<dataflow id="8833" from="and_ln91_1" to="StgValue_91" fromId="355" toId="91">
</dataflow>
<dataflow id="8834" from="and_ln91_1" to="StgValue_92" fromId="355" toId="92">
</dataflow>
<dataflow id="8835" from="and_ln91_1" to="StgValue_93" fromId="355" toId="93">
</dataflow>
<dataflow id="8836" from="and_ln91_1" to="StgValue_94" fromId="355" toId="94">
</dataflow>
<dataflow id="8837" from="and_ln91_1" to="StgValue_95" fromId="355" toId="95">
</dataflow>
<dataflow id="8838" from="and_ln91_1" to="StgValue_96" fromId="355" toId="96">
</dataflow>
<dataflow id="8839" from="and_ln91_1" to="StgValue_97" fromId="355" toId="97">
</dataflow>
<dataflow id="8840" from="and_ln91_1" to="StgValue_98" fromId="355" toId="98">
</dataflow>
<dataflow id="8841" from="and_ln91_1" to="StgValue_99" fromId="355" toId="99">
</dataflow>
<dataflow id="8842" from="icmp_ln91_1" to="StgValue_87" fromId="324" toId="87">
</dataflow>
<dataflow id="8843" from="icmp_ln91_1" to="StgValue_88" fromId="324" toId="88">
</dataflow>
<dataflow id="8844" from="icmp_ln91_1" to="StgValue_89" fromId="324" toId="89">
</dataflow>
<dataflow id="8845" from="icmp_ln91_1" to="StgValue_90" fromId="324" toId="90">
</dataflow>
<dataflow id="8846" from="icmp_ln91_1" to="StgValue_91" fromId="324" toId="91">
</dataflow>
<dataflow id="8847" from="icmp_ln91_1" to="StgValue_92" fromId="324" toId="92">
</dataflow>
<dataflow id="8848" from="icmp_ln91_1" to="StgValue_93" fromId="324" toId="93">
</dataflow>
<dataflow id="8849" from="icmp_ln91_1" to="StgValue_94" fromId="324" toId="94">
</dataflow>
<dataflow id="8850" from="icmp_ln91_1" to="StgValue_95" fromId="324" toId="95">
</dataflow>
<dataflow id="8851" from="icmp_ln91_1" to="StgValue_96" fromId="324" toId="96">
</dataflow>
<dataflow id="8852" from="icmp_ln91_1" to="StgValue_97" fromId="324" toId="97">
</dataflow>
<dataflow id="8853" from="icmp_ln91_1" to="StgValue_98" fromId="324" toId="98">
</dataflow>
<dataflow id="8854" from="icmp_ln91_1" to="StgValue_99" fromId="324" toId="99">
</dataflow>
<dataflow id="8855" from="icmp_ln91_2" to="StgValue_89" fromId="354" toId="89">
</dataflow>
<dataflow id="8856" from="icmp_ln91_2" to="StgValue_90" fromId="354" toId="90">
</dataflow>
<dataflow id="8857" from="icmp_ln91_2" to="StgValue_91" fromId="354" toId="91">
</dataflow>
<dataflow id="8858" from="icmp_ln91_2" to="StgValue_92" fromId="354" toId="92">
</dataflow>
<dataflow id="8859" from="icmp_ln91_2" to="StgValue_93" fromId="354" toId="93">
</dataflow>
<dataflow id="8860" from="icmp_ln91_2" to="StgValue_94" fromId="354" toId="94">
</dataflow>
<dataflow id="8861" from="icmp_ln91_2" to="StgValue_95" fromId="354" toId="95">
</dataflow>
<dataflow id="8862" from="icmp_ln91_2" to="StgValue_96" fromId="354" toId="96">
</dataflow>
<dataflow id="8863" from="icmp_ln91_2" to="StgValue_97" fromId="354" toId="97">
</dataflow>
<dataflow id="8864" from="icmp_ln91_2" to="StgValue_98" fromId="354" toId="98">
</dataflow>
<dataflow id="8865" from="icmp_ln91_2" to="StgValue_99" fromId="354" toId="99">
</dataflow>
<dataflow id="8866" from="and_ln91_2" to="StgValue_90" fromId="419" toId="90">
</dataflow>
<dataflow id="8867" from="and_ln91_2" to="StgValue_91" fromId="419" toId="91">
</dataflow>
<dataflow id="8868" from="and_ln91_2" to="StgValue_92" fromId="419" toId="92">
</dataflow>
<dataflow id="8869" from="and_ln91_2" to="StgValue_93" fromId="419" toId="93">
</dataflow>
<dataflow id="8870" from="and_ln91_2" to="StgValue_94" fromId="419" toId="94">
</dataflow>
<dataflow id="8871" from="and_ln91_2" to="StgValue_95" fromId="419" toId="95">
</dataflow>
<dataflow id="8872" from="and_ln91_2" to="StgValue_96" fromId="419" toId="96">
</dataflow>
<dataflow id="8873" from="and_ln91_2" to="StgValue_97" fromId="419" toId="97">
</dataflow>
<dataflow id="8874" from="and_ln91_2" to="StgValue_98" fromId="419" toId="98">
</dataflow>
<dataflow id="8875" from="and_ln91_2" to="StgValue_99" fromId="419" toId="99">
</dataflow>
<dataflow id="8876" from="select_ln75_4" to="StgValue_90" fromId="275" toId="90">
</dataflow>
<dataflow id="8877" from="select_ln75_4" to="StgValue_92" fromId="275" toId="92">
</dataflow>
<dataflow id="8878" from="select_ln75_4" to="StgValue_93" fromId="275" toId="93">
</dataflow>
<dataflow id="8879" from="select_ln75_4" to="StgValue_94" fromId="275" toId="94">
</dataflow>
<dataflow id="8880" from="select_ln75_4" to="StgValue_95" fromId="275" toId="95">
</dataflow>
<dataflow id="8881" from="select_ln75_4" to="StgValue_96" fromId="275" toId="96">
</dataflow>
<dataflow id="8882" from="select_ln75_4" to="StgValue_97" fromId="275" toId="97">
</dataflow>
<dataflow id="8883" from="select_ln75_4" to="StgValue_98" fromId="275" toId="98">
</dataflow>
<dataflow id="8884" from="select_ln75_4" to="StgValue_99" fromId="275" toId="99">
</dataflow>
<dataflow id="8885" from="and_ln91_3" to="StgValue_91" fromId="458" toId="91">
</dataflow>
<dataflow id="8886" from="and_ln91_3" to="StgValue_93" fromId="458" toId="93">
</dataflow>
<dataflow id="8887" from="and_ln91_3" to="StgValue_94" fromId="458" toId="94">
</dataflow>
<dataflow id="8888" from="and_ln91_3" to="StgValue_95" fromId="458" toId="95">
</dataflow>
<dataflow id="8889" from="and_ln91_3" to="StgValue_96" fromId="458" toId="96">
</dataflow>
<dataflow id="8890" from="and_ln91_3" to="StgValue_97" fromId="458" toId="97">
</dataflow>
<dataflow id="8891" from="and_ln91_3" to="StgValue_98" fromId="458" toId="98">
</dataflow>
<dataflow id="8892" from="and_ln91_3" to="StgValue_99" fromId="458" toId="99">
</dataflow>
</dataflows>


</stg>
