{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592249133384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592249133390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 16:25:33 2020 " "Processing started: Mon Jun 15 16:25:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592249133390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249133390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rede -c rede " "Command: quartus_map --read_settings_files=on --write_settings_files=off rede -c rede" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249133390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592249133792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592249133792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/rede_h/rede.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/rede_h/rede.v" { { "Info" "ISGN_ENTITY_NAME" "1 rede " "Found entity 1: rede" {  } { { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249141998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249141998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DIV div ula_fx.v(5) " "Verilog HDL Declaration information at ula_fx.v(5): object \"DIV\" differs only in case from object \"div\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MOD mod ula_fx.v(9) " "Verilog HDL Declaration information at ula_fx.v(9): object \"MOD\" differs only in case from object \"mod\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADD add ula_fx.v(10) " "Verilog HDL Declaration information at ula_fx.v(10): object \"ADD\" differs only in case from object \"add\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MLT mlt ula_fx.v(11) " "Verilog HDL Declaration information at ula_fx.v(11): object \"MLT\" differs only in case from object \"mlt\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INV inv ula_fx.v(16) " "Verilog HDL Declaration information at ula_fx.v(16): object \"INV\" differs only in case from object \"inv\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHR shr ula_fx.v(18) " "Verilog HDL Declaration information at ula_fx.v(18): object \"SHR\" differs only in case from object \"shr\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHL shl ula_fx.v(20) " "Verilog HDL Declaration information at ula_fx.v(20): object \"SHL\" differs only in case from object \"shl\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SRS srs ula_fx.v(21) " "Verilog HDL Declaration information at ula_fx.v(21): object \"SRS\" differs only in case from object \"srs\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NRM nrm ula_fx.v(22) " "Verilog HDL Declaration information at ula_fx.v(22): object \"NRM\" differs only in case from object \"nrm\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LES les ula_fx.v(12) " "Verilog HDL Declaration information at ula_fx.v(12): object \"LES\" differs only in case from object \"les\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GRE gre ula_fx.v(8) " "Verilog HDL Declaration information at ula_fx.v(8): object \"GRE\" differs only in case from object \"gre\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EQU equ ula_fx.v(13) " "Verilog HDL Declaration information at ula_fx.v(13): object \"EQU\" differs only in case from object \"equ\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LIN lin ula_fx.v(17) " "Verilog HDL Declaration information at ula_fx.v(17): object \"LIN\" differs only in case from object \"lin\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LAN lan ula_fx.v(15) " "Verilog HDL Declaration information at ula_fx.v(15): object \"LAN\" differs only in case from object \"lan\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOR lor ula_fx.v(7) " "Verilog HDL Declaration information at ula_fx.v(7): object \"LOR\" differs only in case from object \"lor\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/proc_ip/ula_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/proc_ip/ula_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_fx " "Found entity 1: ula_fx" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/proc_ip/stack_pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/proc_ip/stack_pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack_pointer " "Found entity 1: stack_pointer" {  } { { "../Proc_IP/stack_pointer.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/stack_pointer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/proc_ip/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/proc_ip/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../Proc_IP/stack.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/proc_ip/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/proc_ip/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../Proc_IP/reg_file.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/proc_ip/proc_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/proc_ip/proc_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_fx " "Found entity 1: proc_fx" {  } { { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/proc_ip/prefetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/proc_ip/prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 prefetch " "Found entity 1: prefetch" {  } { { "../Proc_IP/prefetch.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/prefetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/proc_ip/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/proc_ip/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../Proc_IP/pc.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/proc_ip/positivo_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/proc_ip/positivo_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 positivo_fx " "Found entity 1: positivo_fx" {  } { { "../Proc_IP/positivo_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/positivo_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/proc_ip/mem_instr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/proc_ip/mem_instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_instr " "Found entity 1: mem_instr" {  } { { "../Proc_IP/mem_instr.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/mem_instr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/proc_ip/mem_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/proc_ip/mem_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_data " "Found entity 1: mem_data" {  } { { "../Proc_IP/mem_data.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/mem_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_dec_fx.v(318) " "Verilog HDL warning at instr_dec_fx.v(318): extended using \"x\" or \"z\"" {  } { { "../Proc_IP/instr_dec_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/instr_dec_fx.v" 318 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1592249142017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/proc_ip/instr_dec_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/proc_ip/instr_dec_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_dec_fx " "Found entity 1: instr_dec_fx" {  } { { "../Proc_IP/instr_dec_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/instr_dec_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/proc_ip/core_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/proc_ip/core_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_fx " "Found entity 1: core_fx" {  } { { "../Proc_IP/core_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/core_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/proc_ip/addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/proc_ip/addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_dec " "Found entity 1: addr_dec" {  } { { "../Proc_IP/addr_dec.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/addr_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/rede/rede/hardware/rede_h/rede_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/rede/rede/hardware/rede_h/rede_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rede_tb " "Found entity 1: rede_tb" {  } { { "../rede_H/rede_tb.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249142023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249142023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rede " "Elaborating entity \"rede\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592249142336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_fx proc_fx:p_rede " "Elaborating entity \"proc_fx\" for hierarchy \"proc_fx:p_rede\"" {  } { { "../rede_H/rede.v" "p_rede" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249142359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_fx proc_fx:p_rede\|core_fx:core " "Elaborating entity \"core_fx\" for hierarchy \"proc_fx:p_rede\|core_fx:core\"" {  } { { "../Proc_IP/proc_fx.v" "core" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249142384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc proc_fx:p_rede\|core_fx:core\|pc:pc " "Elaborating entity \"pc\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|pc:pc\"" {  } { { "../Proc_IP/core_fx.v" "pc" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/core_fx.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249142415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prefetch proc_fx:p_rede\|core_fx:core\|prefetch:pf " "Elaborating entity \"prefetch\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|prefetch:pf\"" {  } { { "../Proc_IP/core_fx.v" "pf" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/core_fx.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249142417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_dec_fx proc_fx:p_rede\|core_fx:core\|instr_dec_fx:id " "Elaborating entity \"instr_dec_fx\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|instr_dec_fx:id\"" {  } { { "../Proc_IP/core_fx.v" "id" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/core_fx.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249142419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_pointer proc_fx:p_rede\|core_fx:core\|stack_pointer:sp " "Elaborating entity \"stack_pointer\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|stack_pointer:sp\"" {  } { { "../Proc_IP/core_fx.v" "sp" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/core_fx.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249142420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_fx proc_fx:p_rede\|core_fx:core\|ula_fx:ula " "Elaborating entity \"ula_fx\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\"" {  } { { "../Proc_IP/core_fx.v" "ula" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/core_fx.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249142444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positivo_fx proc_fx:p_rede\|core_fx:core\|positivo_fx:positivo_fx " "Elaborating entity \"positivo_fx\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|positivo_fx:positivo_fx\"" {  } { { "../Proc_IP/core_fx.v" "positivo_fx" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/core_fx.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249142446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file proc_fx:p_rede\|core_fx:core\|reg_file:regf " "Elaborating entity \"reg_file\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|reg_file:regf\"" {  } { { "../Proc_IP/core_fx.v" "regf" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/core_fx.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249142448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_instr proc_fx:p_rede\|mem_instr:minstr " "Elaborating entity \"mem_instr\" for hierarchy \"proc_fx:p_rede\|mem_instr:minstr\"" {  } { { "../Proc_IP/proc_fx.v" "minstr" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249142449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data proc_fx:p_rede\|mem_data:mdata " "Elaborating entity \"mem_data\" for hierarchy \"proc_fx:p_rede\|mem_data:mdata\"" {  } { { "../Proc_IP/proc_fx.v" "mdata" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249145210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_dec addr_dec:dec_in " "Elaborating entity \"addr_dec\" for hierarchy \"addr_dec:dec_in\"" {  } { { "../rede_H/rede.v" "dec_in" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249145829 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "proc_fx:p_rede\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"proc_fx:p_rede\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1592249146199 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1592249146199 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/rede.rom0_instr_dec_fx_e5b1ab4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/rede.rom0_instr_dec_fx_e5b1ab4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592249146200 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "proc_fx:p_rede\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"proc_fx:p_rede\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 31 " "Parameter WIDTH_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6121 " "Parameter NUMWORDS_A set to 6121" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 31 " "Parameter WIDTH_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 6121 " "Parameter NUMWORDS_B set to 6121" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede.ram0_mem_data_b5c348bd.hdl.mif " "Parameter INIT_FILE set to db/rede.ram0_mem_data_b5c348bd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "proc_fx:p_rede\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"proc_fx:p_rede\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 12981 " "Parameter NUMWORDS_A set to 12981" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede.ram0_mem_instr_df49251.hdl.mif " "Parameter INIT_FILE set to db/rede.ram0_mem_instr_df49251.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592249146304 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1592249146304 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1592249146304 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|Mult0\"" {  } { { "../Proc_IP/ula_fx.v" "Mult0" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249146305 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|Div0\"" {  } { { "../Proc_IP/ula_fx.v" "Div0" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249146305 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1592249146305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249146491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 31 " "Parameter \"WIDTH_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6121 " "Parameter \"NUMWORDS_A\" = \"6121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 31 " "Parameter \"WIDTH_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 6121 " "Parameter \"NUMWORDS_B\" = \"6121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/rede.ram0_mem_data_b5c348bd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/rede.ram0_mem_data_b5c348bd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146491 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592249146491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pil1 " "Found entity 1: altsyncram_pil1" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249146546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249146546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_fx:p_rede\|mem_instr:minstr\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"proc_fx:p_rede\|mem_instr:minstr\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249146845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_fx:p_rede\|mem_instr:minstr\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"proc_fx:p_rede\|mem_instr:minstr\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 12981 " "Parameter \"NUMWORDS_A\" = \"12981\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/rede.ram0_mem_instr_df49251.hdl.mif " "Parameter \"INIT_FILE\" = \"db/rede.ram0_mem_instr_df49251.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249146845 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592249146845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rt61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rt61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rt61 " "Found entity 1: altsyncram_rt61" {  } { { "db/altsyncram_rt61.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_rt61.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249146890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249146890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_58a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_58a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_58a " "Found entity 1: decode_58a" {  } { { "db/decode_58a.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/decode_58a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249147145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249147145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6ob " "Found entity 1: mux_6ob" {  } { { "db/mux_6ob.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/mux_6ob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249147188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249147188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0\"" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249147218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 62 " "Parameter \"LPM_WIDTHR\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147218 ""}  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592249147218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/mult_p5t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249147260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249147260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_divide:Div0\"" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249147287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_divide:Div0 " "Instantiated megafunction \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147287 ""}  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592249147287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_02p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_02p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_02p " "Found entity 1: lpm_divide_02p" {  } { { "db/lpm_divide_02p.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/lpm_divide_02p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249147329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249147329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_2dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_2dg " "Found entity 1: abs_divider_2dg" {  } { { "db/abs_divider_2dg.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/abs_divider_2dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249147341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249147341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r9f " "Found entity 1: alt_u_div_r9f" {  } { { "db/alt_u_div_r9f.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/alt_u_div_r9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249147412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249147412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0pc " "Found entity 1: add_sub_0pc" {  } { { "db/add_sub_0pc.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/add_sub_0pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249147472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249147472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1pc " "Found entity 1: add_sub_1pc" {  } { { "db/add_sub_1pc.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/add_sub_1pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249147513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249147513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_a0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_a0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_a0a " "Found entity 1: lpm_abs_a0a" {  } { { "db/lpm_abs_a0a.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/lpm_abs_a0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249147525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249147525 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0\|mult_p5t:auto_generated\|mac_mult7 " "Synthesized away node \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0\|mult_p5t:auto_generated\|mac_mult7\"" {  } { { "db/mult_p5t.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/mult_p5t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 54 -1 0 } } { "../Proc_IP/core_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/core_fx.v" 135 0 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 141 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147648 "|rede|proc_fx:p_rede|core_fx:core|ula_fx:ula|lpm_mult:Mult0|mult_p5t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0\|mult_p5t:auto_generated\|mac_out8 " "Synthesized away node \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0\|mult_p5t:auto_generated\|mac_out8\"" {  } { { "db/mult_p5t.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/mult_p5t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/ula_fx.v" 54 -1 0 } } { "../Proc_IP/core_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/core_fx.v" 135 0 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 141 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147648 "|rede|proc_fx:p_rede|core_fx:core|ula_fx:ula|lpm_mult:Mult0|mult_p5t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1592249147648 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1592249147648 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a30 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a29 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a28 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a27 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a26 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a25 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a24 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a23 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a22 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a21 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a20 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a19 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a18 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a17 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a16 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a15 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a14 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a13 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a12 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a11 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a10 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a9 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a8 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a7 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a6 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a5 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a4 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a3 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a2 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a1 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""} { "Info" "IBAL_BAL_RAM_SLICE" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a0 " "RAM block slice \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/rede_H/rede.v" 36 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1592249147784 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1592249147784 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1592249147784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249147955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\|altsyncram_pil1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 31 " "Parameter \"WIDTH_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6121 " "Parameter \"NUMWORDS_A\" = \"6121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 31 " "Parameter \"WIDTH_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 6121 " "Parameter \"NUMWORDS_B\" = \"6121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/rede.ram0_mem_data_b5c348bd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/rede.ram0_mem_data_b5c348bd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592249147955 ""}  } { { "db/altsyncram_pil1.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_pil1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592249147955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vfk3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vfk3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vfk3 " "Found entity 1: altsyncram_vfk3" {  } { { "db/altsyncram_vfk3.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/altsyncram_vfk3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249148030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249148030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_isa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_isa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_isa " "Found entity 1: decode_isa" {  } { { "db/decode_isa.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/decode_isa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249148310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249148310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eob " "Found entity 1: mux_eob" {  } { { "db/mux_eob.tdf" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/db/mux_eob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592249148356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249148356 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "78 " "Ignored 78 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "78 " "Ignored 78 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1592249148541 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1592249148541 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Proc_IP/stack_pointer.v" "" { Text "C:/Users/melis/Desktop/rede/rede/Hardware/Proc_IP/stack_pointer.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592249148552 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592249148552 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592249150718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/output_files/rede.map.smsg " "Generated suppressed messages file C:/Users/melis/Desktop/rede/rede/Hardware/Quartus_Files/output_files/rede.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249152620 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592249153036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592249153036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2136 " "Implemented 2136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592249153356 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592249153356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1832 " "Implemented 1832 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592249153356 ""} { "Info" "ICUT_CUT_TM_RAMS" "226 " "Implemented 226 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1592249153356 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1592249153356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592249153356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592249153457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 16:25:53 2020 " "Processing ended: Mon Jun 15 16:25:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592249153457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592249153457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592249153457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592249153457 ""}
