Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Mar 29 10:50:19 2016
| Host         : DESKTOP-87HGRSN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Ex56_aula5_timing_summary_routed.rpt -rpx Ex56_aula5_timing_summary_routed.rpx
| Design       : Ex56_aula5
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: div/internal_clock_reg[26]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.146        0.000                      0                   44        0.249        0.000                      0                   44        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.146        0.000                      0                   44        0.249        0.000                      0                   44        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 1.508ns (81.337%)  route 0.346ns (18.663%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.317     4.052    div/clk_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.341     4.393 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.346     4.739    div/n_0_internal_clock_reg[0]
    SLICE_X81Y86         LUT1 (Prop_lut1_I0_O)        0.097     4.836 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.836    div/n_0_internal_clock[0]_i_5
    SLICE_X81Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.231 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.320 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.409 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.409    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X81Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.498 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.498    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X81Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.587 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.587    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X81Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.676 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    div/n_0_internal_clock_reg[20]_i_1
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.906 r  div/internal_clock_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.906    div/n_6_internal_clock_reg[24]_i_1
    SLICE_X81Y92         FDRE                                         r  div/internal_clock_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.217    13.807    div/clk_IBUF_BUFG
    SLICE_X81Y92         FDRE                                         r  div/internal_clock_reg[25]/C
                         clock pessimism              0.224    14.031    
                         clock uncertainty           -0.035    13.995    
    SLICE_X81Y92         FDRE (Setup_fdre_C_D)        0.056    14.051    div/internal_clock_reg[25]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.195ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 1.459ns (80.831%)  route 0.346ns (19.169%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.317     4.052    div/clk_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.341     4.393 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.346     4.739    div/n_0_internal_clock_reg[0]
    SLICE_X81Y86         LUT1 (Prop_lut1_I0_O)        0.097     4.836 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.836    div/n_0_internal_clock[0]_i_5
    SLICE_X81Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.231 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.320 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.409 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.409    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X81Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.498 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.498    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X81Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.587 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.587    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X81Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.676 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    div/n_0_internal_clock_reg[20]_i_1
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.857 r  div/internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.857    div/n_5_internal_clock_reg[24]_i_1
    SLICE_X81Y92         FDRE                                         r  div/internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.217    13.807    div/clk_IBUF_BUFG
    SLICE_X81Y92         FDRE                                         r  div/internal_clock_reg[26]/C
                         clock pessimism              0.224    14.031    
                         clock uncertainty           -0.035    13.995    
    SLICE_X81Y92         FDRE (Setup_fdre_C_D)        0.056    14.051    div/internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  8.195    

Slack (MET) :             8.217ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 1.437ns (80.594%)  route 0.346ns (19.406%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.317     4.052    div/clk_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.341     4.393 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.346     4.739    div/n_0_internal_clock_reg[0]
    SLICE_X81Y86         LUT1 (Prop_lut1_I0_O)        0.097     4.836 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.836    div/n_0_internal_clock[0]_i_5
    SLICE_X81Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.231 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.320 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.409 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.409    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X81Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.498 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.498    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X81Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.587 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.587    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X81Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.676 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    div/n_0_internal_clock_reg[20]_i_1
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.835 r  div/internal_clock_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.835    div/n_7_internal_clock_reg[24]_i_1
    SLICE_X81Y92         FDRE                                         r  div/internal_clock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.217    13.807    div/clk_IBUF_BUFG
    SLICE_X81Y92         FDRE                                         r  div/internal_clock_reg[24]/C
                         clock pessimism              0.224    14.031    
                         clock uncertainty           -0.035    13.995    
    SLICE_X81Y92         FDRE (Setup_fdre_C_D)        0.056    14.051    div/internal_clock_reg[24]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                          -5.835    
  -------------------------------------------------------------------
                         slack                                  8.217    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 1.423ns (80.441%)  route 0.346ns (19.559%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.317     4.052    div/clk_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.341     4.393 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.346     4.739    div/n_0_internal_clock_reg[0]
    SLICE_X81Y86         LUT1 (Prop_lut1_I0_O)        0.097     4.836 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.836    div/n_0_internal_clock[0]_i_5
    SLICE_X81Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.231 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.320 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.409 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.409    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X81Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.498 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.498    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X81Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.587 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.587    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X81Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.821 r  div/internal_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.821    div/n_4_internal_clock_reg[20]_i_1
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.216    13.806    div/clk_IBUF_BUFG
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[23]/C
                         clock pessimism              0.224    14.030    
                         clock uncertainty           -0.035    13.994    
    SLICE_X81Y91         FDRE (Setup_fdre_C_D)        0.056    14.050    div/internal_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.234ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 1.419ns (80.396%)  route 0.346ns (19.604%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.317     4.052    div/clk_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.341     4.393 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.346     4.739    div/n_0_internal_clock_reg[0]
    SLICE_X81Y86         LUT1 (Prop_lut1_I0_O)        0.097     4.836 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.836    div/n_0_internal_clock[0]_i_5
    SLICE_X81Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.231 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.320 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.409 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.409    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X81Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.498 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.498    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X81Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.587 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.587    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X81Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.817 r  div/internal_clock_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.817    div/n_6_internal_clock_reg[20]_i_1
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.216    13.806    div/clk_IBUF_BUFG
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[21]/C
                         clock pessimism              0.224    14.030    
                         clock uncertainty           -0.035    13.994    
    SLICE_X81Y91         FDRE (Setup_fdre_C_D)        0.056    14.050    div/internal_clock_reg[21]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  8.234    

Slack (MET) :             8.283ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 1.370ns (79.836%)  route 0.346ns (20.163%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.317     4.052    div/clk_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.341     4.393 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.346     4.739    div/n_0_internal_clock_reg[0]
    SLICE_X81Y86         LUT1 (Prop_lut1_I0_O)        0.097     4.836 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.836    div/n_0_internal_clock[0]_i_5
    SLICE_X81Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.231 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.320 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.409 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.409    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X81Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.498 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.498    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X81Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.587 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.587    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X81Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.768 r  div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.768    div/n_5_internal_clock_reg[20]_i_1
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.216    13.806    div/clk_IBUF_BUFG
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[22]/C
                         clock pessimism              0.224    14.030    
                         clock uncertainty           -0.035    13.994    
    SLICE_X81Y91         FDRE (Setup_fdre_C_D)        0.056    14.050    div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                  8.283    

Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 1.348ns (79.575%)  route 0.346ns (20.425%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.317     4.052    div/clk_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.341     4.393 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.346     4.739    div/n_0_internal_clock_reg[0]
    SLICE_X81Y86         LUT1 (Prop_lut1_I0_O)        0.097     4.836 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.836    div/n_0_internal_clock[0]_i_5
    SLICE_X81Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.231 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.320 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.409 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.409    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X81Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.498 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.498    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X81Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.587 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.587    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X81Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.746 r  div/internal_clock_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.746    div/n_7_internal_clock_reg[20]_i_1
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.216    13.806    div/clk_IBUF_BUFG
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[20]/C
                         clock pessimism              0.224    14.030    
                         clock uncertainty           -0.035    13.994    
    SLICE_X81Y91         FDRE (Setup_fdre_C_D)        0.056    14.050    div/internal_clock_reg[20]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 1.334ns (79.404%)  route 0.346ns (20.596%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.317     4.052    div/clk_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.341     4.393 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.346     4.739    div/n_0_internal_clock_reg[0]
    SLICE_X81Y86         LUT1 (Prop_lut1_I0_O)        0.097     4.836 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.836    div/n_0_internal_clock[0]_i_5
    SLICE_X81Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.231 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.320 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.409 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.409    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X81Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.498 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.498    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X81Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.732 r  div/internal_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.732    div/n_4_internal_clock_reg[16]_i_1
    SLICE_X81Y90         FDRE                                         r  div/internal_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.216    13.806    div/clk_IBUF_BUFG
    SLICE_X81Y90         FDRE                                         r  div/internal_clock_reg[19]/C
                         clock pessimism              0.224    14.030    
                         clock uncertainty           -0.035    13.994    
    SLICE_X81Y90         FDRE (Setup_fdre_C_D)        0.056    14.050    div/internal_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.323ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 1.330ns (79.355%)  route 0.346ns (20.645%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.317     4.052    div/clk_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.341     4.393 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.346     4.739    div/n_0_internal_clock_reg[0]
    SLICE_X81Y86         LUT1 (Prop_lut1_I0_O)        0.097     4.836 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.836    div/n_0_internal_clock[0]_i_5
    SLICE_X81Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.231 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.320 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.409 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.409    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X81Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.498 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.498    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X81Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.728 r  div/internal_clock_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.728    div/n_6_internal_clock_reg[16]_i_1
    SLICE_X81Y90         FDRE                                         r  div/internal_clock_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.216    13.806    div/clk_IBUF_BUFG
    SLICE_X81Y90         FDRE                                         r  div/internal_clock_reg[17]/C
                         clock pessimism              0.224    14.030    
                         clock uncertainty           -0.035    13.994    
    SLICE_X81Y90         FDRE (Setup_fdre_C_D)        0.056    14.050    div/internal_clock_reg[17]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  8.323    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 1.281ns (78.734%)  route 0.346ns (21.266%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.317     4.052    div/clk_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.341     4.393 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.346     4.739    div/n_0_internal_clock_reg[0]
    SLICE_X81Y86         LUT1 (Prop_lut1_I0_O)        0.097     4.836 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.836    div/n_0_internal_clock[0]_i_5
    SLICE_X81Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.231 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.320 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.409 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.409    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X81Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.498 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.498    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X81Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.679 r  div/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.679    div/n_5_internal_clock_reg[16]_i_1
    SLICE_X81Y90         FDRE                                         r  div/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.216    13.806    div/clk_IBUF_BUFG
    SLICE_X81Y90         FDRE                                         r  div/internal_clock_reg[18]/C
                         clock pessimism              0.224    14.030    
                         clock uncertainty           -0.035    13.994    
    SLICE_X81Y90         FDRE (Setup_fdre_C_D)        0.056    14.050    div/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  8.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.434    div/clk_IBUF_BUFG
    SLICE_X81Y90         FDRE                                         r  div/internal_clock_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  div/internal_clock_reg[19]/Q
                         net (fo=1, routed)           0.105     1.681    div/n_0_internal_clock_reg[19]
    SLICE_X81Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.789 r  div/internal_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.789    div/n_4_internal_clock_reg[16]_i_1
    SLICE_X81Y90         FDRE                                         r  div/internal_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     1.942    div/clk_IBUF_BUFG
    SLICE_X81Y90         FDRE                                         r  div/internal_clock_reg[19]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X81Y90         FDRE (Hold_fdre_C_D)         0.105     1.539    div/internal_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.434    div/clk_IBUF_BUFG
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  div/internal_clock_reg[23]/Q
                         net (fo=1, routed)           0.105     1.681    div/n_0_internal_clock_reg[23]
    SLICE_X81Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.789 r  div/internal_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.789    div/n_4_internal_clock_reg[20]_i_1
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     1.942    div/clk_IBUF_BUFG
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[23]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X81Y91         FDRE (Hold_fdre_C_D)         0.105     1.539    div/internal_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.433    div/clk_IBUF_BUFG
    SLICE_X81Y88         FDRE                                         r  div/internal_clock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  div/internal_clock_reg[11]/Q
                         net (fo=1, routed)           0.105     1.680    div/n_0_internal_clock_reg[11]
    SLICE_X81Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  div/internal_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    div/n_4_internal_clock_reg[8]_i_1
    SLICE_X81Y88         FDRE                                         r  div/internal_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     1.941    div/clk_IBUF_BUFG
    SLICE_X81Y88         FDRE                                         r  div/internal_clock_reg[11]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X81Y88         FDRE (Hold_fdre_C_D)         0.105     1.538    div/internal_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.433    div/clk_IBUF_BUFG
    SLICE_X81Y89         FDRE                                         r  div/internal_clock_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  div/internal_clock_reg[15]/Q
                         net (fo=1, routed)           0.105     1.680    div/n_0_internal_clock_reg[15]
    SLICE_X81Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  div/internal_clock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    div/n_4_internal_clock_reg[12]_i_1
    SLICE_X81Y89         FDRE                                         r  div/internal_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     1.941    div/clk_IBUF_BUFG
    SLICE_X81Y89         FDRE                                         r  div/internal_clock_reg[15]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X81Y89         FDRE (Hold_fdre_C_D)         0.105     1.538    div/internal_clock_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.431    div/clk_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  div/internal_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  div/internal_clock_reg[3]/Q
                         net (fo=1, routed)           0.105     1.678    div/n_0_internal_clock_reg[3]
    SLICE_X81Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.786 r  div/internal_clock_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.786    div/n_4_internal_clock_reg[0]_i_1
    SLICE_X81Y86         FDRE                                         r  div/internal_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     1.938    div/clk_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  div/internal_clock_reg[3]/C
                         clock pessimism             -0.506     1.431    
    SLICE_X81Y86         FDRE (Hold_fdre_C_D)         0.105     1.536    div/internal_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.432    div/clk_IBUF_BUFG
    SLICE_X81Y87         FDRE                                         r  div/internal_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  div/internal_clock_reg[7]/Q
                         net (fo=1, routed)           0.105     1.679    div/n_0_internal_clock_reg[7]
    SLICE_X81Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  div/internal_clock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    div/n_4_internal_clock_reg[4]_i_1
    SLICE_X81Y87         FDRE                                         r  div/internal_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     1.939    div/clk_IBUF_BUFG
    SLICE_X81Y87         FDRE                                         r  div/internal_clock_reg[7]/C
                         clock pessimism             -0.506     1.432    
    SLICE_X81Y87         FDRE (Hold_fdre_C_D)         0.105     1.537    div/internal_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.252ns (70.494%)  route 0.105ns (29.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.434    div/clk_IBUF_BUFG
    SLICE_X81Y90         FDRE                                         r  div/internal_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  div/internal_clock_reg[18]/Q
                         net (fo=1, routed)           0.105     1.681    div/n_0_internal_clock_reg[18]
    SLICE_X81Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.792 r  div/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.792    div/n_5_internal_clock_reg[16]_i_1
    SLICE_X81Y90         FDRE                                         r  div/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     1.942    div/clk_IBUF_BUFG
    SLICE_X81Y90         FDRE                                         r  div/internal_clock_reg[18]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X81Y90         FDRE (Hold_fdre_C_D)         0.105     1.539    div/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.252ns (70.494%)  route 0.105ns (29.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.434    div/clk_IBUF_BUFG
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  div/internal_clock_reg[22]/Q
                         net (fo=1, routed)           0.105     1.681    div/n_0_internal_clock_reg[22]
    SLICE_X81Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.792 r  div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.792    div/n_5_internal_clock_reg[20]_i_1
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     1.942    div/clk_IBUF_BUFG
    SLICE_X81Y91         FDRE                                         r  div/internal_clock_reg[22]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X81Y91         FDRE (Hold_fdre_C_D)         0.105     1.539    div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.252ns (70.494%)  route 0.105ns (29.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.433    div/clk_IBUF_BUFG
    SLICE_X81Y88         FDRE                                         r  div/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  div/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.105     1.680    div/n_0_internal_clock_reg[10]
    SLICE_X81Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.791 r  div/internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.791    div/n_5_internal_clock_reg[8]_i_1
    SLICE_X81Y88         FDRE                                         r  div/internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     1.941    div/clk_IBUF_BUFG
    SLICE_X81Y88         FDRE                                         r  div/internal_clock_reg[10]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X81Y88         FDRE (Hold_fdre_C_D)         0.105     1.538    div/internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.252ns (70.494%)  route 0.105ns (29.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.433    div/clk_IBUF_BUFG
    SLICE_X81Y89         FDRE                                         r  div/internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  div/internal_clock_reg[14]/Q
                         net (fo=1, routed)           0.105     1.680    div/n_0_internal_clock_reg[14]
    SLICE_X81Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.791 r  div/internal_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.791    div/n_5_internal_clock_reg[12]_i_1
    SLICE_X81Y89         FDRE                                         r  div/internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     1.941    div/clk_IBUF_BUFG
    SLICE_X81Y89         FDRE                                         r  div/internal_clock_reg[14]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X81Y89         FDRE (Hold_fdre_C_D)         0.105     1.538    div/internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y36    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y36    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y85    disp/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y87    disp/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y87    disp/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y88    disp/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y88    disp/div_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y88    disp/div_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y88    disp/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y85    disp/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y87    disp/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y87    disp/div_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y88    disp/div_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y88    disp/div_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y88    disp/div_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y88    disp/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y89    disp/div_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y85    disp/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y85    disp/div_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y89    disp/div_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y85    disp/div_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y85    disp/div_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y87    disp/div_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y87    disp/div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y85    disp/div_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y85    disp/div_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y85    disp/div_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y85    disp/div_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y85    disp/div_reg[3]/C



