[hls]

clock=4.0
flow_target=vivado
syn.file=merge_join_test.cpp
syn.file_cflags=merge_join_test.cpp,-I${XF_PROJ_ROOT}/L1/include/hw
syn.top=syn_merge_join
tb.file=merge_join_test.cpp
tb.file_cflags=merge_join_test.cpp,-I${XF_PROJ_ROOT}/L1/include/hw





vivado.flow=${VIVADO_FLOW}
vivado.rtl=verilog


