#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jun 22 15:59:58 2017
# Process ID: 8300
# Current directory: C:/work/github/FPGA/Coop/S4/S4.runs/synth_1
# Command line: vivado.exe -log s4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source s4.tcl
# Log file: C:/work/github/FPGA/Coop/S4/S4.runs/synth_1/s4.vds
# Journal file: C:/work/github/FPGA/Coop/S4/S4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source s4.tcl -notrace
Command: synth_design -top s4 -part xc7a35tftg256-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22892 
WARNING: [Synth 8-1082] opc_fifo_dat_w was previously declared with a range [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:315]
WARNING: [Synth 8-976] opc_fifo_dat_w has already been declared [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:315]
WARNING: [Synth 8-2654] second declaration of opc_fifo_dat_w ignored [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:315]
INFO: [Synth 8-994] opc_fifo_dat_w is declared here [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:313]
WARNING: [Synth 8-976] ptn_data_w has already been declared [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:361]
WARNING: [Synth 8-2654] second declaration of ptn_data_w ignored [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:361]
INFO: [Synth 8-994] ptn_data_w is declared here [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:360]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 293.348 ; gain = 83.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 's4' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:171]
	Parameter SPI_VGA bound to: 4'b0001 
	Parameter SPI_SYN bound to: 4'b0010 
	Parameter SPI_DDS bound to: 4'b0011 
	Parameter SPI_ZMON bound to: 4'b0100 
	Parameter BIT_RF_GATE bound to: 16'b0000000000000001 
	Parameter BIT_RF_GATE2 bound to: 16'b0000000000000010 
	Parameter BIT_VGA_VSW bound to: 16'b0000000000000100 
	Parameter BIT_DRV_BIAS_EN bound to: 16'b0000000000001000 
	Parameter BIT_PA_BIAS_EN bound to: 16'b0000000000010000 
	Parameter BIT_SYN_STAT bound to: 16'b0000000000100000 
	Parameter BIT_SYN_MUTE bound to: 16'b0000000001000000 
	Parameter BIT_DDS_IORST bound to: 16'b0000000010000000 
	Parameter BIT_DDS_IOUP bound to: 16'b0000000100000000 
	Parameter BIT_DDS_SYNC bound to: 16'b0000001000000000 
	Parameter BIT_DDS_PS0 bound to: 16'b0000010000000000 
	Parameter BIT_DDS_PS1 bound to: 16'b0000100000000000 
	Parameter BIT_ZMON_EN bound to: 16'b0001000000000000 
	Parameter BIT_TEMP_SYS_RST bound to: 16'b1000000000000000 
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20534]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.800000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 9.800000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20534]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'mmc_tester' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:813]
	Parameter SYS_CLK_RATE bound to: 102000000.000000 - type: float 
	Parameter SYS_LEDS bound to: 16 - type: integer 
	Parameter SYS_SWITCHES bound to: 8 - type: integer 
	Parameter EXT_CSD_INIT_FILE bound to: ext_csd_init.txt - type: string 
	Parameter HOST_RAM_ADR_BITS bound to: 14 - type: integer 
	Parameter MMC_FIFO_DEPTH bound to: 65536 - type: integer 
	Parameter MMC_FILL_LEVEL_BITS bound to: 16 - type: integer 
	Parameter MMC_RAM_ADR_BITS bound to: 9 - type: integer 
	Parameter CLOCK_FACTOR bound to: 1 - type: integer 
	Parameter FPGA_CLKRATE bound to: 102000000.000000 - type: float 
	Parameter MIN_BAUDRATE bound to: 9600.000000 - type: float 
	Parameter DELTA_THRESHOLD bound to: 200 - type: integer 
INFO: [Synth 8-3491] module 'auto_baud_with_tracking' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/auto_baud_pack.vhd:184' bound to instance 'auto_baud1' of component 'auto_baud_with_tracking' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1019]
INFO: [Synth 8-638] synthesizing module 'auto_baud_with_tracking' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/auto_baud_pack.vhd:210]
	Parameter CLOCK_FACTOR bound to: 1 - type: integer 
	Parameter FPGA_CLKRATE bound to: 102000000.000000 - type: float 
	Parameter MIN_BAUDRATE bound to: 9600.000000 - type: float 
	Parameter DELTA_THRESHOLD bound to: 200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'auto_baud_with_tracking' (3#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/auto_baud_pack.vhd:210]
	Parameter ECHO_COMMANDS bound to: 1 - type: integer 
	Parameter ADR_DIGITS bound to: 8 - type: integer 
	Parameter DAT_DIGITS bound to: 8 - type: integer 
	Parameter QTY_DIGITS bound to: 4 - type: integer 
	Parameter CMD_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter WATCHDOG_VALUE bound to: 2000 - type: integer 
	Parameter DISPLAY_FIELDS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'async_syscon' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/async_syscon_pack.vhd:1024' bound to instance 'syscon1' of component 'async_syscon' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1045]
INFO: [Synth 8-638] synthesizing module 'async_syscon' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/async_syscon_pack.vhd:1073]
	Parameter ECHO_COMMANDS bound to: 1 - type: integer 
	Parameter ADR_DIGITS bound to: 8 - type: integer 
	Parameter DAT_DIGITS bound to: 8 - type: integer 
	Parameter QTY_DIGITS bound to: 4 - type: integer 
	Parameter CMD_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter WATCHDOG_VALUE bound to: 2000 - type: integer 
	Parameter DISPLAY_FIELDS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'uart_sqclk' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:173' bound to instance 'uart1' of component 'uart_sqclk' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/async_syscon_pack.vhd:1111]
INFO: [Synth 8-638] synthesizing module 'uart_sqclk' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:204]
INFO: [Synth 8-3491] module 'async_tx_sqclk' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:304' bound to instance 'tx1' of component 'async_tx_sqclk' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:210]
INFO: [Synth 8-638] synthesizing module 'async_tx_sqclk' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'async_tx_sqclk' (4#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:325]
INFO: [Synth 8-3491] module 'async_rx_sqclk' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:487' bound to instance 'rx1' of component 'async_rx_sqclk' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:229]
INFO: [Synth 8-638] synthesizing module 'async_rx_sqclk' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:511]
INFO: [Synth 8-256] done synthesizing module 'async_rx_sqclk' (5#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:511]
INFO: [Synth 8-256] done synthesizing module 'uart_sqclk' (6#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:204]
	Parameter ADR_DIGITS bound to: 8 - type: integer 
	Parameter DAT_DIGITS bound to: 8 - type: integer 
	Parameter QTY_DIGITS bound to: 4 - type: integer 
	Parameter CMD_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter WATCHDOG_VALUE bound to: 2000 - type: integer 
	Parameter DISPLAY_FIELDS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ascii_syscon' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/async_syscon_pack.vhd:278' bound to instance 'syscon1' of component 'ascii_syscon' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/async_syscon_pack.vhd:1138]
INFO: [Synth 8-638] synthesizing module 'ascii_syscon' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/async_syscon_pack.vhd:330]
	Parameter ADR_DIGITS bound to: 8 - type: integer 
	Parameter DAT_DIGITS bound to: 8 - type: integer 
	Parameter QTY_DIGITS bound to: 4 - type: integer 
	Parameter CMD_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter WATCHDOG_VALUE bound to: 2000 - type: integer 
	Parameter DISPLAY_FIELDS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ascii_syscon' (7#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/async_syscon_pack.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'async_syscon' (8#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/async_syscon_pack.vhd:1073]
INFO: [Synth 8-226] default block is never used [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1231]
INFO: [Synth 8-3491] module 'flancter_rising_pulseout' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/flancter_pack.vhd:344' bound to instance 't_rx_gdcount_reset' of component 'flancter_rising_pulseout' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1384]
INFO: [Synth 8-638] synthesizing module 'flancter_rising_pulseout' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/flancter_pack.vhd:357]
INFO: [Synth 8-256] done synthesizing module 'flancter_rising_pulseout' (9#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/flancter_pack.vhd:357]
INFO: [Synth 8-3491] module 'flancter_rising_pulseout' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/flancter_pack.vhd:344' bound to instance 't_rx_crc_bdcount_reset' of component 'flancter_rising_pulseout' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1396]
INFO: [Synth 8-3491] module 'flancter_rising_pulseout' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/flancter_pack.vhd:344' bound to instance 't_rx_stp_bdcount_reset' of component 'flancter_rising_pulseout' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1408]
INFO: [Synth 8-3491] module 'flancter_rising_pulseout' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/flancter_pack.vhd:344' bound to instance 't_rx_dat_count_reset' of component 'flancter_rising_pulseout' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1420]
INFO: [Synth 8-3491] module 'flancter_rising_pulseout' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/flancter_pack.vhd:344' bound to instance 'reg_dbus_size_reset' of component 'flancter_rising_pulseout' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1432]
INFO: [Synth 8-3491] module 'mmc_test_cmd_rx' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:234' bound to instance 'test_cmd_receiver' of component 'mmc_test_cmd_rx' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1448]
INFO: [Synth 8-638] synthesizing module 'mmc_test_cmd_rx' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:250]
	Parameter POLYNOMIAL bound to: 7'b0001001 
	Parameter INIT_VALUE bound to: 7'b0000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc0' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:269]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 7'b0001001 
	Parameter INIT_VALUE bound to: 7'b0000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser' (10#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'mmc_test_cmd_rx' (11#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:250]
	Parameter OUTPUT_FREQ bound to: 1000000.000000 - type: float 
	Parameter SYS_CLK_RATE bound to: 102000000.000000 - type: float 
	Parameter ACC_BITS bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dds_constant_squarewave' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/dds_pack.vhd:214' bound to instance 'tlm_1us_unit' of component 'dds_constant_squarewave' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1602]
INFO: [Synth 8-638] synthesizing module 'dds_constant_squarewave' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/dds_pack.vhd:232]
	Parameter OUTPUT_FREQ bound to: 1000000.000000 - type: float 
	Parameter SYS_CLK_RATE bound to: 102000000.000000 - type: float 
	Parameter ACC_BITS bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dds_constant_squarewave' (12#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/dds_pack.vhd:232]
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter FILL_LEVEL_BITS bound to: 16 - type: integer 
	Parameter PF_FULL_POINT bound to: 16368 - type: integer 
	Parameter PF_FLAG_POINT bound to: 8192 - type: integer 
	Parameter PF_EMPTY_POINT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'swiss_army_fifo' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/fifo_pack.vhd:658' bound to instance 'tlm_fifo_unit' of component 'swiss_army_fifo' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1630]
INFO: [Synth 8-638] synthesizing module 'swiss_army_fifo' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/fifo_pack.vhd:690]
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter FILL_LEVEL_BITS bound to: 16 - type: integer 
	Parameter PF_FULL_POINT bound to: 16368 - type: integer 
	Parameter PF_FLAG_POINT bound to: 8192 - type: integer 
	Parameter PF_EMPTY_POINT bound to: 1 - type: integer 
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WRITETHRU bound to: 0 - type: integer 
	Parameter USE_FILE bound to: 0 - type: integer 
	Parameter INIT_VAL bound to: 0 - type: integer 
	Parameter INIT_SEL bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: .\foo.txt - type: string 
	Parameter FIL_WIDTH bound to: 32 - type: integer 
	Parameter ADR_WIDTH bound to: 14 - type: integer 
	Parameter DAT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'swiss_army_ram' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:343' bound to instance 'fifo_ram' of component 'swiss_army_ram' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/fifo_pack.vhd:739]
INFO: [Synth 8-638] synthesizing module 'swiss_army_ram' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:372]
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WRITETHRU bound to: 0 - type: integer 
	Parameter USE_FILE bound to: 0 - type: integer 
	Parameter INIT_VAL bound to: 0 - type: integer 
	Parameter INIT_SEL bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: .\foo.txt - type: string 
	Parameter FIL_WIDTH bound to: 32 - type: integer 
	Parameter ADR_WIDTH bound to: 14 - type: integer 
	Parameter DAT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swiss_army_ram' (13#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:372]
INFO: [Synth 8-256] done synthesizing module 'swiss_army_fifo' (14#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/fifo_pack.vhd:690]
INFO: [Synth 8-3491] module 'async_tx_sqclk' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:304' bound to instance 'tlm_tx_unit' of component 'async_tx_sqclk' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1667]
INFO: [Synth 8-3491] module 'flancter_rising_pulseout' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/flancter_pack.vhd:344' bound to instance 'tlm_start_pulser' of component 'flancter_rising_pulseout' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1738]
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WRITETHRU bound to: 1 - type: integer 
	Parameter USE_FILE bound to: 1 - type: integer 
	Parameter INIT_VAL bound to: 0 - type: integer 
	Parameter INIT_SEL bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: host_ram_init.txt - type: string 
	Parameter FIL_WIDTH bound to: 32 - type: integer 
	Parameter ADR_WIDTH bound to: 14 - type: integer 
	Parameter DAT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'swiss_army_ram' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:343' bound to instance 'host_0_bram_0' of component 'swiss_army_ram' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1757]
INFO: [Synth 8-638] synthesizing module 'swiss_army_ram__parameterized1' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:372]
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WRITETHRU bound to: 1 - type: integer 
	Parameter USE_FILE bound to: 1 - type: integer 
	Parameter INIT_VAL bound to: 0 - type: integer 
	Parameter INIT_SEL bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: host_ram_init.txt - type: string 
	Parameter FIL_WIDTH bound to: 32 - type: integer 
	Parameter ADR_WIDTH bound to: 14 - type: integer 
	Parameter DAT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swiss_army_ram__parameterized1' (14#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:372]
INFO: [Synth 8-3491] module 'sd_controller_8bit_bram' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:1112' bound to instance 'sd_host_0' of component 'sd_controller_8bit_bram' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1795]
INFO: [Synth 8-638] synthesizing module 'sd_controller_8bit_bram' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:1148]
	Parameter ACC_BITS bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dds_squarewave' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/dds_pack.vhd:303' bound to instance 'sd_clk_dds' of component 'dds_squarewave' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:1350]
INFO: [Synth 8-638] synthesizing module 'dds_squarewave' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/dds_pack.vhd:322]
	Parameter ACC_BITS bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dds_squarewave' (15#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/dds_pack.vhd:322]
INFO: [Synth 8-3491] module 'sd_cmd_host' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:155' bound to instance 'cmd_host_0' of component 'sd_cmd_host' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:1370]
INFO: [Synth 8-638] synthesizing module 'sd_cmd_host' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:178]
WARNING: [Synth 8-614] signal 'sys_rst' is read in the process but is not in the sensitivity list [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:324]
	Parameter POLYNOMIAL bound to: 7'b0001001 
	Parameter INIT_VALUE bound to: 7'b0000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc0' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:337]
INFO: [Synth 8-256] done synthesizing module 'sd_cmd_host' (16#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:178]
INFO: [Synth 8-3491] module 'sd_data_8bit_host' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:559' bound to instance 'sd_data_host0' of component 'sd_data_8bit_host' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:1487]
INFO: [Synth 8-638] synthesizing module 'sd_data_8bit_host' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:590]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:639]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized2' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized2' (16#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:639]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized4' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized4' (16#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:639]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized6' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized6' (16#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:639]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized8' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized8' (16#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:639]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized10' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized10' (16#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:639]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized12' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized12' (16#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:639]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized14' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized14' (16#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:639]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized16' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized16' (16#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'sd_data_8bit_host' (17#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:590]
	Parameter DETECT_RISING bound to: 1 - type: integer 
	Parameter DETECT_FALLING bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'edge_detector' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/signal_conditioning_pack.vhd:161' bound to instance 'cmd_int_rst_edge_detect' of component 'edge_detector' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:1523]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/signal_conditioning_pack.vhd:181]
	Parameter DETECT_RISING bound to: 1 - type: integer 
	Parameter DETECT_FALLING bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (18#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/signal_conditioning_pack.vhd:181]
	Parameter DETECT_RISING bound to: 1 - type: integer 
	Parameter DETECT_FALLING bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'edge_detector' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/signal_conditioning_pack.vhd:161' bound to instance 'data_int_rst_edge_detect' of component 'edge_detector' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:1541]
INFO: [Synth 8-256] done synthesizing module 'sd_controller_8bit_bram' (19#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_host_pack.vhd:1148]
	Parameter EXT_CSD_INIT_FILE bound to: ext_csd_init.txt - type: string 
	Parameter FIFO_DEPTH bound to: 65536 - type: integer 
	Parameter FILL_LEVEL_BITS bound to: 16 - type: integer 
	Parameter RAM_ADR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'mmc_data_pipe' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2699' bound to instance 'mmc_slave' of component 'mmc_data_pipe' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1830]
INFO: [Synth 8-638] synthesizing module 'mmc_data_pipe' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2760]
	Parameter EXT_CSD_INIT_FILE bound to: ext_csd_init.txt - type: string 
	Parameter FIFO_DEPTH bound to: 65536 - type: integer 
	Parameter FILL_LEVEL_BITS bound to: 16 - type: integer 
	Parameter RAM_ADR_WIDTH bound to: 9 - type: integer 
	Parameter USE_R4_RESPONSE bound to: 0 - type: integer 
	Parameter USE_R5_RESPONSE bound to: 0 - type: integer 
	Parameter EXT_CSD_INIT_FILE bound to: ext_csd_init.txt - type: string 
	Parameter OCR_USE_DUAL_VOLTAGE bound to: 0 - type: integer 
	Parameter OCR_USE_SECTOR_MODE bound to: 0 - type: integer 
	Parameter CID_MID bound to: 8'b01000101 
	Parameter CID_OID bound to: 8'b01110111 
	Parameter CID_CBX bound to: 2'b00 
	Parameter CID_PNM bound to: 48'b010000110100000101010010010001000100100101010011 
	Parameter CID_PRV bound to: 8'b00000001 
	Parameter CID_PSN bound to: 18 - type: integer 
	Parameter CID_MDT bound to: 8'b01000011 
	Parameter DEF_STAT bound to: 0 - type: integer 
	Parameter CSD_WORD_3 bound to: -1872887766 - type: integer 
	Parameter CSD_WORD_2 bound to: 525927379 - type: integer 
	Parameter CSD_WORD_1 bound to: -306771969 - type: integer 
	Parameter CSD_WORD_0 bound to: -1774190592 - type: integer 
	Parameter DEF_R_Z bound to: 858993459 - type: integer 
INFO: [Synth 8-3491] module 'sd_card_emulator' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:1295' bound to instance 'mmc_1' of component 'sd_card_emulator' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2780]
INFO: [Synth 8-638] synthesizing module 'sd_card_emulator' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:1350]
	Parameter USE_R4_RESPONSE bound to: 0 - type: integer 
	Parameter USE_R5_RESPONSE bound to: 0 - type: integer 
	Parameter EXT_CSD_INIT_FILE bound to: ext_csd_init.txt - type: string 
	Parameter OCR_USE_DUAL_VOLTAGE bound to: 0 - type: integer 
	Parameter OCR_USE_SECTOR_MODE bound to: 0 - type: integer 
	Parameter CID_MID bound to: 8'b01000101 
	Parameter CID_OID bound to: 8'b01110111 
	Parameter CID_CBX bound to: 2'b00 
	Parameter CID_PNM bound to: 48'b010000110100000101010010010001000100100101010011 
	Parameter CID_PRV bound to: 8'b00000001 
	Parameter CID_PSN bound to: 18 - type: integer 
	Parameter CID_MDT bound to: 8'b01000011 
	Parameter DEF_STAT bound to: 0 - type: integer 
	Parameter CSD_WORD_3 bound to: -1872887766 - type: integer 
	Parameter CSD_WORD_2 bound to: 525927379 - type: integer 
	Parameter CSD_WORD_1 bound to: -306771969 - type: integer 
	Parameter CSD_WORD_0 bound to: -1774190592 - type: integer 
	Parameter DEF_R_Z bound to: 858993459 - type: integer 
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WRITETHRU bound to: 1 - type: integer 
	Parameter USE_FILE bound to: 1 - type: integer 
	Parameter INIT_VAL bound to: 0 - type: integer 
	Parameter INIT_SEL bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: ext_csd_init.txt - type: string 
	Parameter FIL_WIDTH bound to: 8 - type: integer 
	Parameter ADR_WIDTH bound to: 9 - type: integer 
	Parameter DAT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'swiss_army_ram' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:343' bound to instance 'ext_csd_ram' of component 'swiss_army_ram' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:1581]
INFO: [Synth 8-638] synthesizing module 'swiss_army_ram__parameterized3' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:372]
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WRITETHRU bound to: 1 - type: integer 
	Parameter USE_FILE bound to: 1 - type: integer 
	Parameter INIT_VAL bound to: 0 - type: integer 
	Parameter INIT_SEL bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: ext_csd_init.txt - type: string 
	Parameter FIL_WIDTH bound to: 8 - type: integer 
	Parameter ADR_WIDTH bound to: 9 - type: integer 
	Parameter DAT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swiss_army_ram__parameterized3' (19#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:372]
INFO: [Synth 8-3491] module 'sd_card_cmd_rx' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:259' bound to instance 'cmd_receiver' of component 'sd_card_cmd_rx' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:1642]
INFO: [Synth 8-638] synthesizing module 'sd_card_cmd_rx' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:278]
	Parameter POLYNOMIAL bound to: 7'b0001001 
	Parameter INIT_VALUE bound to: 7'b0000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc0' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'sd_card_cmd_rx' (20#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:278]
INFO: [Synth 8-226] default block is never used [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:1743]
	Parameter N_CR bound to: 5 - type: integer 
	Parameter RESP_PYLD_LEN bound to: 32 - type: integer 
	Parameter CRC_OFFSET bound to: 0 - type: integer 
	Parameter CRC_SEND_ONES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'sd_card_responder' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:455' bound to instance 'R1_responder' of component 'sd_card_responder' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2363]
INFO: [Synth 8-638] synthesizing module 'sd_card_responder' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:479]
	Parameter N_CR bound to: 5 - type: integer 
	Parameter RESP_PYLD_LEN bound to: 32 - type: integer 
	Parameter CRC_OFFSET bound to: 0 - type: integer 
	Parameter CRC_SEND_ONES bound to: 0 - type: integer 
	Parameter POLYNOMIAL bound to: 7'b0001001 
	Parameter INIT_VALUE bound to: 7'b0000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc0' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:497]
INFO: [Synth 8-256] done synthesizing module 'sd_card_responder' (21#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:479]
	Parameter N_CR bound to: 5 - type: integer 
	Parameter RESP_PYLD_LEN bound to: 120 - type: integer 
	Parameter CRC_OFFSET bound to: 8 - type: integer 
	Parameter CRC_SEND_ONES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'sd_card_responder' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:455' bound to instance 'R2_CID_responder' of component 'sd_card_responder' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2407]
INFO: [Synth 8-638] synthesizing module 'sd_card_responder__parameterized1' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:479]
	Parameter N_CR bound to: 5 - type: integer 
	Parameter RESP_PYLD_LEN bound to: 120 - type: integer 
	Parameter CRC_OFFSET bound to: 8 - type: integer 
	Parameter CRC_SEND_ONES bound to: 0 - type: integer 
	Parameter POLYNOMIAL bound to: 7'b0001001 
	Parameter INIT_VALUE bound to: 7'b0000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc0' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:497]
INFO: [Synth 8-256] done synthesizing module 'sd_card_responder__parameterized1' (21#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:479]
	Parameter N_CR bound to: 5 - type: integer 
	Parameter RESP_PYLD_LEN bound to: 120 - type: integer 
	Parameter CRC_OFFSET bound to: 8 - type: integer 
	Parameter CRC_SEND_ONES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'sd_card_responder' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:455' bound to instance 'R2_CSD_responder' of component 'sd_card_responder' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2430]
INFO: [Synth 8-638] synthesizing module 'sd_card_responder__parameterized3' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:479]
	Parameter N_CR bound to: 5 - type: integer 
	Parameter RESP_PYLD_LEN bound to: 120 - type: integer 
	Parameter CRC_OFFSET bound to: 8 - type: integer 
	Parameter CRC_SEND_ONES bound to: 0 - type: integer 
	Parameter POLYNOMIAL bound to: 7'b0001001 
	Parameter INIT_VALUE bound to: 7'b0000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc0' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:497]
INFO: [Synth 8-256] done synthesizing module 'sd_card_responder__parameterized3' (21#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:479]
	Parameter N_CR bound to: 5 - type: integer 
	Parameter RESP_PYLD_LEN bound to: 32 - type: integer 
	Parameter CRC_OFFSET bound to: 0 - type: integer 
	Parameter CRC_SEND_ONES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sd_card_responder' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:455' bound to instance 'R3_responder' of component 'sd_card_responder' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2453]
INFO: [Synth 8-638] synthesizing module 'sd_card_responder__parameterized5' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:479]
	Parameter N_CR bound to: 5 - type: integer 
	Parameter RESP_PYLD_LEN bound to: 32 - type: integer 
	Parameter CRC_OFFSET bound to: 0 - type: integer 
	Parameter CRC_SEND_ONES bound to: 1 - type: integer 
	Parameter POLYNOMIAL bound to: 7'b0001001 
	Parameter INIT_VALUE bound to: 7'b0000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc0' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:497]
INFO: [Synth 8-256] done synthesizing module 'sd_card_responder__parameterized5' (21#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:479]
	Parameter N_CR bound to: 5 - type: integer 
	Parameter RESP_PYLD_LEN bound to: 32 - type: integer 
	Parameter CRC_OFFSET bound to: 0 - type: integer 
	Parameter CRC_SEND_ONES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'sd_card_responder' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:455' bound to instance 'R4_responder' of component 'sd_card_responder' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2476]
	Parameter N_CR bound to: 5 - type: integer 
	Parameter RESP_PYLD_LEN bound to: 32 - type: integer 
	Parameter CRC_OFFSET bound to: 0 - type: integer 
	Parameter CRC_SEND_ONES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'sd_card_responder' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:455' bound to instance 'R5_responder' of component 'sd_card_responder' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2533]
	Parameter BLK_PRG_TIME bound to: 200 - type: integer 
	Parameter BLKSIZE_W bound to: 12 - type: integer 
	Parameter BLKCNT_W bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'sd_card_data_unit' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:602' bound to instance 'sd_card_d_handler' of component 'sd_card_data_unit' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2582]
INFO: [Synth 8-638] synthesizing module 'sd_card_data_unit' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:637]
	Parameter BLK_PRG_TIME bound to: 200 - type: integer 
	Parameter BLKSIZE_W bound to: 12 - type: integer 
	Parameter BLKCNT_W bound to: 16 - type: integer 
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:689]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized23' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized23' (21#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:689]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized25' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized25' (21#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:689]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized27' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized27' (21#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:689]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized29' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized29' (21#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:689]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized31' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized31' (21#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:689]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized33' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized33' (21#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:689]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized35' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized35' (21#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'ucrc_ser' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:131' bound to instance 'crc_unit' of component 'ucrc_ser' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:689]
INFO: [Synth 8-638] synthesizing module 'ucrc_ser__parameterized37' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
	Parameter POLYNOMIAL bound to: 16'b0001000000100001 
	Parameter INIT_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'ucrc_ser__parameterized37' (21#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/ucrc_pack.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'sd_card_data_unit' (22#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:637]
INFO: [Synth 8-256] done synthesizing module 'sd_card_emulator' (23#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:1350]
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 65536 - type: integer 
	Parameter FILL_LEVEL_BITS bound to: 16 - type: integer 
	Parameter PF_FULL_POINT bound to: 65535 - type: integer 
	Parameter PF_FLAG_POINT bound to: 512 - type: integer 
	Parameter PF_EMPTY_POINT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'swiss_army_fifo_cdc' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/fifo_pack.vhd:888' bound to instance 'fifo_from_mmc' of component 'swiss_army_fifo_cdc' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2837]
INFO: [Synth 8-638] synthesizing module 'swiss_army_fifo_cdc' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/fifo_pack.vhd:928]
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 65536 - type: integer 
	Parameter FILL_LEVEL_BITS bound to: 16 - type: integer 
	Parameter PF_FULL_POINT bound to: 65535 - type: integer 
	Parameter PF_FLAG_POINT bound to: 512 - type: integer 
	Parameter PF_EMPTY_POINT bound to: 1 - type: integer 
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WRITETHRU bound to: 0 - type: integer 
	Parameter USE_FILE bound to: 0 - type: integer 
	Parameter INIT_VAL bound to: 0 - type: integer 
	Parameter INIT_SEL bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: .\foo.txt - type: string 
	Parameter FIL_WIDTH bound to: 32 - type: integer 
	Parameter ADR_WIDTH bound to: 16 - type: integer 
	Parameter DAT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'swiss_army_ram' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:343' bound to instance 'fifo_ram' of component 'swiss_army_ram' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/fifo_pack.vhd:973]
INFO: [Synth 8-638] synthesizing module 'swiss_army_ram__parameterized5' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:372]
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WRITETHRU bound to: 0 - type: integer 
	Parameter USE_FILE bound to: 0 - type: integer 
	Parameter INIT_VAL bound to: 0 - type: integer 
	Parameter INIT_SEL bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: .\foo.txt - type: string 
	Parameter FIL_WIDTH bound to: 32 - type: integer 
	Parameter ADR_WIDTH bound to: 16 - type: integer 
	Parameter DAT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swiss_army_ram__parameterized5' (23#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:372]
INFO: [Synth 8-256] done synthesizing module 'swiss_army_fifo_cdc' (24#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/fifo_pack.vhd:928]
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 65536 - type: integer 
	Parameter FILL_LEVEL_BITS bound to: 16 - type: integer 
	Parameter PF_FULL_POINT bound to: 65535 - type: integer 
	Parameter PF_FLAG_POINT bound to: 512 - type: integer 
	Parameter PF_EMPTY_POINT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'swiss_army_fifo_cdc' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/fifo_pack.vhd:888' bound to instance 'fifo_to_mmc' of component 'swiss_army_fifo_cdc' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2877]
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WRITETHRU bound to: 0 - type: integer 
	Parameter USE_FILE bound to: 0 - type: integer 
	Parameter INIT_VAL bound to: 18 - type: integer 
	Parameter INIT_SEL bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: .\foo.txt - type: string 
	Parameter FIL_WIDTH bound to: 32 - type: integer 
	Parameter ADR_WIDTH bound to: 9 - type: integer 
	Parameter DAT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'swiss_army_ram' declared at 'C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:343' bound to instance 'pipe_ram' of component 'swiss_army_ram' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'swiss_army_ram__parameterized7' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:372]
	Parameter USE_BRAM bound to: 1 - type: integer 
	Parameter WRITETHRU bound to: 0 - type: integer 
	Parameter USE_FILE bound to: 0 - type: integer 
	Parameter INIT_VAL bound to: 18 - type: integer 
	Parameter INIT_SEL bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: .\foo.txt - type: string 
	Parameter FIL_WIDTH bound to: 32 - type: integer 
	Parameter ADR_WIDTH bound to: 9 - type: integer 
	Parameter DAT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swiss_army_ram__parameterized7' (24#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/block_ram_pack.vhd:372]
INFO: [Synth 8-256] done synthesizing module 'mmc_data_pipe' (25#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:2760]
WARNING: [Synth 8-614] signal 'opc_rsp_ready' is read in the process but is not in the sensitivity list [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1896]
WARNING: [Synth 8-3848] Net opc_status in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:992]
WARNING: [Synth 8-3848] Net opc_enable_o in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:768]
WARNING: [Synth 8-3848] Net opc_fif_dat_o in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:769]
WARNING: [Synth 8-3848] Net opc_fif_rmt_o in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:771]
WARNING: [Synth 8-3848] Net opc_rd_cnt_o in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:772]
WARNING: [Synth 8-3848] Net opc_sys_st_o in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:774]
WARNING: [Synth 8-3848] Net opc_rspf_mt_o in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:779]
WARNING: [Synth 8-3848] Net opc_rspf_fl_o in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:780]
WARNING: [Synth 8-3848] Net opc_rsp_cnt_o in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:783]
WARNING: [Synth 8-3848] Net opc_counter in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:991]
WARNING: [Synth 8-3848] Net opc_state in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:993]
WARNING: [Synth 8-3848] Net opc_system_state in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:989]
WARNING: [Synth 8-3848] Net opc_system_mode in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:990]
WARNING: [Synth 8-3848] Net opc_frq_pwr_status in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:994]
WARNING: [Synth 8-3848] Net opc_phs_pls_status in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:996]
WARNING: [Synth 8-3848] Net opc_rsp_ready in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1001]
WARNING: [Synth 8-3848] Net s_fif_we in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:872]
WARNING: [Synth 8-3848] Net s_fif_wr in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1003]
WARNING: [Synth 8-3848] Net s_fif_rd in module/entity mmc_tester does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:871]
INFO: [Synth 8-256] done synthesizing module 'mmc_tester' (26#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:813]
WARNING: [Synth 8-689] width (1) of port connection 'led_o' does not match port width (16) of module 'mmc_tester' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:591]
WARNING: [Synth 8-689] width (10) of port connection 'opc_rsp_cnt_o' does not match port width (16) of module 'mmc_tester' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:631]
WARNING: [Synth 8-350] instance 'mmc_tester_0' of module 'mmc_tester' requires 56 connections, but only 55 given [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:580]
INFO: [Synth 8-638] synthesizing module 'opcodes' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:62]
	Parameter RSP_FILL_LEVEL_BITS bound to: 10 - type: integer 
	Parameter HUNDRED_MS bound to: 10000000 - type: integer 
	Parameter TWOFIFTY_MS bound to: 50000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:684]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'opcodes' (27#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:62]
WARNING: [Synth 8-689] width (1) of port connection 'fifo_dat_i' does not match port width (8) of module 'opcodes' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:676]
INFO: [Synth 8-638] synthesizing module 'spi' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/spi_master.v:95]
	Parameter CLK_DIV bound to: 3 - type: integer 
	Parameter IDLE_COUNTER bound to: 1 - type: integer 
	Parameter STATE_SIZE bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT_HALF bound to: 2'b01 
	Parameter TRANSFER bound to: 2'b10 
	Parameter IDLE_WAIT bound to: 3'b011 
INFO: [Synth 8-256] done synthesizing module 'spi' (28#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/spi_master.v:95]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:782]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart.v:33]
	Parameter VRSN bound to: 16'b0001000000000011 
	Parameter I2C_DIV bound to: 254 - type: integer 
	Parameter SPI_DIV bound to: 101 - type: integer 
	Parameter REF_DIV bound to: 50 - type: integer 
	Parameter BAUD_DIV bound to: 884 - type: integer 
	Parameter UART_IDLE bound to: 8'b00000000 
	Parameter UART_SEND_PROMPT bound to: 8'b00000001 
	Parameter UART_SEND_CR bound to: 8'b00000010 
	Parameter UART_SEND_LF bound to: 8'b00000011 
	Parameter UART_GETSTAT0 bound to: 8'b00010000 
	Parameter UART_GETSTAT1 bound to: 8'b00010001 
	Parameter UART_GETSTAT2 bound to: 8'b00010010 
	Parameter UART_GETSTAT3 bound to: 8'b00010011 
	Parameter UART_GETSTAT4 bound to: 8'b00010100 
	Parameter UART_GETSTAT5 bound to: 8'b00010101 
	Parameter UART_GETSTAT6 bound to: 8'b00010110 
	Parameter UART_GETSTAT7 bound to: 8'b00010111 
	Parameter UART_SETCTL0 bound to: 8'b00100000 
	Parameter UART_SETCTL1 bound to: 8'b00100001 
	Parameter UART_SETCTL2 bound to: 8'b00100010 
	Parameter UART_SETCTL3 bound to: 8'b00100011 
	Parameter UART_SETCTL4 bound to: 8'b00100100 
	Parameter UART_SETCTL5 bound to: 8'b00100101 
	Parameter UART_SETCTL6 bound to: 8'b00100110 
	Parameter UART_SETCTL7 bound to: 8'b00100111 
	Parameter UART_GETOPC0 bound to: 8'b00110000 
	Parameter UART_GETOPC1 bound to: 8'b00110001 
	Parameter UART_GETOPC2 bound to: 8'b00110010 
	Parameter UART_GETOPC3 bound to: 8'b00110011 
	Parameter UART_GETOPC4 bound to: 8'b00110100 
	Parameter UART_GETOPC5 bound to: 8'b00110101 
	Parameter UART_GETOPC6 bound to: 8'b00110110 
	Parameter UART_GETOPC7 bound to: 8'b00110111 
	Parameter UART_GETPTN0 bound to: 8'b00111000 
	Parameter UART_GETPTN1 bound to: 8'b00111001 
	Parameter UART_GETPTN2 bound to: 8'b00111010 
	Parameter UART_GETPTN3 bound to: 8'b00111011 
	Parameter UART_GETPTN4 bound to: 8'b00111100 
	Parameter UART_GETPTN5 bound to: 8'b00111101 
	Parameter UART_GETPTN6 bound to: 8'b00111110 
	Parameter UART_GETPTN7 bound to: 8'b00111111 
	Parameter UART_PTNUSC bound to: 8'b11110100 
	Parameter UART_GETARG3 bound to: 8'b11110000 
	Parameter UART_GETARG2 bound to: 8'b11110001 
	Parameter UART_GETARG1 bound to: 8'b11110010 
	Parameter UART_GETARG0 bound to: 8'b11110011 
	Parameter UART_GETVER0 bound to: 8'b01000000 
	Parameter UART_GETVER1 bound to: 8'b01000001 
	Parameter UART_GETVER2 bound to: 8'b01000010 
	Parameter UART_GETVER3 bound to: 8'b01000011 
	Parameter UART_BADCHAR bound to: 8'b11110101 
	Parameter UART_TEST0 bound to: 8'b11111000 
	Parameter UART_TEST1 bound to: 8'b11111001 
	Parameter UART_TEST2 bound to: 8'b11111010 
	Parameter UART_CHAR_CR bound to: 8'b00001101 
	Parameter UART_CHAR_LF bound to: 8'b00001010 
	Parameter UART_CHAR_GT bound to: 8'b00111110 
	Parameter UART_CHAR_WTF bound to: 8'b00111111 
	Parameter UART_CHAR_USC bound to: 8'b01011111 
	Parameter UART_CHAR_UV bound to: 8'b01010110 
	Parameter UART_CHAR_LV bound to: 8'b01110110 
	Parameter UART_CHAR_UR bound to: 8'b01010010 
	Parameter UART_CHAR_LR bound to: 8'b01110010 
	Parameter UART_CHAR_UB bound to: 8'b01000010 
	Parameter UART_CHAR_LB bound to: 8'b01100010 
	Parameter UART_CHAR_UL bound to: 8'b01001100 
	Parameter UART_CHAR_LL bound to: 8'b01101100 
	Parameter UART_CHAR_UW bound to: 8'b01010111 
	Parameter UART_CHAR_LW bound to: 8'b01110111 
	Parameter UART_CHAR_UX bound to: 8'b01011000 
	Parameter UART_CHAR_LX bound to: 8'b01111000 
	Parameter UART_CHAR_UC bound to: 8'b01000011 
	Parameter UART_CHAR_LC bound to: 8'b01100011 
	Parameter UART_CHAR_US bound to: 8'b01010011 
	Parameter UART_CHAR_LS bound to: 8'b01110011 
	Parameter UART_CHAR_OK0 bound to: 8'b01001111 
	Parameter UART_CHAR_OK1 bound to: 8'b01001011 
	Parameter UART_CHAR_OK2 bound to: 8'b00100001 
INFO: [Synth 8-638] synthesizing module 'rcvr' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/rcvr.v:24]
	Parameter BAUD_DIV bound to: 884 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rcvr' (29#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/rcvr.v:24]
INFO: [Synth 8-638] synthesizing module 'xmtr' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/xmtr.v:24]
	Parameter BAUD_DIV bound to: 884 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xmtr' (30#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/xmtr.v:24]
INFO: [Synth 8-256] done synthesizing module 'uart' (31#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart.v:33]
WARNING: [Synth 8-3848] Net TRIG_OUT in module/entity s4 does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:191]
WARNING: [Synth 8-3848] Net CONV in module/entity s4 does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:235]
WARNING: [Synth 8-3848] Net ADC_SCLK in module/entity s4 does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:236]
WARNING: [Synth 8-3848] Net SPI_MISO in module/entity s4 does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:743]
WARNING: [Synth 8-3848] Net opc_fif_dat_w in module/entity s4 does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:676]
WARNING: [Synth 8-3848] Net opc_fifo_rfl_w in module/entity s4 does not have driver. [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:318]
INFO: [Synth 8-256] done synthesizing module 's4' (32#1) [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:171]
WARNING: [Synth 8-3917] design s4 has port MMC_IRQn driven by constant 0
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_enable_o
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_fif_dat_o[7]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_fif_dat_o[6]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_fif_dat_o[5]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_fif_dat_o[4]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_fif_dat_o[3]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_fif_dat_o[2]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_fif_dat_o[1]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_fif_dat_o[0]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_fif_rmt_o
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[15]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[14]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[13]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[12]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[11]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[10]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[9]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[8]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[7]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[6]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[5]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[4]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[3]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[2]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[1]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rd_cnt_o[0]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[15]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[14]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[13]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[12]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[11]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[10]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[9]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[8]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[7]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[6]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[5]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[4]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[3]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[2]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[1]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_sys_st_o[0]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rspf_mt_o
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rspf_fl_o
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[15]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[14]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[13]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[12]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[11]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[10]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[9]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[8]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[7]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[6]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[5]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[4]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[3]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[2]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[1]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rsp_cnt_o[0]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_fif_ren_i
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[31]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[30]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[29]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[28]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[27]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[26]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[25]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[24]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[23]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[22]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[21]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[20]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[19]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[18]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[17]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[16]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[15]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[14]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[13]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[12]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[11]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[10]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[9]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[8]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[7]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[6]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[5]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[4]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[3]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[2]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[1]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_mode_i[0]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rspf_i[7]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rspf_i[6]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rspf_i[5]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rspf_i[4]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rspf_i[3]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rspf_i[2]
WARNING: [Synth 8-3331] design mmc_tester has unconnected port opc_rspf_i[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:04 ; elapsed = 00:05:19 . Memory (MB): peak = 654.215 ; gain = 444.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mmc_slave:wr_en_i to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1830]
WARNING: [Synth 8-3295] tying undriven pin mmc_slave:wr_dat_i[7] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1830]
WARNING: [Synth 8-3295] tying undriven pin mmc_slave:wr_dat_i[6] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1830]
WARNING: [Synth 8-3295] tying undriven pin mmc_slave:wr_dat_i[5] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1830]
WARNING: [Synth 8-3295] tying undriven pin mmc_slave:wr_dat_i[4] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1830]
WARNING: [Synth 8-3295] tying undriven pin mmc_slave:wr_dat_i[3] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1830]
WARNING: [Synth 8-3295] tying undriven pin mmc_slave:wr_dat_i[2] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1830]
WARNING: [Synth 8-3295] tying undriven pin mmc_slave:wr_dat_i[1] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1830]
WARNING: [Synth 8-3295] tying undriven pin mmc_slave:wr_dat_i[0] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1830]
WARNING: [Synth 8-3295] tying undriven pin mmc_slave:rd_en_i to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/mmc_test_pack.vhd:1830]
WARNING: [Synth 8-3295] tying undriven pin mmc_tester_0:switch_i[7] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:580]
WARNING: [Synth 8-3295] tying undriven pin mmc_tester_0:switch_i[6] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:580]
WARNING: [Synth 8-3295] tying undriven pin mmc_tester_0:switch_i[5] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:580]
WARNING: [Synth 8-3295] tying undriven pin mmc_tester_0:switch_i[4] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:580]
WARNING: [Synth 8-3295] tying undriven pin mmc_tester_0:switch_i[3] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:580]
WARNING: [Synth 8-3295] tying undriven pin mmc_tester_0:switch_i[2] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:580]
WARNING: [Synth 8-3295] tying undriven pin mmc_tester_0:switch_i[1] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:580]
WARNING: [Synth 8-3295] tying undriven pin mmc_tester_0:switch_i[0] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:580]
WARNING: [Synth 8-3295] tying undriven pin opcode_processor:fifo_dat_i[0] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:670]
WARNING: [Synth 8-3295] tying undriven pin opcode_processor:fifo_rd_count_i[9] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:670]
WARNING: [Synth 8-3295] tying undriven pin opcode_processor:fifo_rd_count_i[8] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:670]
WARNING: [Synth 8-3295] tying undriven pin opcode_processor:fifo_rd_count_i[7] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:670]
WARNING: [Synth 8-3295] tying undriven pin opcode_processor:fifo_rd_count_i[6] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:670]
WARNING: [Synth 8-3295] tying undriven pin opcode_processor:fifo_rd_count_i[5] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:670]
WARNING: [Synth 8-3295] tying undriven pin opcode_processor:fifo_rd_count_i[4] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:670]
WARNING: [Synth 8-3295] tying undriven pin opcode_processor:fifo_rd_count_i[3] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:670]
WARNING: [Synth 8-3295] tying undriven pin opcode_processor:fifo_rd_count_i[2] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:670]
WARNING: [Synth 8-3295] tying undriven pin opcode_processor:fifo_rd_count_i[1] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:670]
WARNING: [Synth 8-3295] tying undriven pin opcode_processor:fifo_rd_count_i[0] to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:670]
WARNING: [Synth 8-3295] tying undriven pin syn_spi:miso to constant 0 [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/s4.v:753]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:06 ; elapsed = 00:05:20 . Memory (MB): peak = 654.215 ; gain = 444.027
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/github/FPGA/Coop/S4/S4.srcs/constr_1/s4.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//set_property' is not supported in the xdc constraint file. [C:/work/github/FPGA/Coop/S4/S4.srcs/constr_1/s4.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command '//create_clock' is not supported in the xdc constraint file. [C:/work/github/FPGA/Coop/S4/S4.srcs/constr_1/s4.xdc:13]
CRITICAL WARNING: [Designutils 20-1307] Command '//set_property' is not supported in the xdc constraint file. [C:/work/github/FPGA/Coop/S4/S4.srcs/constr_1/s4.xdc:14]
wrong # args: should be "set varName ?newValue?"
wrong # args: should be "set varName ?newValue?"
wrong # args: should be "set varName ?newValue?"
wrong # args: should be "set varName ?newValue?"
wrong # args: should be "set varName ?newValue?"
wrong # args: should be "set varName ?newValue?"
wrong # args: should be "set varName ?newValue?"
wrong # args: should be "set varName ?newValue?"
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-1307] Command '//create_clock' is not supported in the xdc constraint file. [C:/work/github/FPGA/Coop/S4/S4.srcs/constr_1/s4.xdc:64]
Finished Parsing XDC File [C:/work/github/FPGA/Coop/S4/S4.srcs/constr_1/s4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/work/github/FPGA/Coop/S4/S4.srcs/constr_1/s4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/s4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/s4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 780.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:16 ; elapsed = 00:05:31 . Memory (MB): peak = 780.633 ; gain = 570.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:16 ; elapsed = 00:05:31 . Memory (MB): peak = 780.633 ; gain = 570.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:16 ; elapsed = 00:05:31 . Memory (MB): peak = 780.633 ; gain = 570.445
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/auto_baud_pack.vhd:265]
INFO: [Synth 8-5544] ROM "half_measurement" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "target_bit_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_bcnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'async_rx_sqclk'
INFO: [Synth 8-5544] ROM "rx_bcnt_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_bcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_sr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cmd_echo_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "watchdog_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rst_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_done_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "msg_pointer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msg_pointer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "msg_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msg_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msg_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "msg_pointer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "msg_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_ptr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_ptr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "comment_area" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "command" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qty_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dat_sr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_adr_sr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_adr_sr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_dat_digit_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_done_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_empty" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'serial_state_reg' in module 'sd_cmd_host'
INFO: [Synth 8-5545] ROM "sd_cmd_oe_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "cmd_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crc_rst_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sd_cmd_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sd_cmd_oe_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "serial_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_dat_oe_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_rst_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_dat_we_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_index" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bustest_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "crc_ok_l" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sd_dat_oe_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "crc_rst_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_dat_we_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_index" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bustest_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "crc_ok_l" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "transf_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_dat_rd_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_cycles" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bustest_res_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bustest_w" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_raw_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sd_dat_busy_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sd_dat_oe_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_rst_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_dat_we_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_dat_rd_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_index" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bustest_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sd_dat_busy_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sd_dat_oe_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "crc_rst_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_dat_we_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_dat_rd_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_index" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bustest_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "crc_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "transf_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_dat_rd_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_cycles" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'r5_start_reg' into 'r4_start_reg' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:1693]
INFO: [Synth 8-4471] merging register 'r4_reg_we_reg' into 'r4_start_reg' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:1697]
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ext_csd_reg_adr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r1_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r2_cid_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r3_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "card_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "r4_reg_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r4_reg_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "card_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "card_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ext_csd_reg_adr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r1_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r2_cid_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r3_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "card_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "r4_reg_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r4_reg_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "card_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reported_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r4_reg_dat_wr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "card_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "card_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "card_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "card_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "card_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "card_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "card_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "card_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "card_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "card_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "card_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "card_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/fifo_pack.vhd:962]
INFO: [Synth 8-5546] ROM "fifo_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tlm_code_byte" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "led_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'rsp_data_reg[14][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[13][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[12][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[11][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[10][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[9][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[8][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[7][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[6][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[5][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[4][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[3][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[2][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[1][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-4471] merging register 'rsp_data_reg[0][7:0]' into 'rsp_data_reg[15][7:0]' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/opcodes.v:262]
INFO: [Synth 8-5546] ROM "opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "fifo_rd_en_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "status_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "blk_rsp_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rsp_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctr_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mosi_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_10_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cmdState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_char" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "refclkstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'spi_state_reg' in module 's4'
INFO: [Synth 8-5544] ROM "dbg_spi_busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
           check_start_1 |                              001 |                              001
           check_start_2 |                              010 |                              010
               recv_data |                              011 |                              011
               post_recv |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'async_rx_sqclk'
INFO: [Synth 8-3971] The signal ram1_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram1_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
               setup_crc |                              010 |                              010
                   write |                              011 |                              011
               read_wait |                              100 |                              100
                    read |                              101 |                              101
               finish_wr |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'serial_state_reg' using encoding 'sequential' in module 'sd_cmd_host'
INFO: [Synth 8-3971] The signal ram1_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'r4_reg_dat_wr_reg' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:1694]
WARNING: [Synth 8-327] inferring latch for variable 'r4_reg_adr_reg' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:1695]
WARNING: [Synth 8-327] inferring latch for variable 'r4_status_reg' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/sd_card_pack.vhd:1696]
INFO: [Synth 8-3971] The signal ram1_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram1_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE1 |                              001 |                             0010
                 iSTATE2 |                              010 |                             0011
                 iSTATE3 |                              011 |                             0100
                 iSTATE4 |                              100 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_state_reg' using encoding 'sequential' in module 's4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:25 ; elapsed = 00:05:40 . Memory (MB): peak = 780.633 ; gain = 570.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 17    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     15 Bit       Adders := 16    
	   3 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 33    
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     15 Bit         XORs := 32    
	   2 Input      8 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 18    
	   2 Input      1 Bit         XORs := 32    
	   8 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               46 Bit    Registers := 1     
	               40 Bit    Registers := 5     
	               32 Bit    Registers := 21    
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 35    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 68    
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 190   
+---RAMs : 
	             512K Bit         RAMs := 2     
	             128K Bit         RAMs := 2     
	               4K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   7 Input    128 Bit        Muxes := 2     
	   9 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	  15 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 4     
	  29 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   7 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 2     
	  29 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 45    
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 3     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 12    
	   5 Input     14 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   9 Input     13 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 12    
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   4 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 65    
	   3 Input      8 Bit        Muxes := 9     
	  11 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	  15 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  42 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 29    
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	  15 Input      7 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 45    
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 4     
	  11 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 34    
	  11 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 33    
	   3 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 4     
	  14 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  42 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 26    
	   3 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 4     
	  42 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 577   
	   4 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 32    
	  29 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 25    
	  33 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 20    
	  11 Input      1 Bit        Muxes := 50    
	  13 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 19    
	  16 Input      1 Bit        Muxes := 32    
	  15 Input      1 Bit        Muxes := 9     
	  42 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module s4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 8     
Module auto_baud_with_tracking 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module async_tx_sqclk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module async_rx_sqclk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 9     
	   5 Input     14 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 12    
Module ascii_syscon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  29 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  29 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 17    
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  29 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  29 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
	  29 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
	  33 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module async_syscon 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module flancter_rising_pulseout 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 8     
Module ucrc_ser 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module mmc_test_cmd_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module dds_constant_squarewave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module swiss_army_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module swiss_army_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
Module swiss_army_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module dds_squarewave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module sd_cmd_host 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   7 Input    128 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 14    
Module ucrc_ser__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sd_data_8bit_host 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 4     
	  11 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	  15 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 37    
	  11 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sd_controller_8bit_bram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 2     
Module swiss_army_ram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sd_card_cmd_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               46 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sd_card_responder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module sd_card_responder__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module sd_card_responder__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module sd_card_responder__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module ucrc_ser__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ucrc_ser__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sd_card_data_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   3 Input     15 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  11 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
	  11 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module sd_card_emulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   9 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 6     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 145   
	   8 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 2     
Module swiss_army_ram__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module swiss_army_fifo_cdc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module swiss_army_ram__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module mmc_data_pipe 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mmc_tester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 19    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     13 Bit        Muxes := 1     
	   9 Input     13 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 3     
Module opcodes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  15 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	  15 Input      7 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 15    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 57    
	   3 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
Module spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module rcvr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xmtr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 24    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 25    
	  42 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  42 Input      3 Bit        Muxes := 1     
	  42 Input      2 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rx1/rx_clk_r1_reg' into 'tx1/tx_clk_r1_reg' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:560]
INFO: [Synth 8-4471] merging register 'rx1/rx_clk_r2_reg' into 'tx1/tx_clk_r2_reg' [C:/work/github/FPGA/Coop/S4/S4.srcs/sources_1/uart_sqclk_pack.vhd:561]
INFO: [Synth 8-5546] ROM "comment_area" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msg_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "watchdog_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_ptr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc0/match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "hwdbg_uart/cmdState" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3917] design s4 has port MMC_IRQn driven by constant 0
INFO: [Synth 8-3971] The signal host_0_bram_0/ram1_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ext_csd_ram/ram1_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal pipe_ram/ram1_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hwdbg_uart/tx_char_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/shift_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/uinttmp_reg[31] )
INFO: [Synth 8-3886] merging instance 'opcode_processor/next_state_reg[5]' (FDRE) to 'opcode_processor/next_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'opcode_processor/next_state_reg[6]' (FDRE) to 'opcode_processor/next_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'opcode_processor/next_state_reg[4]' (FDRE) to 'opcode_processor/opcode_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/blk_rsp_done_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/next_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/next_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\opcode_processor/next_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/rsp_length_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/rsp_length_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/rsp_length_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/rsp_length_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/rsp_length_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/rsp_length_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/rsp_length_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/rsp_length_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/rsp_length_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/rsp_length_reg[6] )
INFO: [Synth 8-3886] merging instance 'opcode_processor/opcode_reg[5]' (FDRE) to 'opcode_processor/opcode_reg[0]'
INFO: [Synth 8-3886] merging instance 'opcode_processor/opcode_reg[6]' (FDRE) to 'opcode_processor/opcode_reg[0]'
INFO: [Synth 8-3886] merging instance 'opcode_processor/opcode_reg[4]' (FDRE) to 'opcode_processor/opcode_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/mode_o_reg[31] )
INFO: [Synth 8-3886] merging instance 'opcode_processor/opcode_reg[1]' (FDRE) to 'opcode_processor/opcode_reg[0]'
INFO: [Synth 8-3886] merging instance 'opcode_processor/opcode_reg[0]' (FDRE) to 'opcode_processor/opcode_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/length_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/length_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/length_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/length_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/length_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/length_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/length_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/length_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/length_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/length_reg[1] )
INFO: [Synth 8-3886] merging instance 'opcode_processor/opcode_reg[2]' (FDRE) to 'opcode_processor/opcode_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/opcode_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/state_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\opcode_processor/opcode_counter_o_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[0]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[1]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[2]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[3]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[4]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[7]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[8]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[9]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[10]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[11]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[12]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[13]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[14]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[15]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[16]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[17]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[18]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[19]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[20]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[21]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[22]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[23]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[24]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[25]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[26]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[27]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[28]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[29]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[30]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/response_3_o_reg[5]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/response_3_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/response_3_o_reg[4]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/response_3_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/response_3_o_reg[3]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/response_3_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/response_3_o_reg[7]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/response_3_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/response_3_o_reg[6]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/response_3_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/response_3_o_reg[2]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/response_3_o_reg[0]'
WARNING: [Synth 8-3332] Sequential element (uart1/rx1/rx_sr_reg[8]) is unused and will be removed from module async_syscon.
WARNING: [Synth 8-3332] Sequential element (syscon1/cmd_done_o_reg) is unused and will be removed from module async_syscon.
WARNING: [Synth 8-3332] Sequential element (tx_clk_r1_reg) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_clk_r2_reg) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_done_reg) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_bcnt_reg[3]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_bcnt_reg[2]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_bcnt_reg[1]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_bcnt_reg[0]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_sr_reg[9]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_sr_reg[8]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_sr_reg[7]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_sr_reg[6]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_sr_reg[5]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_sr_reg[4]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_sr_reg[3]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_sr_reg[2]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_sr_reg[1]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_sr_reg[0]) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (tx_stream_reg) is unused and will be removed from module async_tx_sqclk.
WARNING: [Synth 8-3332] Sequential element (crc0/match_o_reg) is unused and will be removed from module sd_cmd_host.
WARNING: [Synth 8-3332] Sequential element (resp_len_reg[31]) is unused and will be removed from module sd_cmd_host.
WARNING: [Synth 8-3332] Sequential element (cmd_buff_reg[39]) is unused and will be removed from module sd_cmd_host.
WARNING: [Synth 8-3332] Sequential element (resp_buff_reg[127]) is unused and will be removed from module sd_cmd_host.
WARNING: [Synth 8-3332] Sequential element (resp_buff_reg[126]) is unused and will be removed from module sd_cmd_host.
WARNING: [Synth 8-3332] Sequential element (response_3_o_reg[1]) is unused and will be removed from module sd_cmd_host.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[0].crc_unit/match_o_reg) is unused and will be removed from module sd_data_8bit_host.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[1].crc_unit/match_o_reg) is unused and will be removed from module sd_data_8bit_host.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[2].crc_unit/match_o_reg) is unused and will be removed from module sd_data_8bit_host.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[3].crc_unit/match_o_reg) is unused and will be removed from module sd_data_8bit_host.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[4].crc_unit/match_o_reg) is unused and will be removed from module sd_data_8bit_host.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[5].crc_unit/match_o_reg) is unused and will be removed from module sd_data_8bit_host.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[6].crc_unit/match_o_reg) is unused and will be removed from module sd_data_8bit_host.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[7].crc_unit/match_o_reg) is unused and will be removed from module sd_data_8bit_host.
WARNING: [Synth 8-3332] Sequential element (data_int_status_reg_reg[2]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[31]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[30]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[29]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[28]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[27]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[26]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[25]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[24]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[23]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[22]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[21]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[20]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[19]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[18]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[17]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[16]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[15]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (offset_reg[14]) is unused and will be removed from module sd_controller_8bit_bram.
WARNING: [Synth 8-3332] Sequential element (rx_sr_reg[45]) is unused and will be removed from module sd_card_cmd_rx.
WARNING: [Synth 8-3332] Sequential element (cmd_raw_l_reg[47]) is unused and will be removed from module sd_card_cmd_rx.
WARNING: [Synth 8-3332] Sequential element (cmd_raw_l_reg[7]) is unused and will be removed from module sd_card_cmd_rx.
WARNING: [Synth 8-3332] Sequential element (cmd_raw_l_reg[6]) is unused and will be removed from module sd_card_cmd_rx.
WARNING: [Synth 8-3332] Sequential element (cmd_raw_l_reg[5]) is unused and will be removed from module sd_card_cmd_rx.
WARNING: [Synth 8-3332] Sequential element (cmd_raw_l_reg[4]) is unused and will be removed from module sd_card_cmd_rx.
WARNING: [Synth 8-3332] Sequential element (cmd_raw_l_reg[3]) is unused and will be removed from module sd_card_cmd_rx.
WARNING: [Synth 8-3332] Sequential element (cmd_raw_l_reg[2]) is unused and will be removed from module sd_card_cmd_rx.
WARNING: [Synth 8-3332] Sequential element (cmd_raw_l_reg[1]) is unused and will be removed from module sd_card_cmd_rx.
WARNING: [Synth 8-3332] Sequential element (cmd_raw_l_reg[0]) is unused and will be removed from module sd_card_cmd_rx.
WARNING: [Synth 8-3332] Sequential element (crc0/crc_reg[6]) is unused and will be removed from module sd_card_responder__parameterized5.
WARNING: [Synth 8-3332] Sequential element (crc0/crc_reg[5]) is unused and will be removed from module sd_card_responder__parameterized5.
WARNING: [Synth 8-3332] Sequential element (crc0/crc_reg[4]) is unused and will be removed from module sd_card_responder__parameterized5.
WARNING: [Synth 8-3332] Sequential element (crc0/crc_reg[3]) is unused and will be removed from module sd_card_responder__parameterized5.
WARNING: [Synth 8-3332] Sequential element (crc0/crc_reg[2]) is unused and will be removed from module sd_card_responder__parameterized5.
WARNING: [Synth 8-3332] Sequential element (crc0/crc_reg[1]) is unused and will be removed from module sd_card_responder__parameterized5.
WARNING: [Synth 8-3332] Sequential element (crc0/crc_reg[0]) is unused and will be removed from module sd_card_responder__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[0].crc_unit/match_o_reg) is unused and will be removed from module sd_card_data_unit.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[1].crc_unit/match_o_reg) is unused and will be removed from module sd_card_data_unit.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[2].crc_unit/match_o_reg) is unused and will be removed from module sd_card_data_unit.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[3].crc_unit/match_o_reg) is unused and will be removed from module sd_card_data_unit.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[4].crc_unit/match_o_reg) is unused and will be removed from module sd_card_data_unit.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[5].crc_unit/match_o_reg) is unused and will be removed from module sd_card_data_unit.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[6].crc_unit/match_o_reg) is unused and will be removed from module sd_card_data_unit.
WARNING: [Synth 8-3332] Sequential element (sd_crc_gen[7].crc_unit/match_o_reg) is unused and will be removed from module sd_card_data_unit.
WARNING: [Synth 8-3332] Sequential element (status_reg[23]) is unused and will be removed from module sd_card_emulator.
WARNING: [Synth 8-3332] Sequential element (status_reg[22]) is unused and will be removed from module sd_card_emulator.
WARNING: [Synth 8-3332] Sequential element (status_reg[12]) is unused and will be removed from module sd_card_emulator.
WARNING: [Synth 8-3332] Sequential element (status_reg[11]) is unused and will be removed from module sd_card_emulator.
WARNING: [Synth 8-3332] Sequential element (status_reg[10]) is unused and will be removed from module sd_card_emulator.
WARNING: [Synth 8-3332] Sequential element (status_reg[9]) is unused and will be removed from module sd_card_emulator.
WARNING: [Synth 8-3332] Sequential element (status_reg[8]) is unused and will be removed from module sd_card_emulator.
WARNING: [Synth 8-3332] Sequential element (t_rx_gdcount_reset/pulse_s_r1_reg) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (t_rx_gdcount_reset/pulse_s_r2_reg) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (t_rx_crc_bdcount_reset/pulse_s_r1_reg) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (t_rx_crc_bdcount_reset/pulse_s_r2_reg) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (t_rx_stp_bdcount_reset/pulse_s_r1_reg) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (t_rx_stp_bdcount_reset/pulse_s_r2_reg) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (t_rx_dat_count_reset/pulse_s_r1_reg) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (t_rx_dat_count_reset/pulse_s_r2_reg) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (reg_dbus_size_reset/pulse_s_r1_reg) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (reg_dbus_size_reset/pulse_s_r2_reg) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (tlm_start_pulser/pulse_s_r1_reg) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (tlm_start_pulser/pulse_s_r2_reg) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (dbg_enables_o_reg[14]) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (dbg_enables_o_reg[13]) is unused and will be removed from module mmc_tester.
WARNING: [Synth 8-3332] Sequential element (dbg_enables_o_reg[5]) is unused and will be removed from module mmc_tester.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/sd_host_0/cmd_host_0/resp_len_reg[5]' (FDCE) to 'mmc_tester_0/sd_host_0/cmd_host_0/cmd_buff_reg[38]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:03 ; elapsed = 00:06:20 . Memory (MB): peak = 780.633 ; gain = 570.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|ascii_syscon | msg_char   | 32x7          | LUT            | 
|ascii_syscon | msg_char   | 32x7          | LUT            | 
+-------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|swiss_army_ram | ram1_reg   | 16 K x 8(READ_FIRST)   | W | R | 16 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|swiss_army_ram | ram1_reg   | 16 K x 8(WRITE_FIRST)  | W | R | 16 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 4      | 
|swiss_army_ram | ram1_reg   | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|swiss_army_ram | ram1_reg   | 64 K x 8(READ_FIRST)   | W | R | 64 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 16     | 
|swiss_army_ram | ram1_reg   | 64 K x 8(READ_FIRST)   | W | R | 64 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 16     | 
|swiss_army_ram | ram1_reg   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+------------------------+-----------+----------------------+-----------------+
|Module Name  | RTL Object             | Inference | Size (Depth x Width) | Primitives      | 
+-------------+------------------------+-----------+----------------------+-----------------+
|async_syscon | syscon1/cmd_buffer_reg | Implied   | 128 x 8              | RAM128X1S x 8   | 
|s4           | hwdbg_uart/tx_fifo_reg | Implied   | 64 x 8               | RAM64M x 3      | 
+-------------+------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:13 ; elapsed = 00:06:30 . Memory (MB): peak = 855.723 ; gain = 645.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:15 ; elapsed = 00:06:32 . Memory (MB): peak = 858.578 ; gain = 648.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'hwdbg_uart/txb_addr_reg_rep[0]' (FDRE) to 'hwdbg_uart/txb_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'hwdbg_uart/txb_addr_reg_rep[1]' (FDRE) to 'hwdbg_uart/txb_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'hwdbg_uart/txb_addr_reg_rep[2]' (FDRE) to 'hwdbg_uart/txb_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'hwdbg_uart/txb_addr_reg_rep[3]' (FDRE) to 'hwdbg_uart/txb_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'hwdbg_uart/txb_addr_reg_rep[4]' (FDRE) to 'hwdbg_uart/txb_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'hwdbg_uart/txb_addr_reg_rep[5]' (FDRE) to 'hwdbg_uart/txb_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/auto_baud1/rx_stream_r1_reg' (FDPE) to 'mmc_tester_0/syscon1/uart1/rx1/rx_stream_r1_reg'
INFO: [Synth 8-3886] merging instance 'mmc_tester_0/syscon1/uart1/rx1/rx_stream_r2_reg' (FDPE) to 'mmc_tester_0/auto_baud1/rx_stream_r2_reg'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_1' (RAMB36E1_5) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_0'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_2' (RAMB36E1_5) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_0'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_3' (RAMB36E1_5) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_0'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_4' (RAMB36E1_5) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_0'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_5' (RAMB36E1_5) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_0'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_6' (RAMB36E1_5) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_0'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_7' (RAMB36E1_5) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_0'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_1' (RAMB36E1_6) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_0'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_2' (RAMB36E1_6) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_0'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_3' (RAMB36E1_6) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_0'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_4' (RAMB36E1_6) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_0'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_5' (RAMB36E1_6) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_0'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_6' (RAMB36E1_6) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_0'
INFO: [Synth 8-223] decloning instance 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_7' (RAMB36E1_6) to 'mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_0'
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/tlm_fifo_unit/fifo_ram/ram1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/tlm_fifo_unit/fifo_ram/ram1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/tlm_fifo_unit/fifo_ram/ram1_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/tlm_fifo_unit/fifo_ram/ram1_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/host_0_bram_0/ram1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/host_0_bram_0/ram1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/host_0_bram_0/ram1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/host_0_bram_0/ram1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/host_0_bram_0/ram1_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/host_0_bram_0/ram1_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/host_0_bram_0/ram1_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/host_0_bram_0/ram1_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/mmc_slave/mmc_1/ext_csd_ram/ram1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/mmc_slave/mmc_1/ext_csd_ram/ram1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/mmc_slave/pipe_ram/ram1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mmc_tester_0/mmc_slave/pipe_ram/ram1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:20 ; elapsed = 00:06:37 . Memory (MB): peak = 904.668 ; gain = 694.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:21 ; elapsed = 00:06:38 . Memory (MB): peak = 904.668 ; gain = 694.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:21 ; elapsed = 00:06:39 . Memory (MB): peak = 904.668 ; gain = 694.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:22 ; elapsed = 00:06:39 . Memory (MB): peak = 904.668 ; gain = 694.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:22 ; elapsed = 00:06:39 . Memory (MB): peak = 904.668 ; gain = 694.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:23 ; elapsed = 00:06:40 . Memory (MB): peak = 904.668 ; gain = 694.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:23 ; elapsed = 00:06:40 . Memory (MB): peak = 904.668 ; gain = 694.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|s4          | mmc_tester_0/mmc_slave/mmc_1/cmd_receiver/rx_sr_reg[6] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     7|
|2     |CARRY4      |   481|
|3     |LUT1        |   976|
|4     |LUT2        |  1057|
|5     |LUT3        |   817|
|6     |LUT4        |  1030|
|7     |LUT5        |   592|
|8     |LUT6        |  1739|
|9     |MMCME2_BASE |     1|
|10    |MUXF7       |   104|
|11    |MUXF8       |    17|
|12    |RAM128X1S   |     8|
|13    |RAM64M      |     3|
|14    |RAMB18E1    |     1|
|15    |RAMB18E1_1  |     1|
|16    |RAMB36E1    |     4|
|17    |RAMB36E1_1  |     1|
|18    |RAMB36E1_2  |     1|
|19    |RAMB36E1_3  |     1|
|20    |RAMB36E1_4  |     1|
|21    |RAMB36E1_5  |     9|
|22    |RAMB36E1_6  |     9|
|23    |SRL16E      |     1|
|24    |XORCY       |     6|
|25    |FDCE        |  2389|
|26    |FDPE        |   544|
|27    |FDRE        |   355|
|28    |FDSE        |    41|
|29    |IBUF        |     3|
|30    |IOBUF       |    10|
|31    |OBUF        |    29|
|32    |OBUFT       |     3|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------------+------+
|      |Instance                           |Module                            |Cells |
+------+-----------------------------------+----------------------------------+------+
|1     |top                                |                                  | 10241|
|2     |  hwdbg_uart                       |uart                              |   425|
|3     |    rcv1                           |rcvr                              |   127|
|4     |    xmt1                           |xmtr                              |    85|
|5     |  mmc_tester_0                     |mmc_tester                        |  9601|
|6     |    auto_baud1                     |auto_baud_with_tracking           |   291|
|7     |    host_0_bram_0                  |swiss_army_ram__parameterized1    |    10|
|8     |    mmc_slave                      |mmc_data_pipe                     |  3264|
|9     |      fifo_from_mmc                |swiss_army_fifo_cdc               |   160|
|10    |        fifo_ram                   |swiss_army_ram__parameterized5_12 |    51|
|11    |      fifo_to_mmc                  |swiss_army_fifo_cdc_7             |   116|
|12    |        fifo_ram                   |swiss_army_ram__parameterized5    |     2|
|13    |      mmc_1                        |sd_card_emulator                  |  2987|
|14    |        R1_responder               |sd_card_responder                 |   138|
|15    |          crc0                     |ucrc_ser_11                       |    29|
|16    |        R2_CID_responder           |sd_card_responder__parameterized1 |   308|
|17    |          crc0                     |ucrc_ser_10                       |    25|
|18    |        R2_CSD_responder           |sd_card_responder__parameterized3 |   306|
|19    |          crc0                     |ucrc_ser_9                        |    23|
|20    |        R3_responder               |sd_card_responder__parameterized5 |   105|
|21    |        cmd_receiver               |sd_card_cmd_rx                    |   457|
|22    |          crc0                     |ucrc_ser_8                        |   202|
|23    |        ext_csd_ram                |swiss_army_ram__parameterized3    |    26|
|24    |        sd_card_d_handler          |sd_card_data_unit                 |  1135|
|25    |          \sd_crc_gen[0].crc_unit  |ucrc_ser__parameterized23         |    35|
|26    |          \sd_crc_gen[1].crc_unit  |ucrc_ser__parameterized25         |    36|
|27    |          \sd_crc_gen[2].crc_unit  |ucrc_ser__parameterized27         |    34|
|28    |          \sd_crc_gen[3].crc_unit  |ucrc_ser__parameterized29         |    34|
|29    |          \sd_crc_gen[4].crc_unit  |ucrc_ser__parameterized31         |    36|
|30    |          \sd_crc_gen[5].crc_unit  |ucrc_ser__parameterized33         |    35|
|31    |          \sd_crc_gen[6].crc_unit  |ucrc_ser__parameterized35         |    38|
|32    |          \sd_crc_gen[7].crc_unit  |ucrc_ser__parameterized37         |    37|
|33    |      pipe_ram                     |swiss_army_ram__parameterized7    |     1|
|34    |    reg_dbus_size_reset            |flancter_rising_pulseout          |    11|
|35    |    sd_host_0                      |sd_controller_8bit_bram           |  3307|
|36    |      cmd_host_0                   |sd_cmd_host                       |  1758|
|37    |        crc0                       |ucrc_ser_6                        |    18|
|38    |      cmd_int_rst_edge_detect      |edge_detector                     |     2|
|39    |      data_int_rst_edge_detect     |edge_detector_5                   |     1|
|40    |      sd_clk_dds                   |dds_squarewave                    |   119|
|41    |      sd_data_host0                |sd_data_8bit_host                 |  1143|
|42    |        \sd_crc_gen[0].crc_unit    |ucrc_ser__parameterized2          |    34|
|43    |        \sd_crc_gen[1].crc_unit    |ucrc_ser__parameterized4          |    35|
|44    |        \sd_crc_gen[2].crc_unit    |ucrc_ser__parameterized6          |    36|
|45    |        \sd_crc_gen[3].crc_unit    |ucrc_ser__parameterized8          |    37|
|46    |        \sd_crc_gen[4].crc_unit    |ucrc_ser__parameterized10         |    34|
|47    |        \sd_crc_gen[5].crc_unit    |ucrc_ser__parameterized12         |    34|
|48    |        \sd_crc_gen[6].crc_unit    |ucrc_ser__parameterized14         |    37|
|49    |        \sd_crc_gen[7].crc_unit    |ucrc_ser__parameterized16         |    36|
|50    |    syscon1                        |async_syscon                      |  1337|
|51    |      syscon1                      |ascii_syscon                      |  1057|
|52    |      uart1                        |uart_sqclk                        |   277|
|53    |        rx1                        |async_rx_sqclk                    |   214|
|54    |        tx1                        |async_tx_sqclk                    |    63|
|55    |    t_rx_crc_bdcount_reset         |flancter_rising_pulseout_0        |    51|
|56    |    t_rx_dat_count_reset           |flancter_rising_pulseout_1        |    52|
|57    |    t_rx_gdcount_reset             |flancter_rising_pulseout_2        |    51|
|58    |    t_rx_stp_bdcount_reset         |flancter_rising_pulseout_3        |    51|
|59    |    test_cmd_receiver              |mmc_test_cmd_rx                   |   204|
|60    |      crc0                         |ucrc_ser                          |    19|
|61    |    tlm_1us_unit                   |dds_constant_squarewave           |   112|
|62    |    tlm_fifo_unit                  |swiss_army_fifo                   |   260|
|63    |      fifo_ram                     |swiss_army_ram                    |    32|
|64    |    tlm_start_pulser               |flancter_rising_pulseout_4        |    10|
|65    |  syn_spi                          |spi                               |    49|
+------+-----------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:23 ; elapsed = 00:06:40 . Memory (MB): peak = 904.668 ; gain = 694.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 699 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:06:30 . Memory (MB): peak = 904.668 ; gain = 568.063
Synthesis Optimization Complete : Time (s): cpu = 00:06:23 ; elapsed = 00:06:40 . Memory (MB): peak = 904.668 ; gain = 694.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
657 Infos, 271 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:25 ; elapsed = 00:06:41 . Memory (MB): peak = 904.668 ; gain = 694.480
INFO: [Common 17-1381] The checkpoint 'C:/work/github/FPGA/Coop/S4/S4.runs/synth_1/s4.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 904.668 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 22 16:06:44 2017...
