
*** Running vivado
    with args -log design_1_sobel_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sobel_0_1.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_sobel_0_1.tcl -notrace
Command: synth_design -top design_1_sobel_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12340 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1072.562 ; gain = 142.086 ; free physical = 471 ; free virtual = 7655
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sobel_0_1' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/synth/design_1_sobel_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'sobel' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:385]
INFO: [Synth 8-638] synthesizing module 'sobel_CONTROL_BUS_s_axi' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_CONTROL_BUS_s_axi.v:201]
INFO: [Synth 8-256] done synthesizing module 'sobel_CONTROL_BUS_s_axi' (1#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi_throttl' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:687]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi_throttl' (2#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi_write' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:1491]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi_fifo' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi_fifo' (3#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi_decoder' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:671]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi_decoder' (4#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:671]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi_fifo__parameterized0' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi_fifo__parameterized0' (4#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi_buffer' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi_buffer' (5#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi_fifo__parameterized1' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi_fifo__parameterized1' (5#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi_fifo__parameterized2' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi_fifo__parameterized2' (5#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:397]
WARNING: [Synth 8-3848] Net AWREGION in module/entity sobel_INPUT_r_m_axi_write does not have driver. [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:1523]
WARNING: [Synth 8-3848] Net WID in module/entity sobel_INPUT_r_m_axi_write does not have driver. [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:1528]
WARNING: [Synth 8-3848] Net WUSER in module/entity sobel_INPUT_r_m_axi_write does not have driver. [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:1532]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi_write' (6#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:1491]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi_read' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:739]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi_fifo__parameterized3' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi_fifo__parameterized3' (6#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi_buffer__parameterized0' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi_buffer__parameterized0' (6#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi_reg_slice' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi_reg_slice' (7#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'sobel_INPUT_r_m_axi_fifo__parameterized4' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi_fifo__parameterized4' (7#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:397]
WARNING: [Synth 8-3848] Net ARREGION in module/entity sobel_INPUT_r_m_axi_read does not have driver. [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi_read' (8#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'sobel_INPUT_r_m_axi' (9#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi_throttl' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:687]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi_throttl' (10#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi_write' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:1491]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi_fifo' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi_fifo' (11#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi_decoder' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:671]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi_decoder' (12#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:671]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi_fifo__parameterized0' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi_fifo__parameterized0' (12#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi_buffer' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi_buffer' (13#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi_fifo__parameterized1' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi_fifo__parameterized1' (13#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi_fifo__parameterized2' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi_fifo__parameterized2' (13#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:397]
WARNING: [Synth 8-3848] Net AWREGION in module/entity sobel_OUTPUT_r_m_axi_write does not have driver. [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:1523]
WARNING: [Synth 8-3848] Net WID in module/entity sobel_OUTPUT_r_m_axi_write does not have driver. [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:1528]
WARNING: [Synth 8-3848] Net WUSER in module/entity sobel_OUTPUT_r_m_axi_write does not have driver. [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:1532]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi_write' (14#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:1491]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi_read' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:739]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi_fifo__parameterized3' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi_fifo__parameterized3' (14#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi_buffer__parameterized0' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi_buffer__parameterized0' (14#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi_reg_slice' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi_reg_slice' (15#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'sobel_OUTPUT_r_m_axi_fifo__parameterized4' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi_fifo__parameterized4' (15#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:397]
WARNING: [Synth 8-3848] Net ARREGION in module/entity sobel_OUTPUT_r_m_axi_read does not have driver. [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi_read' (16#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'sobel_OUTPUT_r_m_axi' (17#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'sobel_image_in' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_image_in.v:66]
INFO: [Synth 8-638] synthesizing module 'sobel_image_in_ram' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_image_in.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_image_in.v:27]
INFO: [Synth 8-256] done synthesizing module 'sobel_image_in_ram' (18#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_image_in.v:9]
INFO: [Synth 8-256] done synthesizing module 'sobel_image_in' (19#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_image_in.v:66]
INFO: [Synth 8-638] synthesizing module 'sobel_image_out' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_image_out.v:46]
INFO: [Synth 8-638] synthesizing module 'sobel_image_out_ram' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_image_out.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_image_out.v:22]
INFO: [Synth 8-256] done synthesizing module 'sobel_image_out_ram' (20#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_image_out.v:9]
INFO: [Synth 8-256] done synthesizing module 'sobel_image_out' (21#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_image_out.v:46]
INFO: [Synth 8-638] synthesizing module 'sobel_sitodp_32s_bkb' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_sitodp_32s_bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'sobel_ap_sitodp_4_no_dsp_32' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/ip/sobel_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/ip/sobel_ap_sitodp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'sobel_ap_sitodp_4_no_dsp_32' (35#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/ip/sobel_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'sobel_sitodp_32s_bkb' (36#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_sitodp_32s_bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'sobel_dsqrt_64ns_cud' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_dsqrt_64ns_cud.v:11]
INFO: [Synth 8-638] synthesizing module 'sobel_ap_dsqrt_29_no_dsp_64' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/ip/sobel_ap_dsqrt_29_no_dsp_64.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/ip/sobel_ap_dsqrt_29_no_dsp_64.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'sobel_ap_dsqrt_29_no_dsp_64' (42#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/ip/sobel_ap_dsqrt_29_no_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'sobel_dsqrt_64ns_cud' (43#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_dsqrt_64ns_cud.v:11]
INFO: [Synth 8-638] synthesizing module 'sobel_mul_mul_11sdEe' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_mul_mul_11sdEe.v:14]
INFO: [Synth 8-638] synthesizing module 'sobel_mul_mul_11sdEe_DSP48_0' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_mul_mul_11sdEe.v:4]
INFO: [Synth 8-256] done synthesizing module 'sobel_mul_mul_11sdEe_DSP48_0' (44#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_mul_mul_11sdEe.v:4]
INFO: [Synth 8-256] done synthesizing module 'sobel_mul_mul_11sdEe' (45#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_mul_mul_11sdEe.v:14]
INFO: [Synth 8-638] synthesizing module 'sobel_mac_muladd_eOg' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_mac_muladd_eOg.v:34]
INFO: [Synth 8-638] synthesizing module 'sobel_mac_muladd_eOg_DSP48_1' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_mac_muladd_eOg.v:10]
INFO: [Synth 8-256] done synthesizing module 'sobel_mac_muladd_eOg_DSP48_1' (46#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_mac_muladd_eOg.v:10]
INFO: [Synth 8-256] done synthesizing module 'sobel_mac_muladd_eOg' (47#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_mac_muladd_eOg.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3044]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3056]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3060]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3062]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3064]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3066]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3068]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3070]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3080]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3218]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3362]
INFO: [Synth 8-256] done synthesizing module 'sobel' (48#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_sobel_0_1' (49#1) [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/synth/design_1_sobel_0_1.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized113 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized113 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized113 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized686 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized686 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized686 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized686 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized686 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized61 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized684 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized684 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized684 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized684 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized684 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized672 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized672 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized672 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized672 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized672 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized670 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized670 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized670 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized670 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized670 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized668 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized668 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized668 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized668 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized668 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized666 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized666 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized666 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized666 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized666 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized682 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized682 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized682 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized682 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized682 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized680 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized680 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized680 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized680 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized680 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized678 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized678 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized678 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized678 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized678 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized676 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized676 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized676 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized676 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized676 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized674 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized674 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized674 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized674 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized674 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized664 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized664 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized664 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized664 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized664 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized662 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized662 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized662 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized662 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized662 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized660 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized660 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized660 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized660 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized660 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized658 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized658 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized658 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized658 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized658 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized656 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized656 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized656 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized656 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized656 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized654 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized654 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized654 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized654 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized654 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized652 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized652 has unconnected port CE
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1254.406 ; gain = 323.930 ; free physical = 280 ; free virtual = 7468
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1254.406 ; gain = 323.930 ; free physical = 280 ; free virtual = 7468
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3657 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/constraints/sobel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/constraints/sobel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.runs/design_1_sobel_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.runs/design_1_sobel_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  FDE => FDRE: 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1607.281 ; gain = 4.000 ; free physical = 132 ; free virtual = 7347
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1607.281 ; gain = 676.805 ; free physical = 144 ; free virtual = 7343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1607.281 ; gain = 676.805 ; free physical = 144 ; free virtual = 7343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1607.281 ; gain = 676.805 ; free physical = 144 ; free virtual = 7343
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_INPUT_r_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel_OUTPUT_r_m_axi.v:485]
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'k_1_s_reg_2322_reg[0:0]' into 'tmp4_reg_2194_reg[10:10]' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3150]
INFO: [Synth 8-4471] merging register 'tmp_7_1_mid2_reg_2373_reg[9:0]' into 'tmp_24_mid2_reg_2154_reg[9:0]' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3156]
INFO: [Synth 8-4471] merging register 'j_cast1_18_reg_2383_reg[18:10]' into 'j_cast1_reg_2164_reg[18:10]' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3220]
INFO: [Synth 8-4471] merging register 'tmp21_reg_2413_reg[10:10]' into 'tmp4_reg_2194_reg[10:10]' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3120]
INFO: [Synth 8-4471] merging register 'offset_fu_212_reg[9:0]' into 'tmp_24_mid2_reg_2154_reg[9:0]' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:3028]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:2481]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:2479]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:2477]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_623_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_660_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_677_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_1_fu_1372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_1389_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_s_fu_1401_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_689_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_10_1_fu_1939_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_1243_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_623_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_660_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_677_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_1_fu_1372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_1389_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_s_fu_1401_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_689_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_10_1_fu_1939_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_1243_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_offset_1_cast1_fu_1959_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "offset_3_fu_1271_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_source_off_fu_1297_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_offset_1_cast_fu_1998_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1607.281 ; gain = 676.805 ; free physical = 136 ; free virtual = 7335
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'tmp_1_1_reg_2328_reg[19:18]' into 'k_1_s_reg_2322_reg[2:1]' [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:1915]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:2876]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:2878]
INFO: [Synth 8-5544] ROM "exitcond2_fu_623_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_1243_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_10_1_fu_1939_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_660_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_677_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_1_fu_1372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_1389_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_s_fu_1401_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_689_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:2876]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/e52d/hdl/verilog/sobel.v:2878]
INFO: [Synth 8-5544] ROM "tmp_10_1_fu_1939_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_660_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_677_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_1_fu_1372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_1389_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_s_fu_1401_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_689_p2" won't be mapped to RAM because it is too sparse
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-3971] The signal sobel_image_in_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_18_reg_2383_reg[0]' (FDE) to 'inst/j_mid2_17_reg_2357_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_18_reg_2383_reg[1]' (FDE) to 'inst/j_mid2_17_reg_2357_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_18_reg_2383_reg[2]' (FDE) to 'inst/j_mid2_17_reg_2357_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_18_reg_2383_reg[3]' (FDE) to 'inst/j_mid2_17_reg_2357_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_18_reg_2383_reg[4]' (FDE) to 'inst/j_mid2_17_reg_2357_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_18_reg_2383_reg[5]' (FDE) to 'inst/j_mid2_17_reg_2357_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_18_reg_2383_reg[6]' (FDE) to 'inst/j_mid2_17_reg_2357_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_18_reg_2383_reg[7]' (FDE) to 'inst/j_mid2_17_reg_2357_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_18_reg_2383_reg[8]' (FDE) to 'inst/j_mid2_17_reg_2357_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_18_reg_2383_reg[9]' (FDE) to 'inst/j_mid2_17_reg_2357_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_reg_2164_reg[0]' (FDE) to 'inst/j_mid2_reg_2138_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_reg_2164_reg[1]' (FDE) to 'inst/j_mid2_reg_2138_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_reg_2164_reg[2]' (FDE) to 'inst/j_mid2_reg_2138_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_reg_2164_reg[3]' (FDE) to 'inst/j_mid2_reg_2138_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_reg_2164_reg[4]' (FDE) to 'inst/j_mid2_reg_2138_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_reg_2164_reg[5]' (FDE) to 'inst/j_mid2_reg_2138_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_reg_2164_reg[6]' (FDE) to 'inst/j_mid2_reg_2138_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_reg_2164_reg[7]' (FDE) to 'inst/j_mid2_reg_2138_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_reg_2164_reg[8]' (FDE) to 'inst/j_mid2_reg_2138_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/j_cast1_reg_2164_reg[9]' (FDE) to 'inst/j_mid2_reg_2138_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast1_reg_2164_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast1_reg_2164_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast1_reg_2164_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast1_reg_2164_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast1_reg_2164_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast1_reg_2164_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast1_reg_2164_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast1_reg_2164_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_24_mid2_reg_2154_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_24_mid2_reg_2154_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_24_mid2_reg_2154_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_24_mid2_reg_2154_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_24_mid2_reg_2154_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_24_mid2_reg_2154_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_24_mid2_reg_2154_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_24_mid2_reg_2154_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_24_mid2_reg_2154_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_24_mid2_reg_2154_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__47' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__54'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__31' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__15' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__55' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__39' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__23' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__7' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__48' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__54'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__32' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__16' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__0' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__49' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__54'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__33' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__17' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__1' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__50' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__54'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__34' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__18' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__2' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__51' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__54'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__35' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__19' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__3' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__52' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__54'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__36' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__20' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__4' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__53' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__54'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__37' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__21' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__5' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__38' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__56' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__40' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__24' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__8' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__57' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__41' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__25' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__9' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__58' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__42' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__26' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__10' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__59' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__43' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__27' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__11' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__60' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__44' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__28' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__12' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__61' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__45' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__29' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__13' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__46' (FDE) to 'inst/image_in_U/i_2_0/sobel_image_in_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sitodp_32s_bkb_U1/din0_buf1_reg[21]' (FD) to 'inst/sobel_sitodp_32s_bkb_U1/din0_buf1_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\sobel_dsqrt_64ns_cud_U2/sobel_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\sobel_dsqrt_64ns_cud_U2/sobel_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\sobel_dsqrt_64ns_cud_U2/sobel_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\sobel_dsqrt_64ns_cud_U2/sobel_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[0]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[1]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[2]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[3]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[4]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[5]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[6]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[7]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[8]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[9]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[10]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[11]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[12] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[12]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[13] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[13]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[14] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[14]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[15]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_1_reg_2328_reg[16] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[16]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[16]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_1_1_reg_2328_reg[17] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[17]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[18]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[19]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_2080_reg[20]' (FDE) to 'inst/tmp_7_cast_reg_2085_reg[20]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_reg_2109_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_3_reg_2288_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_3_reg_2288_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_3_reg_2288_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_3_reg_2288_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_3_reg_2288_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_3_reg_2288_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_3_reg_2288_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_3_reg_2288_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_3_reg_2288_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_3_reg_2288_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_offset_1_cast1_reg_2498_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_3_reg_2288_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp4_reg_2194_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/sobel_OUTPUT_r_m_axi_U/\bus_read/fifo_rreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\source_off_3_cast_reg_2298_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\source_off_3_cast_reg_2298_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\source_off_3_cast_reg_2298_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\source_off_3_cast_reg_2298_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\source_off_3_cast_reg_2298_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\source_off_3_cast_reg_2298_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\source_off_3_cast_reg_2298_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\source_off_3_cast_reg_2298_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[7]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[3]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[2]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[1]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[0]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[7]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[6]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[5]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[4]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[3]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[2]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[1]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[0]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/full_n_reg) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/data_vld_reg) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/empty_n_reg) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[11]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[10]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[9]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[8]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[7]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[6]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[4]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[3]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[2]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[1]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[0]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[2]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[1]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[0]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/data_vld_reg) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/empty_n_reg) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[62]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[61]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[60]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[59]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[58]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[57]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[56]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[55]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[54]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[53]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[52]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[51]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[50]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[49]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[48]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[47]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[46]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[45]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[44]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[43]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[42]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[41]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[40]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[39]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[38]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[37]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[36]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[35]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[34]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[33]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[32]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[29]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[28]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[27]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[26]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[25]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[24]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[23]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[22]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[21]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[20]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[19]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[18]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[17]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[16]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[15]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[14]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[13]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[12]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[11]) is unused and will be removed from module sobel_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[10]) is unused and will be removed from module sobel_INPUT_r_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1607.281 ; gain = 676.805 ; free physical = 324 ; free virtual = 7365
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1607.281 ; gain = 676.805 ; free physical = 148 ; free virtual = 7192
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal sobel_image_in_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1650.984 ; gain = 720.508 ; free physical = 156 ; free virtual = 7052
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/sobel_INPUT_r_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sobel_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_4__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_4__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_5__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_5__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_6__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_6__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_7__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_in_U/sobel_image_in_ram_U/ram_reg_2_7__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_2_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_2_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_2_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_2_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_2_4__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_2_5__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_2_6__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_out_U/sobel_image_out_ram_U/ram_reg_2_7__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1661.398 ; gain = 730.922 ; free physical = 161 ; free virtual = 7050
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1661.398 ; gain = 730.922 ; free physical = 137 ; free virtual = 7049
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1661.398 ; gain = 730.922 ; free physical = 137 ; free virtual = 7049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1661.398 ; gain = 730.922 ; free physical = 139 ; free virtual = 7045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1661.398 ; gain = 730.922 ; free physical = 143 ; free virtual = 7045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1661.398 ; gain = 730.922 ; free physical = 143 ; free virtual = 7045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1661.398 ; gain = 730.922 ; free physical = 143 ; free virtual = 7045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   227|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     2|
|4     |LUT1       |   471|
|5     |LUT2       |   456|
|6     |LUT3       |  2013|
|7     |LUT4       |   231|
|8     |LUT5       |   542|
|9     |LUT6       |   893|
|10    |MUXCY      |  1801|
|11    |MUXF7      |     7|
|12    |RAMB18E1   |     1|
|13    |RAMB18E1_1 |     1|
|14    |RAMB36E1   |    16|
|15    |RAMB36E1_1 |    16|
|16    |RAMB36E1_2 |     8|
|17    |RAMB36E1_3 |    16|
|18    |RAMB36E1_4 |    16|
|19    |RAMB36E1_5 |     8|
|20    |SRL16E     |   175|
|21    |SRLC32E    |    14|
|22    |XORCY      |  1811|
|23    |FDE        |    16|
|24    |FDRE       |  4028|
|25    |FDSE       |     8|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1661.398 ; gain = 730.922 ; free physical = 143 ; free virtual = 7045
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1452 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1661.398 ; gain = 297.957 ; free physical = 143 ; free virtual = 7045
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1661.406 ; gain = 730.930 ; free physical = 143 ; free virtual = 7045
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3941 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/constraints/sobel_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/constraints/sobel_ooc.xdc:6]
Finished Parsing XDC File [/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/constraints/sobel_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 502 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 486 instances
  FDE => FDRE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
470 Infos, 229 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1693.414 ; gain = 695.434 ; free physical = 141 ; free virtual = 7032
INFO: [Common 17-1381] The checkpoint '/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.runs/design_1_sobel_0_1_synth_1/design_1_sobel_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/design_1_sobel_0_1.xci
INFO: [Coretcl 2-1174] Renamed 330 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nikkatsa/Working_Projects/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.runs/design_1_sobel_0_1_synth_1/design_1_sobel_0_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1717.426 ; gain = 0.000 ; free physical = 142 ; free virtual = 7038
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 19:12:51 2017...
