set ::env(PROJECT_NAME) stereovision1
set ::env(DESIGN_TOP) sv_chip1_hierarchy_no_mem
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/VTR_design/stereovision1/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/VTR_design/stereovision1/rtl/stereovision1.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) signal_processing
