# ðŸ§  50 Days of Verification â€” Complete RTL to UVM Journey  

Welcome to my **50 Days of Verification** challenge!  
This repository documents my day-by-day progress in **Digital Design and Verification**, covering **Verilog, SystemVerilog, UVM**, and multiple **industry protocols** (UART, SPI, I2C, APB, AXI).  

Each dayâ€™s folder contains:
- âœ… Design & Testbench code  
- ðŸ§¾ A detailed README explaining the concepts, learnings, synthesis, waveform and industry relevance  

---

## ðŸ“… Progress Tracker â€” 50 Days of Verification  

| **Day** | **Project** | **Topic Focus** |
|:--:|:--|:--|
| [Day 01](./Day1) | 4:1 MUX | Behavioral Modeling |
| [Day 02](./Day2) | 4-bit Ripple Carry Adder | Structural Modeling |
| [Day 03](./Day3) | Carry Lookahead Adder | Fast Addition Logic |
| [Day 04](./Day4) | Carry Save Adder | Parallel Adders |
| [Day 05](./Day5) | CSA with Carry Skip Logic | Hybrid Adder Design |
| [Day 06](./Day6) | Basic 4-bit ALU | ADD, SUB, AND, OR |
| [Day 07](./Day7) | 2x4 and 3x8 Decoders | Combinational Logic |
| [Day 08](./Day8) | Priority Encoder | Encoding Techniques |
| [Day 09](./Day9) | D & JK Flip-Flops | Sequential Elements |
| [Day 10](./Day10) | Shift Registers | SISO, SIPO, PISO, PIPO |
| [Day 11](./Day11) | Counters | Sync & Async 4-bit Counters |
| [Day 12](./Day12) | FSM â€“ Traffic Light Controller | Moore & Mealy FSM |
| [Day 13](./Day13) | FSM â€“ 1011 Sequence Detector | Pattern Detection |
| [Day 14](./Day14) | RAM & ROM | Memory Modeling |
| [Day 15](./Day15) | FIFO (Sync + Async) | Buffer Design |
| [Day 16](./Day16) | Boothâ€™s Multiplier | Signed Multiplication |
| [Day 17](./Day17) | Wallace Tree Multiplier | Parallel Multipliers |
| [Day 18](./Day18) | GCD Calculator | Sequential Division |
| [Day 19](./Day19) | LFSR | Pseudo-Random Generator |
| [Day 20](./Day20) | Digital Clock | Counter-Based Timing |
| [Day 21](./Day21) | UART Transmitter | Serial Communication |
| [Day 22](./Day22) | UART Receiver | Serial Data Reception |
| [Day 23](./Day23) | SPI Masterâ€“Slave | Serial Protocol |
| [Day 24](./Day24) | I2C Protocol | Masterâ€“Slave Communication |
| [Day 25](./Day25) | APB Protocol | AMBA Peripheral Interface |
| [Day 26](./Day26) | VGA Controller | Pattern Display Generation |
| [Day 27](./Day27) | SDRAM Controller | Memory Interface |
| [Day 28](./Day28) | Simple RISC Processor (4-bit) | Instruction Execution |
| [Day 29](./Day29) | 16-bit CPU Design | Final Verilog Project |
| [Day 30](./Day30) | SystemVerilog Basics | always_comb, always_ff |
| [Day 31](./Day31) | Interface & Modport | Testbench Connectivity |
| [Day 32](./Day32) | Parameterized Counter | Reusable SV Design |
| [Day 33](./Day33) | Transaction-Level Modeling | Basic TLM Concept |
| [Day 34](./Day34) | Assertions & Coverage | SVA + Coverage |
| [Day 35](./Day35) | Scoreboard & Self-Checking TB | Automated Verification |
| [Day 36](./Day36) | SV Classes & Objects | OOP Concepts |
| [Day 37](./Day37) | Virtual Interfaces | DUTâ€“TB Connection |
| [Day 38](./Day38) | Mailboxes & Semaphores | Process Communication |
| [Day 39](./Day39) | Constraint Random Verification | Random Stimulus |
| [Day 40](./Day40) | ALU Functional Coverage | Verification Metrics |
| [Day 41](./Day41) | UVM Basics | Environment Setup |
| [Day 42](./Day42) | UVM Agent & Monitor | Components Design |
| [Day 43](./Day43) | UVM Scoreboard & Coverage | Self-Checking |
| [Day 44](./Day44) | APB Protocol Verification | SystemVerilog/UVM |
| [Day 45](./Day45) | AXI Protocol Basics | Validâ€“Ready Handshake |
| [Day 46](./Day46) | AXI Read Channel | Transaction Flow |
| [Day 47](./Day47) | AXI Write Channel | Write Transactions |
| [Day 48](./Day48) | AXI4-Lite Master/Slave | Simplified AXI |
| [Day 49](./Day49) | AXI Full Implementation | All Channels Integrated |
| [Day 50](./Day50) | AXI-Based SoC Project | Final Integration |

---

## ðŸ§© Tools & Technologies  
- **HDL:** Verilog, SystemVerilog, UVM  
- **EDA Tools:** Vivado  
- **Protocols Covered:** UART, SPI, I2C, APB, AXI  
- **Verification Concepts:** Assertions, Functional Coverage, CRV, UVM  

---

## ðŸŒŸ Final Goal  
By the end of 50 days, this repository demonstrates complete verification proficiency â€” from **basic RTL design** to **UVM-based SoC-level verification**, aligning with industry practices for **Design Verification Engineers**.
