Timing Analyzer report for test1280M
Thu Jun 10 13:06:45 2021
Quartus Prime Version 20.4.0 Build 72 12/14/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Recommendations
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV 0C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV 0C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- altera_reserved_tck Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is 2.602 
           28. Path #2: Setup slack is 2.628 
           29. Path #3: Setup slack is 2.640 
           30. Path #4: Setup slack is 2.650 
           31. Path #5: Setup slack is 2.724 
           32. Path #6: Setup slack is 2.795 
           33. Path #7: Setup slack is 2.828 
           34. Path #8: Setup slack is 2.872 
           35. Path #9: Setup slack is 2.873 
           36. Path #10: Setup slack is 2.878 
---- Hold Reports ----
     ---- altera_reserved_tck Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.019 
           40. Path #2: Hold slack is 0.023 
           41. Path #3: Hold slack is 0.023 
           42. Path #4: Hold slack is 0.025 
           43. Path #5: Hold slack is 0.355 
           44. Path #6: Hold slack is 0.365 
           45. Path #7: Hold slack is 0.379 
           46. Path #8: Hold slack is 0.383 
           47. Path #9: Hold slack is 0.388 
           48. Path #10: Hold slack is 0.395 
---- Recovery Reports ----
     ---- altera_reserved_tck Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is 7.454 
           52. Path #2: Recovery slack is 7.567 
           53. Path #3: Recovery slack is 7.570 
           54. Path #4: Recovery slack is 7.575 
           55. Path #5: Recovery slack is 7.576 
           56. Path #6: Recovery slack is 7.576 
           57. Path #7: Recovery slack is 7.598 
           58. Path #8: Recovery slack is 7.598 
           59. Path #9: Recovery slack is 7.600 
           60. Path #10: Recovery slack is 7.603 
---- Removal Reports ----
     ---- altera_reserved_tck Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.483 
           64. Path #2: Removal slack is 0.485 
           65. Path #3: Removal slack is 0.486 
           66. Path #4: Removal slack is 0.515 
           67. Path #5: Removal slack is 0.516 
           68. Path #6: Removal slack is 0.519 
           69. Path #7: Removal slack is 0.519 
           70. Path #8: Removal slack is 0.545 
           71. Path #9: Removal slack is 0.546 
           72. Path #10: Removal slack is 0.546 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 20.4.0 Build 72 12/14/2020 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; test1280M                                         ;
; Device Family         ; Cyclone 10 GX                                     ;
; Device                ; 10CX220YF780E5G                                   ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 8      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------+--------------------------+-----------------+
; SDC File Path                                                                                                                                                                                                                 ; Instance                                                               ; Status ; Read at                  ; Processing Time ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------+--------------------------+-----------------+
; src/test1280M.sdc                                                                                                                                                                                                             ;                                                                        ; OK     ; Thu Jun 10 13:06:44 2021 ; 00:00:01        ;
; C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/qdb/.t/60c25463fb1.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0 ; OK     ; Thu Jun 10 13:06:44 2021 ; 00:00:00        ;
; c:/intelfpga_pro/20.4/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc                                                                                                                                                ;                                                                        ; OK     ; Thu Jun 10 13:06:44 2021 ; 00:00:00        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/).


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                  ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                ;
+------------+-----------------+---------------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+---------------------+------+---------------------------------+
; 208.51 MHz ; 208.51 MHz      ; altera_reserved_tck ;      ; Slow 900mV 100C Model           ;
+------------+-----------------+---------------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+-------------------------------------------------------------------------------+
; Setup Summary                                                                 ;
+---------------------+-------+---------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+---------------------------------+
; altera_reserved_tck ; 2.602 ; 0.000         ; Slow 900mV 100C Model           ;
+---------------------+-------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+-------------------------------------------------------------------------------+
; Hold Summary                                                                  ;
+---------------------+-------+---------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+---------------------------------+
; altera_reserved_tck ; 0.019 ; 0.000         ; Fast 900mV 0C Model             ;
+---------------------+-------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+-------------------------------------------------------------------------------+
; Recovery Summary                                                              ;
+---------------------+-------+---------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+---------------------------------+
; altera_reserved_tck ; 7.454 ; 0.000         ; Slow 900mV 100C Model           ;
+---------------------+-------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+-------------------------------------------------------------------------------+
; Removal Summary                                                               ;
+---------------------+-------+---------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+---------------------------------+
; altera_reserved_tck ; 0.483 ; 0.000         ; Fast 900mV 0C Model             ;
+---------------------+-------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+-------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                   ;
+---------------------+-------+---------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+---------------------------------+
; altera_reserved_tck ; 4.521 ; 0.000         ; Fast 900mV 100C Model           ;
+---------------------+-------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 8.348 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



---------------------------------------------
; Metastability Summary Slow 900mV 0C Model ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 8.443 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 8.837 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



---------------------------------------------
; Metastability Summary Fast 900mV 0C Model ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 9.028 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard            ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Tx_Data_out(0)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(1)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(2)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(3)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(4)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(5)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(6)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(7)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(8)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(9)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(10)     ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(11)     ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(12)     ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(13)     ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(14)     ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out(15)     ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; led(0)              ; 1.2 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led(1)              ; 1.2 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[0](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[1](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[2](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[3](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[4](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[5](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[6](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[7](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[8](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[9](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[10](n)  ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[11](n)  ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[12](n)  ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[13](n)  ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[14](n)  ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; Tx_Data_out[15](n)  ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
+---------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------------------+
; Input Transition Times                                                            ;
+---------------------+-------------------------+-----------------+-----------------+
; Pin                 ; I/O Standard            ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+-------------------------+-----------------+-----------------+
; FPGA_RESETn         ; LVDS                    ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tck ; 1.8 V                   ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tdi ; 1.8 V                   ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tms ; 1.8 V                   ; 1440 ps         ; 1440 ps         ;
; FMCAclk40           ; Differential 1.2-V SSTL ; 960 ps          ; 960 ps          ;
; pb(0)               ; 1.2 V                   ; 960 ps          ; 960 ps          ;
; pb(1)               ; 1.2 V                   ; 960 ps          ; 960 ps          ;
; ~ALTERA_DATA0~      ; 1.8 V                   ; 1440 ps         ; 1440 ps         ;
; FPGA_RESETn(n)      ; LVDS                    ; 1440 ps         ; 1440 ps         ;
; FMCAclk40(n)        ; Differential 1.2-V SSTL ; 960 ps          ; 960 ps          ;
; termination_blk0    ; 1.2 V                   ; 960 ps          ; 960 ps          ;
+---------------------+-------------------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard            ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Tx_Data_out(0)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(1)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(2)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(3)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(4)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(5)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(6)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(7)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(8)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(9)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(10)     ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(11)     ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(12)     ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(13)     ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(14)     ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out(15)     ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; led(0)              ; 1.2 V                   ; 0 s                 ; 0 s                 ; 1.1 V                        ; 4.31e-06 V                   ; 1.14 V              ; -0.0587 V           ; 0.092 V                              ; 0.2 V                                ; 2.37e-10 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 1.1 V                       ; 4.31e-06 V                  ; 1.14 V             ; -0.0587 V          ; 0.092 V                             ; 0.2 V                               ; 2.37e-10 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; led(1)              ; 1.2 V                   ; 0 s                 ; 0 s                 ; 1.1 V                        ; 4.31e-06 V                   ; 1.14 V              ; -0.0587 V           ; 0.092 V                              ; 0.2 V                                ; 2.37e-10 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 1.1 V                       ; 4.31e-06 V                  ; 1.14 V             ; -0.0587 V          ; 0.092 V                             ; 0.2 V                               ; 2.37e-10 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.7e-06 V                    ; 1.73 V              ; -0.0751 V           ; 0.178 V                              ; 0.161 V                              ; 1.41e-10 s                  ; 1.39e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.7e-06 V                   ; 1.73 V             ; -0.0751 V          ; 0.178 V                             ; 0.161 V                             ; 1.41e-10 s                 ; 1.39e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[0](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[1](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[2](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[3](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[4](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[5](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[6](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[7](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[8](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[9](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[10](n)  ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[11](n)  ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[12](n)  ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[13](n)  ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[14](n)  ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; Tx_Data_out[15](n)  ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
+---------------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 1361     ; 0        ; 4        ; 0        ; Intra-Clock (Timed Safe)  ; 2.602            ; Slow 900mV 100C Model           ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                         ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 1272     ; 0        ; 2        ; 0        ; Intra-Clock (Timed Safe)  ; 0.019            ; Fast 900mV 0C Model             ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 146      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 7.454            ; Slow 900mV 100C Model           ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                      ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 146      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.483            ; Fast 900mV 0C Model             ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.602 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                     ; Launch Clock        ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 2.602 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]                                                                ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; 0.096      ; 2.776      ; Slow 900mV 100C Model           ;
; 2.628 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; 0.032      ; 2.686      ; Slow 900mV 100C Model           ;
; 2.640 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; 0.032      ; 2.674      ; Slow 900mV 100C Model           ;
; 2.650 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.263     ; 2.369      ; Slow 900mV 100C Model           ;
; 2.724 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; 0.032      ; 2.587      ; Slow 900mV 100C Model           ;
; 2.795 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]                                                              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.303     ; 2.210      ; Slow 900mV 0C Model             ;
; 2.828 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; 0.032      ; 2.483      ; Slow 900mV 100C Model           ;
; 2.872 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; 0.032      ; 2.439      ; Slow 900mV 100C Model           ;
; 2.873 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; 0.032      ; 2.441      ; Slow 900mV 100C Model           ;
; 2.878 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.006     ; 2.398      ; Slow 900mV 100C Model           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 2.602 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                     ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                                  ;
; Data Arrival Time               ; 5.241                                                                                                                                                           ;
; Data Required Time              ; 7.843                                                                                                                                                           ;
; Slack                           ; 2.602                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.096 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.776 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.829       ; 34         ; 0.000 ; 0.829 ;
;    Cell                ;       ; 4     ; 1.636       ; 66         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.029       ; 73         ; 0.230 ; 1.128 ;
;    Cell                ;       ; 8     ; 0.515       ; 19         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.232       ; 8          ; 0.232 ; 0.232 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.801       ; 37         ; 0.000 ; 0.801 ;
;    Cell                ;       ; 4     ; 1.373       ; 63         ; 0.000 ; 0.821 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                            ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                      ;
; 2.465   ; 2.465   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                        ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                        ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                          ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                 ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                             ;
;   2.465 ;   0.829 ; RR ; IC     ; 1      ; FF_X68_Y1_N55      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]|clk                ;
;   2.465 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y1_N55      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]                    ;
; 5.241   ; 2.776   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                          ;
;   2.697 ;   0.232 ; RR ; uTco   ; 1      ; FF_X68_Y1_N55      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]|q                  ;
;   2.856 ;   0.159 ; RR ; CELL   ; 1      ; FF_X68_Y1_N55      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]~la_lab/laboutb[16] ;
;   3.527 ;   0.671 ; RR ; IC     ; 1      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|datad                     ;
;   3.679 ;   0.152 ; RR ; CELL   ; 1      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout                   ;
;   3.684 ;   0.005 ; RR ; CELL   ; 2      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[13]        ;
;   4.812 ;   1.128 ; RR ; IC     ; 1      ; LABCELL_X69_Y6_N33 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datac                     ;
;   4.960 ;   0.148 ; RR ; CELL   ; 1      ; LABCELL_X69_Y6_N33 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout                   ;
;   4.964 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y6_N33 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutb[2]         ;
;   5.194 ;   0.230 ; RR ; IC     ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                        ;
;   5.241 ;   0.047 ; RR ; CELL   ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                                      ;
;   5.241 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                                      ;
;   5.241 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.561   ; 2.561   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.174 ;   0.801 ; FF ; IC     ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.174 ;   0.000 ; FR ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.561 ;   0.387 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.531   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.843   ; 0.312   ;    ; uTsu   ; 1      ; FF_X69_Y6_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is 2.628 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 5.215                                                                                         ;
; Data Required Time              ; 7.843                                                                                         ;
; Slack                           ; 2.628                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.686 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.893       ; 35         ; 0.000 ; 0.893 ;
;    Cell                ;       ; 4     ; 1.636       ; 65         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.914       ; 71         ; 0.230 ; 1.128 ;
;    Cell                ;       ; 8     ; 0.539       ; 20         ; 0.000 ; 0.174 ;
;    uTco                ;       ; 1     ; 0.233       ; 9          ; 0.233 ; 0.233 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.801       ; 37         ; 0.000 ; 0.801 ;
;    Cell                ;       ; 4     ; 1.373       ; 63         ; 0.000 ; 0.821 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 2.529   ; 2.529   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                 ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                   ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                          ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                      ;
;   2.529 ;   0.893 ; RR ; IC     ; 1      ; FF_X69_Y4_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]|clk                                                                           ;
;   2.529 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y4_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]                                                                               ;
; 5.215   ; 2.686   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   2.762 ;   0.233 ; RR ; uTco   ; 1      ; FF_X69_Y4_N49      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]|q                                                                             ;
;   2.936 ;   0.174 ; RR ; CELL   ; 20     ; FF_X69_Y4_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]~la_lab/laboutb[12]                                                            ;
;   3.492 ;   0.556 ; RR ; IC     ; 1      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|datac              ;
;   3.653 ;   0.161 ; RR ; CELL   ; 1      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout            ;
;   3.658 ;   0.005 ; RR ; CELL   ; 2      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[13] ;
;   4.786 ;   1.128 ; RR ; IC     ; 1      ; LABCELL_X69_Y6_N33 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datac              ;
;   4.934 ;   0.148 ; RR ; CELL   ; 1      ; LABCELL_X69_Y6_N33 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout            ;
;   4.938 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y6_N33 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutb[2]  ;
;   5.168 ;   0.230 ; RR ; IC     ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                 ;
;   5.215 ;   0.047 ; RR ; CELL   ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                               ;
;   5.215 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                               ;
;   5.215 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.561   ; 2.561   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.174 ;   0.801 ; FF ; IC     ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.174 ;   0.000 ; FR ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.561 ;   0.387 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.531   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.843   ; 0.312   ;    ; uTsu   ; 1      ; FF_X69_Y6_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is 2.640 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 5.203                                                                                         ;
; Data Required Time              ; 7.843                                                                                         ;
; Slack                           ; 2.640                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.674 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.893       ; 35         ; 0.000 ; 0.893 ;
;    Cell                ;       ; 4     ; 1.636       ; 65         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.837       ; 69         ; 0.824 ; 1.013 ;
;    Cell                ;       ; 6     ; 0.601       ; 22         ; 0.000 ; 0.268 ;
;    uTco                ;       ; 1     ; 0.236       ; 9          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.801       ; 37         ; 0.000 ; 0.801 ;
;    Cell                ;       ; 4     ; 1.373       ; 63         ; 0.000 ; 0.821 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 2.529   ; 2.529   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                 ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                   ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                          ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                      ;
;   2.529 ;   0.893 ; RR ; IC     ; 1      ; FF_X69_Y4_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]|clk                                                                           ;
;   2.529 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y4_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]                                                                               ;
; 5.203   ; 2.674   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   2.765 ;   0.236 ; RR ; uTco   ; 1      ; FF_X69_Y4_N7       ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]|q                                                                             ;
;   2.942 ;   0.177 ; RR ; CELL   ; 6      ; FF_X69_Y4_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]~la_lab/laboutt[4]                                                             ;
;   3.955 ;   1.013 ; RR ; IC     ; 1      ; LABCELL_X69_Y4_N24 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|dataa              ;
;   4.223 ;   0.268 ; RR ; CELL   ; 1      ; LABCELL_X69_Y4_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|combout            ;
;   4.228 ;   0.005 ; RR ; CELL   ; 4      ; LABCELL_X69_Y4_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1~la_lab/laboutt[17] ;
;   5.052 ;   0.824 ; RR ; IC     ; 1      ; LABCELL_X69_Y6_N6  ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datad                                                                                 ;
;   5.203 ;   0.151 ; RR ; CELL   ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                               ;
;   5.203 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                               ;
;   5.203 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.561   ; 2.561   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.174 ;   0.801 ; FF ; IC     ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.174 ;   0.000 ; FR ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.561 ;   0.387 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.531   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.843   ; 0.312   ;    ; uTsu   ; 1      ; FF_X69_Y6_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is 2.650 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 5.064                                                                                         ;
; Data Required Time              ; 7.714                                                                                         ;
; Slack                           ; 2.650                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.263 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.369  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.059       ; 39         ; 0.000 ; 1.059 ;
;    Cell                ;        ; 4     ; 1.636       ; 61         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.532       ; 65         ; 0.174 ; 1.128 ;
;    Cell                ;        ; 8     ; 0.603       ; 25         ; 0.000 ; 0.267 ;
;    uTco                ;        ; 1     ; 0.234       ; 10         ; 0.234 ; 0.234 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.801       ; 37         ; 0.000 ; 0.801 ;
;    Cell                ;        ; 4     ; 1.373       ; 63         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 2.695   ; 2.695   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                 ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                   ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                          ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                      ;
;   2.695 ;   1.059 ; RR ; IC     ; 1      ; FF_X69_Y5_N34      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]|clk                                                                           ;
;   2.695 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N34      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]                                                                               ;
; 5.064   ; 2.369   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   2.929 ;   0.234 ; RR ; uTco   ; 1      ; FF_X69_Y5_N34      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]|q                                                                             ;
;   3.061 ;   0.132 ; RR ; CELL   ; 2      ; FF_X69_Y5_N34      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]~la_lab/laboutb[2]                                                             ;
;   3.235 ;   0.174 ; RR ; IC     ; 1      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|dataa              ;
;   3.502 ;   0.267 ; RR ; CELL   ; 1      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout            ;
;   3.507 ;   0.005 ; RR ; CELL   ; 2      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[13] ;
;   4.635 ;   1.128 ; RR ; IC     ; 1      ; LABCELL_X69_Y6_N33 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datac              ;
;   4.783 ;   0.148 ; RR ; CELL   ; 1      ; LABCELL_X69_Y6_N33 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout            ;
;   4.787 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y6_N33 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutb[2]  ;
;   5.017 ;   0.230 ; RR ; IC     ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                 ;
;   5.064 ;   0.047 ; RR ; CELL   ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                               ;
;   5.064 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                               ;
;   5.064 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.432   ; 2.432   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.174 ;   0.801 ; FF ; IC     ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.174 ;   0.000 ; FR ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.432 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.402   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.714   ; 0.312   ;    ; uTsu   ; 1      ; FF_X69_Y6_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is 2.724 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 5.116                                                                                         ;
; Data Required Time              ; 7.840                                                                                         ;
; Slack                           ; 2.724                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.587 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.893       ; 35         ; 0.000 ; 0.893 ;
;    Cell                ;       ; 4     ; 1.636       ; 65         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.879       ; 73         ; 0.826 ; 1.053 ;
;    Cell                ;       ; 6     ; 0.474       ; 18         ; 0.000 ; 0.184 ;
;    uTco                ;       ; 1     ; 0.234       ; 9          ; 0.234 ; 0.234 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.801       ; 37         ; 0.000 ; 0.801 ;
;    Cell                ;       ; 4     ; 1.373       ; 63         ; 0.000 ; 0.821 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 2.529   ; 2.529   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                 ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                   ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                          ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                      ;
;   2.529 ;   0.893 ; RR ; IC     ; 1      ; FF_X69_Y4_N47      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]|clk                                                                           ;
;   2.529 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y4_N47      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]                                                                               ;
; 5.116   ; 2.587   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   2.763 ;   0.234 ; RR ; uTco   ; 1      ; FF_X69_Y4_N47      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]|q                                                                             ;
;   2.947 ;   0.184 ; RR ; CELL   ; 6      ; FF_X69_Y4_N47      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]~la_lab/laboutb[11]                                                            ;
;   4.000 ;   1.053 ; RR ; IC     ; 1      ; LABCELL_X69_Y4_N24 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|datae              ;
;   4.139 ;   0.139 ; RF ; CELL   ; 1      ; LABCELL_X69_Y4_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|combout            ;
;   4.144 ;   0.005 ; FF ; CELL   ; 4      ; LABCELL_X69_Y4_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1~la_lab/laboutt[17] ;
;   4.970 ;   0.826 ; FF ; IC     ; 1      ; LABCELL_X69_Y6_N6  ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datad                                                                                 ;
;   5.116 ;   0.146 ; FF ; CELL   ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                               ;
;   5.116 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                               ;
;   5.116 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.561   ; 2.561   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.174 ;   0.801 ; FF ; IC     ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.174 ;   0.000 ; FR ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.561 ;   0.387 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.531   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.840   ; 0.309   ;    ; uTsu   ; 1      ; FF_X69_Y6_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is 2.795 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                       ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                               ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                                    ;
; Data Arrival Time               ; 4.965                                                                                                                                                             ;
; Data Required Time              ; 7.760                                                                                                                                                             ;
; Slack                           ; 2.795                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.303 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.210  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.036       ; 38         ; 0.000 ; 1.036 ;
;    Cell                ;        ; 4     ; 1.719       ; 62         ; 0.000 ; 1.090 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.343       ; 61         ; 0.152 ; 0.984 ;
;    Cell                ;        ; 8     ; 0.621       ; 28         ; 0.000 ; 0.283 ;
;    uTco                ;        ; 1     ; 0.246       ; 11         ; 0.246 ; 0.246 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.787       ; 35         ; 0.000 ; 0.787 ;
;    Cell                ;        ; 4     ; 1.467       ; 65         ; 0.000 ; 0.909 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                        ;
; 2.755   ; 2.755   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                          ;
;   0.629 ;   0.629 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                          ;
;   0.629 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                            ;
;   0.629 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                  ;
;   0.629 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                   ;
;   1.719 ;   1.090 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                               ;
;   2.755 ;   1.036 ; RR ; IC     ; 1      ; FF_X70_Y5_N26      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]|clk                ;
;   2.755 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y5_N26      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]                    ;
; 4.965   ; 2.210   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                            ;
;   3.001 ;   0.246 ; RR ; uTco   ; 1      ; FF_X70_Y5_N26      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]|q                  ;
;   3.123 ;   0.122 ; RR ; CELL   ; 1      ; FF_X70_Y5_N26      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]~la_lab/laboutt[17] ;
;   3.275 ;   0.152 ; RR ; IC     ; 1      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|datab                       ;
;   3.558 ;   0.283 ; RR ; CELL   ; 1      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout                     ;
;   3.562 ;   0.004 ; RR ; CELL   ; 2      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[13]          ;
;   4.546 ;   0.984 ; RR ; IC     ; 1      ; LABCELL_X69_Y6_N33 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datac                       ;
;   4.707 ;   0.161 ; RR ; CELL   ; 1      ; LABCELL_X69_Y6_N33 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout                     ;
;   4.711 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y6_N33 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutb[2]           ;
;   4.918 ;   0.207 ; RR ; IC     ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                          ;
;   4.965 ;   0.047 ; RR ; CELL   ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                                        ;
;   4.965 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                                        ;
;   4.965 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.452   ; 2.452   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.558 ;   0.558 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.558 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.558 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.558 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.467 ;   0.909 ; FF ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.254 ;   0.787 ; FF ; IC     ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.254 ;   0.000 ; FR ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.452 ;   0.198 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.422   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.760   ; 0.338   ;    ; uTsu   ; 1      ; FF_X69_Y6_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is 2.828 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 5.012                                                                                         ;
; Data Required Time              ; 7.840                                                                                         ;
; Slack                           ; 2.828                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.483 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.893       ; 35         ; 0.000 ; 0.893 ;
;    Cell                ;       ; 4     ; 1.636       ; 65         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.703       ; 69         ; 0.685 ; 1.018 ;
;    Cell                ;       ; 6     ; 0.544       ; 22         ; 0.000 ; 0.245 ;
;    uTco                ;       ; 1     ; 0.236       ; 10         ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.801       ; 37         ; 0.000 ; 0.801 ;
;    Cell                ;       ; 4     ; 1.373       ; 63         ; 0.000 ; 0.821 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                              ;
; 2.529   ; 2.529   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                  ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                        ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                         ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                     ;
;   2.529 ;   0.893 ; RR ; IC     ; 1      ; FF_X69_Y4_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]|clk                                                                          ;
;   2.529 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y4_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]                                                                              ;
; 5.012   ; 2.483   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                  ;
;   2.765 ;   0.236 ; RR ; uTco   ; 1      ; FF_X69_Y4_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]|q                                                                            ;
;   2.942 ;   0.177 ; RR ; CELL   ; 6      ; FF_X69_Y4_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]~la_lab/laboutt[4]                                                            ;
;   3.960 ;   1.018 ; RR ; IC     ; 1      ; LABCELL_X69_Y4_N0 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~0|dataa             ;
;   4.205 ;   0.245 ; RF ; CELL   ; 1      ; LABCELL_X69_Y4_N0 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~0|combout           ;
;   4.209 ;   0.004 ; FF ; CELL   ; 4      ; LABCELL_X69_Y4_N0 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~0~la_lab/laboutt[0] ;
;   4.894 ;   0.685 ; FF ; IC     ; 1      ; LABCELL_X69_Y6_N6 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datae                                                                                ;
;   5.012 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X69_Y6_N6 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                              ;
;   5.012 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                              ;
;   5.012 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.561   ; 2.561   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.174 ;   0.801 ; FF ; IC     ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.174 ;   0.000 ; FR ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.561 ;   0.387 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.531   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.840   ; 0.309   ;    ; uTsu   ; 1      ; FF_X69_Y6_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is 2.872 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 4.968                                                                                         ;
; Data Required Time              ; 7.840                                                                                         ;
; Slack                           ; 2.872                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.439 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.893       ; 35         ; 0.000 ; 0.893 ;
;    Cell                ;       ; 4     ; 1.636       ; 65         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.743       ; 71         ; 0.685 ; 1.058 ;
;    Cell                ;       ; 6     ; 0.462       ; 19         ; 0.000 ; 0.184 ;
;    uTco                ;       ; 1     ; 0.234       ; 10         ; 0.234 ; 0.234 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.801       ; 37         ; 0.000 ; 0.801 ;
;    Cell                ;       ; 4     ; 1.373       ; 63         ; 0.000 ; 0.821 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                              ;
; 2.529   ; 2.529   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                  ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                        ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                         ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                     ;
;   2.529 ;   0.893 ; RR ; IC     ; 1      ; FF_X69_Y4_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]|clk                                                                          ;
;   2.529 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y4_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]                                                                              ;
; 4.968   ; 2.439   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                  ;
;   2.763 ;   0.234 ; RR ; uTco   ; 1      ; FF_X69_Y4_N47     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]|q                                                                            ;
;   2.947 ;   0.184 ; RR ; CELL   ; 6      ; FF_X69_Y4_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]~la_lab/laboutb[11]                                                           ;
;   4.005 ;   1.058 ; RR ; IC     ; 1      ; LABCELL_X69_Y4_N0 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~0|datac             ;
;   4.161 ;   0.156 ; RF ; CELL   ; 1      ; LABCELL_X69_Y4_N0 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~0|combout           ;
;   4.165 ;   0.004 ; FF ; CELL   ; 4      ; LABCELL_X69_Y4_N0 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~0~la_lab/laboutt[0] ;
;   4.850 ;   0.685 ; FF ; IC     ; 1      ; LABCELL_X69_Y6_N6 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datae                                                                                ;
;   4.968 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X69_Y6_N6 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                              ;
;   4.968 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                              ;
;   4.968 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.561   ; 2.561   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.174 ;   0.801 ; FF ; IC     ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.174 ;   0.000 ; FR ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.561 ;   0.387 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.531   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.840   ; 0.309   ;    ; uTsu   ; 1      ; FF_X69_Y6_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is 2.873 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 4.970                                                                                         ;
; Data Required Time              ; 7.843                                                                                         ;
; Slack                           ; 2.873                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.441 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.893       ; 35         ; 0.000 ; 0.893 ;
;    Cell                ;       ; 4     ; 1.636       ; 65         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.775       ; 73         ; 0.230 ; 1.128 ;
;    Cell                ;       ; 8     ; 0.432       ; 18         ; 0.000 ; 0.184 ;
;    uTco                ;       ; 1     ; 0.234       ; 10         ; 0.234 ; 0.234 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.801       ; 37         ; 0.000 ; 0.801 ;
;    Cell                ;       ; 4     ; 1.373       ; 63         ; 0.000 ; 0.821 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 2.529   ; 2.529   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                 ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                   ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                          ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                      ;
;   2.529 ;   0.893 ; RR ; IC     ; 1      ; FF_X69_Y4_N29      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]|clk                                                                           ;
;   2.529 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y4_N29      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]                                                                               ;
; 4.970   ; 2.441   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   2.763 ;   0.234 ; RR ; uTco   ; 1      ; FF_X69_Y4_N29      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]|q                                                                             ;
;   2.947 ;   0.184 ; RR ; CELL   ; 26     ; FF_X69_Y4_N29      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]~la_lab/laboutt[19]                                                            ;
;   3.364 ;   0.417 ; RR ; IC     ; 1      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|dataf              ;
;   3.408 ;   0.044 ; RR ; CELL   ; 1      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout            ;
;   3.413 ;   0.005 ; RR ; CELL   ; 2      ; LABCELL_X70_Y5_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[13] ;
;   4.541 ;   1.128 ; RR ; IC     ; 1      ; LABCELL_X69_Y6_N33 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datac              ;
;   4.689 ;   0.148 ; RR ; CELL   ; 1      ; LABCELL_X69_Y6_N33 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout            ;
;   4.693 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y6_N33 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutb[2]  ;
;   4.923 ;   0.230 ; RR ; IC     ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                 ;
;   4.970 ;   0.047 ; RR ; CELL   ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                               ;
;   4.970 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                               ;
;   4.970 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.561   ; 2.561   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.174 ;   0.801 ; FF ; IC     ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.174 ;   0.000 ; FR ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.561 ;   0.387 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.531   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.843   ; 0.312   ;    ; uTsu   ; 1      ; FF_X69_Y6_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is 2.878 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                                    ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                                                                                                 ;
; Data Arrival Time               ; 4.965                                                                                                                                                                                                                          ;
; Data Required Time              ; 7.843                                                                                                                                                                                                                          ;
; Slack                           ; 2.878                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.006 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.398  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.931       ; 36         ; 0.000 ; 0.931 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.801       ; 75         ; 0.230 ; 1.571 ;
;    Cell                ;        ; 6     ; 0.367       ; 15         ; 0.000 ; 0.181 ;
;    uTco                ;        ; 1     ; 0.230       ; 10         ; 0.230 ; 0.230 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.801       ; 37         ; 0.000 ; 0.801 ;
;    Cell                ;        ; 4     ; 1.373       ; 63         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                     ;
; 2.567   ; 2.567   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                       ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                       ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                               ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                            ;
;   2.567 ;   0.931 ; RR ; IC     ; 1      ; FF_X68_Y5_N29      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]|clk                ;
;   2.567 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y5_N29      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]                    ;
; 4.965   ; 2.398   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                         ;
;   2.797 ;   0.230 ; RR ; uTco   ; 1      ; FF_X68_Y5_N29      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]|q                  ;
;   2.978 ;   0.181 ; RR ; CELL   ; 2      ; FF_X68_Y5_N29      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~la_lab/laboutt[19] ;
;   4.549 ;   1.571 ; RR ; IC     ; 1      ; LABCELL_X69_Y6_N33 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datad                                                                                    ;
;   4.684 ;   0.135 ; RR ; CELL   ; 1      ; LABCELL_X69_Y6_N33 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout                                                                                  ;
;   4.688 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y6_N33 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutb[2]                                                                        ;
;   4.918 ;   0.230 ; RR ; IC     ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                                                                                       ;
;   4.965 ;   0.047 ; RR ; CELL   ; 1      ; LABCELL_X69_Y6_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                                                                                                     ;
;   4.965 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                                                                                                     ;
;   4.965 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N7       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.561   ; 2.561   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.174 ;   0.801 ; FF ; IC     ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.174 ;   0.000 ; FR ; CELL   ; 1      ; FF_X69_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.561 ;   0.387 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.531   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.843   ; 0.312   ;    ; uTsu   ; 1      ; FF_X69_Y6_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.019 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.019 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[10]           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.263      ; Fast 900mV 0C Model             ;
; 0.023 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.004      ; 0.266      ; Fast 900mV 100C Model           ;
; 0.023 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.267      ; Fast 900mV 0C Model             ;
; 0.025 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.263      ; Fast 900mV 0C Model             ;
; 0.355 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.595      ; Fast 900mV 0C Model             ;
; 0.365 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.607      ; Fast 900mV 0C Model             ;
; 0.379 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10]                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.569      ; Fast 900mV 0C Model             ;
; 0.383 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.621      ; Fast 900mV 0C Model             ;
; 0.388 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.628      ; Fast 900mV 0C Model             ;
; 0.395 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.634      ; Fast 900mV 0C Model             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.019 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[10] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9]  ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.383                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.364                                                                                                                                                                                                                                           ;
; Slack                           ; 0.019                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.263 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.414       ; 37         ; 0.000 ; 0.414 ;
;    Cell                ;       ; 4     ; 0.706       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.104       ; 40         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.553       ; 41         ; 0.000 ; 0.553 ;
;    Cell                ;       ; 4     ; 0.798       ; 59         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.120   ; 1.120   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.120 ;   0.414 ; RR ; IC     ; 1      ; FF_X70_Y6_N10     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[10]|clk ;
;   1.120 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y6_N10     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[10]     ;
; 1.383   ; 0.263   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                           ;
;   1.224 ;   0.104 ; FF ; uTco   ; 2      ; FF_X70_Y6_N10     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[10]|q   ;
;   1.383 ;   0.159 ; FF ; CELL   ; 1      ; FF_X70_Y6_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9]|d    ;
;   1.383 ;   0.000 ; FF ; CELL   ; 1      ; FF_X70_Y6_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9]      ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                      ;
; 1.122   ; 1.122    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                             ;
;   1.351 ;   0.553  ; RR ; IC     ; 1      ; FF_X70_Y6_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9]|clk ;
;   1.351 ;   0.000  ; RR ; CELL   ; 1      ; FF_X70_Y6_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9]     ;
;   1.122 ;   -0.229 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                            ;
; 1.122   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                  ;
; 1.364   ; 0.242    ;    ; uTh    ; 1      ; FF_X70_Y6_N11     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9]     ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is 0.023 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[1] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[0] ;
; Launch Clock                    ; altera_reserved_tck                                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                                           ;
; Data Arrival Time               ; 1.370                                                                                                         ;
; Data Required Time              ; 1.347                                                                                                         ;
; Slack                           ; 0.023                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.004 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.266 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.377       ; 34         ; 0.000 ; 0.377 ;
;    Cell                ;       ; 4     ; 0.727       ; 66         ; 0.000 ; 0.456 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.161       ; 61         ; 0.000 ; 0.161 ;
;    uTco                ;       ; 1     ; 0.105       ; 39         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.512       ; 37         ; 0.000 ; 0.512 ;
;    Cell                ;       ; 4     ; 0.879       ; 63         ; 0.000 ; 0.608 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                     ;
; 1.104   ; 1.104   ;    ;        ;        ;                   ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                       ;
;   0.271 ;   0.271 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                       ;
;   0.271 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                         ;
;   0.271 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                               ;
;   0.271 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                ;
;   0.727 ;   0.456 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                            ;
;   1.104 ;   0.377 ; RR ; IC     ; 1      ; FF_X68_Y3_N53     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[1]|clk ;
;   1.104 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y3_N53     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[1]     ;
; 1.370   ; 0.266   ;    ;        ;        ;                   ;            ; data path                                                                                                         ;
;   1.209 ;   0.105 ; FF ; uTco   ; 2      ; FF_X68_Y3_N53     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[1]|q   ;
;   1.370 ;   0.161 ; FF ; CELL   ; 1      ; FF_X68_Y3_N52     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[0]|d   ;
;   1.370 ;   0.000 ; FF ; CELL   ; 1      ; FF_X68_Y3_N52     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[0]     ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                           ;
+---------+----------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                     ;
; 1.108   ; 1.108    ;    ;        ;        ;                   ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                       ;
;   0.271 ;   0.271  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                       ;
;   0.271 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                         ;
;   0.271 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                               ;
;   0.271 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                ;
;   0.879 ;   0.608  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                            ;
;   1.391 ;   0.512  ; RR ; IC     ; 1      ; FF_X68_Y3_N52     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[0]|clk ;
;   1.391 ;   0.000  ; RR ; CELL   ; 1      ; FF_X68_Y3_N52     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[0]     ;
;   1.108 ;   -0.283 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                           ;
; 1.108   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                 ;
; 1.347   ; 0.239    ;    ; uTh    ; 1      ; FF_X68_Y3_N52     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[0]     ;
+---------+----------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is 0.023 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7] ;
; Launch Clock                    ; altera_reserved_tck                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                            ;
; Data Arrival Time               ; 1.213                                                                                          ;
; Data Required Time              ; 1.190                                                                                          ;
; Slack                           ; 0.023                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.267 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.240       ; 25         ; 0.000 ; 0.240 ;
;    Cell                ;       ; 4     ; 0.706       ; 75         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 60         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.107       ; 40         ; 0.107 ; 0.107 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.338       ; 30         ; 0.000 ; 0.338 ;
;    Cell                ;       ; 4     ; 0.798       ; 70         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                            ;
+---------+---------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                      ;
; 0.946   ; 0.946   ;    ;        ;        ;                   ;            ; clock path                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                        ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                        ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   0.946 ;   0.240 ; RR ; IC     ; 1      ; FF_X68_Y2_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]|clk ;
;   0.946 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]     ;
; 1.213   ; 0.267   ;    ;        ;        ;                   ;            ; data path                                                                                          ;
;   1.053 ;   0.107 ; FF ; uTco   ; 2      ; FF_X68_Y2_N20     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]|q   ;
;   1.213 ;   0.160 ; FF ; CELL   ; 1      ; FF_X68_Y2_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]|d   ;
;   1.213 ;   0.000 ; FF ; CELL   ; 1      ; FF_X68_Y2_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]     ;
+---------+---------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                            ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                      ;
; 0.948   ; 0.948    ;    ;        ;        ;                   ;            ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   1.136 ;   0.338  ; RR ; IC     ; 1      ; FF_X68_Y2_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]|clk ;
;   1.136 ;   0.000  ; RR ; CELL   ; 1      ; FF_X68_Y2_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]     ;
;   0.948 ;   -0.188 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                            ;
; 0.948   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                  ;
; 1.190   ; 0.242    ;    ; uTh    ; 1      ; FF_X68_Y2_N19     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]     ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is 0.025 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[3] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[2] ;
; Launch Clock                    ; altera_reserved_tck                                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                                           ;
; Data Arrival Time               ; 1.277                                                                                                         ;
; Data Required Time              ; 1.252                                                                                                         ;
; Slack                           ; 0.025                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.263 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.308       ; 30         ; 0.000 ; 0.308 ;
;    Cell                ;       ; 4     ; 0.706       ; 70         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 61         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.103       ; 39         ; 0.103 ; 0.103 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.424       ; 35         ; 0.000 ; 0.424 ;
;    Cell                ;       ; 4     ; 0.798       ; 65         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                     ;
; 1.014   ; 1.014   ;    ;        ;        ;                   ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                       ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                       ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                         ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                               ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                            ;
;   1.014 ;   0.308 ; RR ; IC     ; 1      ; FF_X68_Y3_N50     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[3]|clk ;
;   1.014 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y3_N50     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[3]     ;
; 1.277   ; 0.263   ;    ;        ;        ;                   ;            ; data path                                                                                                         ;
;   1.117 ;   0.103 ; FF ; uTco   ; 2      ; FF_X68_Y3_N50     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[3]|q   ;
;   1.277 ;   0.160 ; FF ; CELL   ; 1      ; FF_X68_Y3_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[2]|d   ;
;   1.277 ;   0.000 ; FF ; CELL   ; 1      ; FF_X68_Y3_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[2]     ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                           ;
+---------+----------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                     ;
; 1.016   ; 1.016    ;    ;        ;        ;                   ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                            ;
;   1.222 ;   0.424  ; RR ; IC     ; 1      ; FF_X68_Y3_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[2]|clk ;
;   1.222 ;   0.000  ; RR ; CELL   ; 1      ; FF_X68_Y3_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[2]     ;
;   1.016 ;   -0.206 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                           ;
; 1.016   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                 ;
; 1.252   ; 0.236    ;    ; uTh    ; 1      ; FF_X68_Y3_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|identity_contrib_shift_reg[2]     ;
+---------+----------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is 0.355 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]      ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; Data Arrival Time               ; 1.541                                                                                               ;
; Data Required Time              ; 1.186                                                                                               ;
; Slack                           ; 0.355                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.595 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.240       ; 25         ; 0.000 ; 0.240 ;
;    Cell                ;       ; 4     ; 0.706       ; 75         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.354       ; 59         ; 0.176 ; 0.178 ;
;    Cell                ;       ; 6     ; 0.136       ; 23         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.105       ; 18         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.338       ; 30         ; 0.000 ; 0.338 ;
;    Cell                ;       ; 4     ; 0.798       ; 70         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                     ;
; 0.946   ; 0.946   ;    ;        ;        ;                    ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                       ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                       ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                         ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                               ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                            ;
;   0.946 ;   0.240 ; RR ; IC     ; 1      ; FF_X68_Y2_N25      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]|clk                ;
;   0.946 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N25      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]                    ;
; 1.541   ; 0.595   ;    ;        ;        ;                    ;            ; data path                                                                                                         ;
;   1.051 ;   0.105 ; FF ; uTco   ; 1      ; FF_X68_Y2_N25      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]|q                  ;
;   1.102 ;   0.051 ; FF ; CELL   ; 2      ; FF_X68_Y2_N25      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]~la_lab/laboutt[16] ;
;   1.278 ;   0.176 ; FF ; IC     ; 1      ; LABCELL_X68_Y2_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0|dataf              ;
;   1.299 ;   0.021 ; FR ; CELL   ; 1      ; LABCELL_X68_Y2_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0|combout            ;
;   1.300 ;   0.001 ; RR ; CELL   ; 2      ; LABCELL_X68_Y2_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0~la_lab/laboutt[17] ;
;   1.478 ;   0.178 ; RR ; IC     ; 1      ; LABCELL_X68_Y2_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1|datad                ;
;   1.541 ;   0.063 ; RR ; CELL   ; 1      ; LABCELL_X68_Y2_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1|combout              ;
;   1.541 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|d             ;
;   1.541 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg               ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                   ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                 ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                           ;
; 0.948   ; 0.948    ;    ;        ;        ;                   ;            ; clock path                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                             ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                             ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   1.136 ;   0.338  ; RR ; IC     ; 1      ; FF_X68_Y2_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|clk ;
;   1.136 ;   0.000  ; RR ; CELL   ; 1      ; FF_X68_Y2_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg     ;
;   0.948 ;   -0.188 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                 ;
; 0.948   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                       ;
; 1.186   ; 0.238    ;    ; uTh    ; 1      ; FF_X68_Y2_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg     ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is 0.365 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]      ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; Data Arrival Time               ; 1.553                                                                                               ;
; Data Required Time              ; 1.188                                                                                               ;
; Slack                           ; 0.365                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.607 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.240       ; 25         ; 0.000 ; 0.240 ;
;    Cell                ;       ; 4     ; 0.706       ; 75         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.366       ; 60         ; 0.176 ; 0.190 ;
;    Cell                ;       ; 6     ; 0.136       ; 22         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.105       ; 17         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.338       ; 30         ; 0.000 ; 0.338 ;
;    Cell                ;       ; 4     ; 0.798       ; 70         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                     ;
; 0.946   ; 0.946   ;    ;        ;        ;                    ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                       ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                       ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                         ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                               ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                            ;
;   0.946 ;   0.240 ; RR ; IC     ; 1      ; FF_X68_Y2_N25      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]|clk                ;
;   0.946 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N25      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]                    ;
; 1.553   ; 0.607   ;    ;        ;        ;                    ;            ; data path                                                                                                         ;
;   1.051 ;   0.105 ; FF ; uTco   ; 1      ; FF_X68_Y2_N25      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]|q                  ;
;   1.102 ;   0.051 ; FF ; CELL   ; 2      ; FF_X68_Y2_N25      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]~la_lab/laboutt[16] ;
;   1.278 ;   0.176 ; FF ; IC     ; 1      ; LABCELL_X68_Y2_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0|dataf              ;
;   1.299 ;   0.021 ; FR ; CELL   ; 1      ; LABCELL_X68_Y2_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0|combout            ;
;   1.300 ;   0.001 ; RR ; CELL   ; 2      ; LABCELL_X68_Y2_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0~la_lab/laboutt[17] ;
;   1.490 ;   0.190 ; RR ; IC     ; 1      ; LABCELL_X68_Y2_N12 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_0|datad                ;
;   1.553 ;   0.063 ; RR ; CELL   ; 1      ; LABCELL_X68_Y2_N12 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_0|combout              ;
;   1.553 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N14      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg|d             ;
;   1.553 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N14      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg               ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                   ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                 ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                           ;
; 0.948   ; 0.948    ;    ;        ;        ;                   ;            ; clock path                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                             ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                             ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   1.136 ;   0.338  ; RR ; IC     ; 1      ; FF_X68_Y2_N14     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg|clk ;
;   1.136 ;   0.000  ; RR ; CELL   ; 1      ; FF_X68_Y2_N14     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg     ;
;   0.948 ;   -0.188 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                 ;
; 0.948   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                       ;
; 1.188   ; 0.240    ;    ; uTh    ; 1      ; FF_X68_Y2_N14     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg     ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is 0.379 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]  ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                 ;
; Data Arrival Time               ; 1.627                                                                                                                                                                               ;
; Data Required Time              ; 1.248                                                                                                                                                                               ;
; Slack                           ; 0.379                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.569 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.352       ; 33         ; 0.000 ; 0.352 ;
;    Cell                ;       ; 4     ; 0.706       ; 67         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.419       ; 74         ; 0.419 ; 0.419 ;
;    Cell                ;       ; 2     ; 0.046       ; 8          ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.104       ; 18         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.480       ; 38         ; 0.000 ; 0.480 ;
;    Cell                ;       ; 4     ; 0.798       ; 62         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                           ;
; 1.058   ; 1.058   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                             ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                             ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                               ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                     ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                      ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                  ;
;   1.058 ;   0.352 ; RR ; IC     ; 1      ; FF_X71_Y6_N28     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10]|clk                 ;
;   1.058 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y6_N28     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10]                     ;
; 1.627   ; 0.569   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                               ;
;   1.162 ;   0.104 ; RR ; uTco   ; 1      ; FF_X71_Y6_N28     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10]|q                   ;
;   1.208 ;   0.046 ; RR ; CELL   ; 2      ; FF_X71_Y6_N28     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10]~la_mlab/laboutt[18] ;
;   1.627 ;   0.419 ; RR ; IC     ; 1      ; FF_X71_Y6_N26     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]|asdata               ;
;   1.627 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y6_N26     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]                      ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                          ;
; 1.060   ; 1.060    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                            ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                              ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                    ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                     ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                 ;
;   1.278 ;   0.480  ; RR ; IC     ; 1      ; FF_X71_Y6_N26     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]|clk ;
;   1.278 ;   0.000  ; RR ; CELL   ; 1      ; FF_X71_Y6_N26     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]     ;
;   1.060 ;   -0.218 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                ;
; 1.060   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                      ;
; 1.248   ; 0.188    ;    ; uTh    ; 1      ; FF_X71_Y6_N26     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]     ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is 0.383 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                                       ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 1.529                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 1.146                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.383                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.621 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.202       ; 22         ; 0.000 ; 0.202 ;
;    Cell                ;       ; 4     ; 0.706       ; 78         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.330       ; 53         ; 0.330 ; 0.330 ;
;    Cell                ;       ; 4     ; 0.187       ; 30         ; 0.000 ; 0.122 ;
;    uTco                ;       ; 1     ; 0.104       ; 17         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.295       ; 27         ; 0.000 ; 0.295 ;
;    Cell                ;       ; 4     ; 0.798       ; 73         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 0.908   ; 0.908   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                                                 ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                                   ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                          ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                      ;
;   0.908 ;   0.202 ; RR ; IC     ; 1      ; FF_X69_Y2_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]|clk               ;
;   0.908 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y2_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]                   ;
; 1.529   ; 0.621   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                   ;
;   1.012 ;   0.104 ; RR ; uTco   ; 1      ; FF_X69_Y2_N11     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]|q                 ;
;   1.077 ;   0.065 ; RR ; CELL   ; 9      ; FF_X69_Y2_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~la_lab/laboutt[7] ;
;   1.407 ;   0.330 ; RR ; IC     ; 3      ; LABCELL_X69_Y2_N9 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3|dataf             ;
;   1.529 ;   0.122 ; RR ; CELL   ; 1      ; LABCELL_X69_Y2_N9 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3|sumout            ;
;   1.529 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y2_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]|d                 ;
;   1.529 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y2_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                                 ;
; 0.908   ; 0.908    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                                   ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                                   ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                     ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                           ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                            ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                        ;
;   1.093 ;   0.295  ; RR ; IC     ; 1      ; FF_X69_Y2_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]|clk ;
;   1.093 ;   0.000  ; RR ; CELL   ; 1      ; FF_X69_Y2_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]     ;
;   0.908 ;   -0.185 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                       ;
; 0.908   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                             ;
; 1.146   ; 0.238    ;    ; uTh    ; 1      ; FF_X69_Y2_N11     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]     ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Hold slack is 0.388 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]      ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; Data Arrival Time               ; 1.574                                                                                               ;
; Data Required Time              ; 1.186                                                                                               ;
; Slack                           ; 0.388                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.628 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.240       ; 25         ; 0.000 ; 0.240 ;
;    Cell                ;       ; 4     ; 0.706       ; 75         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.304       ; 48         ; 0.126 ; 0.178 ;
;    Cell                ;       ; 6     ; 0.218       ; 35         ; 0.000 ; 0.103 ;
;    uTco                ;       ; 1     ; 0.106       ; 17         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.338       ; 30         ; 0.000 ; 0.338 ;
;    Cell                ;       ; 4     ; 0.798       ; 70         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                     ;
; 0.946   ; 0.946   ;    ;        ;        ;                    ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                       ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                       ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                         ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                               ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                            ;
;   0.946 ;   0.240 ; RR ; IC     ; 1      ; FF_X68_Y2_N23      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]|clk                ;
;   0.946 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N23      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]                    ;
; 1.574   ; 0.628   ;    ;        ;        ;                    ;            ; data path                                                                                                         ;
;   1.052 ;   0.106 ; FF ; uTco   ; 1      ; FF_X68_Y2_N23      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]|q                  ;
;   1.103 ;   0.051 ; FF ; CELL   ; 1      ; FF_X68_Y2_N23      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]~la_lab/laboutt[15] ;
;   1.229 ;   0.126 ; FF ; IC     ; 1      ; LABCELL_X68_Y2_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0|dataa              ;
;   1.332 ;   0.103 ; FR ; CELL   ; 1      ; LABCELL_X68_Y2_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0|combout            ;
;   1.333 ;   0.001 ; RR ; CELL   ; 2      ; LABCELL_X68_Y2_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0~la_lab/laboutt[17] ;
;   1.511 ;   0.178 ; RR ; IC     ; 1      ; LABCELL_X68_Y2_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1|datad                ;
;   1.574 ;   0.063 ; RR ; CELL   ; 1      ; LABCELL_X68_Y2_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1|combout              ;
;   1.574 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|d             ;
;   1.574 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg               ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                   ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                 ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                           ;
; 0.948   ; 0.948    ;    ;        ;        ;                   ;            ; clock path                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                             ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                             ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   1.136 ;   0.338  ; RR ; IC     ; 1      ; FF_X68_Y2_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|clk ;
;   1.136 ;   0.000  ; RR ; CELL   ; 1      ; FF_X68_Y2_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg     ;
;   0.948 ;   -0.188 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                 ;
; 0.948   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                       ;
; 1.186   ; 0.238    ;    ; uTh    ; 1      ; FF_X68_Y2_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg     ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Hold slack is 0.395 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                                       ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 1.542                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 1.147                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.395                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.634 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.202       ; 22         ; 0.000 ; 0.202 ;
;    Cell                ;       ; 4     ; 0.706       ; 78         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.341       ; 54         ; 0.341 ; 0.341 ;
;    Cell                ;       ; 6     ; 0.189       ; 30         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.104       ; 16         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.295       ; 27         ; 0.000 ; 0.295 ;
;    Cell                ;       ; 4     ; 0.798       ; 73         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 0.908   ; 0.908   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                                                 ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                                   ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                          ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                      ;
;   0.908 ;   0.202 ; RR ; IC     ; 1      ; FF_X69_Y2_N11      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]|clk               ;
;   0.908 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y2_N11      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]                   ;
; 1.542   ; 0.634   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                   ;
;   1.012 ;   0.104 ; FF ; uTco   ; 1      ; FF_X69_Y2_N11      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]|q                 ;
;   1.062 ;   0.050 ; FF ; CELL   ; 9      ; FF_X69_Y2_N11      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~la_lab/laboutt[7] ;
;   1.403 ;   0.341 ; FF ; IC     ; 3      ; LABCELL_X69_Y2_N9  ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3|dataf             ;
;   1.485 ;   0.082 ; FR ; CELL   ; 1      ; LABCELL_X69_Y2_N9  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3|cout              ;
;   1.485 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X69_Y2_N12 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4|cin               ;
;   1.542 ;   0.057 ; RF ; CELL   ; 1      ; LABCELL_X69_Y2_N12 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4|sumout            ;
;   1.542 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y2_N14      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]|d                 ;
;   1.542 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y2_N14      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]                   ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                                 ;
; 0.910   ; 0.910    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                                   ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                                   ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                     ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                           ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                            ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                        ;
;   1.093 ;   0.295  ; RR ; IC     ; 1      ; FF_X69_Y2_N14     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]|clk ;
;   1.093 ;   0.000  ; RR ; CELL   ; 1      ; FF_X69_Y2_N14     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]     ;
;   0.910 ;   -0.183 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                       ;
; 0.910   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                             ;
; 1.147   ; 0.237    ;    ; uTh    ; 1      ; FF_X69_Y2_N14     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]     ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 7.454 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                           ; To Node                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 7.454 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.077      ; 2.483      ; Slow 900mV 100C Model           ;
; 7.567 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]~DUPLICATE ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; -0.116     ; 2.129      ; Slow 900mV 100C Model           ;
; 7.570 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[5]           ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; -0.116     ; 2.129      ; Slow 900mV 100C Model           ;
; 7.575 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; -0.116     ; 2.129      ; Slow 900mV 100C Model           ;
; 7.576 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3]         ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; -0.116     ; 2.129      ; Slow 900mV 100C Model           ;
; 7.576 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4]           ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; -0.116     ; 2.129      ; Slow 900mV 100C Model           ;
; 7.598 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]         ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; -0.116     ; 2.129      ; Slow 900mV 100C Model           ;
; 7.598 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]         ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; -0.116     ; 2.129      ; Slow 900mV 100C Model           ;
; 7.600 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; -0.116     ; 2.129      ; Slow 900mV 100C Model           ;
; 7.603 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3]           ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; -0.116     ; 2.129      ; Slow 900mV 100C Model           ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 7.454 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]     ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; Data Arrival Time               ; 4.744                                                                                               ;
; Data Required Time              ; 12.198                                                                                              ;
; Slack                           ; 7.454                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.077  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.483  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.625       ; 28         ; 0.000 ; 0.625 ;
;    Cell                ;        ; 4     ; 1.636       ; 72         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.091       ; 84         ; 2.091 ; 2.091 ;
;    Cell                ;        ; 2     ; 0.159       ; 6          ; 0.000 ; 0.159 ;
;    uTco                ;        ; 1     ; 0.233       ; 9          ; 0.233 ; 0.233 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.702       ; 34         ; 0.000 ; 0.702 ;
;    Cell                ;        ; 4     ; 1.378       ; 66         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                          ;
; 2.261   ; 2.261   ;    ;        ;        ;                   ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   2.261 ;   0.625 ; RR ; IC     ; 1      ; FF_X68_Y2_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|clk                ;
;   2.261 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                    ;
; 4.744   ; 2.483   ;    ;        ;        ;                   ;            ; data path                                                                                                              ;
;   2.494 ;   0.233 ; RR ; uTco   ; 1      ; FF_X68_Y2_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|q                  ;
;   2.653 ;   0.159 ; RR ; CELL   ; 55     ; FF_X68_Y2_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg~la_lab/laboutb[12] ;
;   4.744 ;   2.091 ; RR ; IC     ; 1      ; FF_X69_Y3_N7      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]|clrn                   ;
;   4.744 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]                        ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                             ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                     ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                       ;
; 12.338   ; 2.338   ;    ;        ;        ;                   ;            ; clock path                                                                                          ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                      ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                 ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                         ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                         ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                           ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                 ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                  ;
;   11.378 ;   0.808 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                              ;
;   12.080 ;   0.702 ; RR ; IC     ; 1      ; FF_X69_Y3_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]|clk ;
;   12.080 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]     ;
;   12.338 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                             ;
; 12.308   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                   ;
; 12.198   ; -0.110  ;    ; uTsu   ; 1      ; FF_X69_Y3_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]     ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Recovery slack is 7.567 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg               ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]~DUPLICATE ;
; Launch Clock                    ; altera_reserved_tck                                                                                   ;
; Latch Clock                     ; altera_reserved_tck                                                                                   ;
; Data Arrival Time               ; 4.702                                                                                                 ;
; Data Required Time              ; 12.269                                                                                                ;
; Slack                           ; 7.567                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.116 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.129  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.937       ; 36         ; 0.000 ; 0.937 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.775       ; 83         ; 1.775 ; 1.775 ;
;    Cell                ;        ; 2     ; 0.122       ; 6          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.232       ; 11         ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.821       ; 37         ; 0.000 ; 0.821 ;
;    Cell                ;        ; 4     ; 1.378       ; 63         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                              ;
; 2.573   ; 2.573   ;    ;        ;        ;                   ;            ; clock path                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                  ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                        ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                         ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                     ;
;   2.573 ;   0.937 ; RR ; IC     ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk                ;
;   2.573 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                    ;
; 4.702   ; 2.129   ;    ;        ;        ;                   ;            ; data path                                                                                                  ;
;   2.805 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y1_N5      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                  ;
;   2.927 ;   0.122 ; FF ; CELL   ; 26     ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutt[3]  ;
;   4.702 ;   1.775 ; FF ; IC     ; 1      ; FF_X69_Y5_N2      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]~DUPLICATE|clrn ;
;   4.702 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y5_N2      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]~DUPLICATE      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                     ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                   ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                           ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                             ;
; 12.457   ; 2.457   ;    ;        ;        ;                   ;            ; clock path                                                                                                ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                            ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                       ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   11.378 ;   0.808 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   12.199 ;   0.821 ; RR ; IC     ; 1      ; FF_X69_Y5_N2      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]~DUPLICATE|clk ;
;   12.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N2      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]~DUPLICATE     ;
;   12.457 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                   ;
; 12.427   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                         ;
; 12.269   ; -0.158  ;    ; uTsu   ; 1      ; FF_X69_Y5_N2      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]~DUPLICATE     ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Recovery slack is 7.570 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg     ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[5] ;
; Launch Clock                    ; altera_reserved_tck                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                         ;
; Data Arrival Time               ; 4.702                                                                                       ;
; Data Required Time              ; 12.272                                                                                      ;
; Slack                           ; 7.570                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.116 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.129  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.937       ; 36         ; 0.000 ; 0.937 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.775       ; 83         ; 1.775 ; 1.775 ;
;    Cell                ;        ; 2     ; 0.122       ; 6          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.232       ; 11         ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.821       ; 37         ; 0.000 ; 0.821 ;
;    Cell                ;        ; 4     ; 1.378       ; 63         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                             ;
; 2.573   ; 2.573   ;    ;        ;        ;                   ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.573 ;   0.937 ; RR ; IC     ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.573 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 4.702   ; 2.129   ;    ;        ;        ;                   ;            ; data path                                                                                                 ;
;   2.805 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y1_N5      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   2.927 ;   0.122 ; FF ; CELL   ; 26     ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutt[3] ;
;   4.702 ;   1.775 ; FF ; IC     ; 1      ; FF_X69_Y5_N38     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[5]|clrn          ;
;   4.702 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y5_N38     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[5]               ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                           ;
+----------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                         ;
+----------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                 ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                   ;
; 12.457   ; 2.457   ;    ;        ;        ;                   ;            ; clock path                                                                                      ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                  ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                             ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                     ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                     ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                       ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                             ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                              ;
;   11.378 ;   0.808 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                          ;
;   12.199 ;   0.821 ; RR ; IC     ; 1      ; FF_X69_Y5_N38     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[5]|clk ;
;   12.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N38     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[5]     ;
;   12.457 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                         ;
; 12.427   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                               ;
; 12.272   ; -0.155  ;    ; uTsu   ; 1      ; FF_X69_Y5_N38     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[5]     ;
+----------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Recovery slack is 7.575 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg         ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[0] ;
; Launch Clock                    ; altera_reserved_tck                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                             ;
; Data Arrival Time               ; 4.702                                                                                           ;
; Data Required Time              ; 12.277                                                                                          ;
; Slack                           ; 7.575                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.116 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.129  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.937       ; 36         ; 0.000 ; 0.937 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.775       ; 83         ; 1.775 ; 1.775 ;
;    Cell                ;        ; 2     ; 0.122       ; 6          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.232       ; 11         ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.821       ; 37         ; 0.000 ; 0.821 ;
;    Cell                ;        ; 4     ; 1.378       ; 63         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                             ;
; 2.573   ; 2.573   ;    ;        ;        ;                   ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.573 ;   0.937 ; RR ; IC     ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.573 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 4.702   ; 2.129   ;    ;        ;        ;                   ;            ; data path                                                                                                 ;
;   2.805 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y1_N5      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   2.927 ;   0.122 ; FF ; CELL   ; 26     ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutt[3] ;
;   4.702 ;   1.775 ; FF ; IC     ; 1      ; FF_X69_Y5_N8      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[0]|clrn      ;
;   4.702 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y5_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[0]           ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                             ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                     ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                       ;
; 12.457   ; 2.457   ;    ;        ;        ;                   ;            ; clock path                                                                                          ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                      ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                 ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                         ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                         ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                           ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                 ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                  ;
;   11.378 ;   0.808 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                              ;
;   12.199 ;   0.821 ; RR ; IC     ; 1      ; FF_X69_Y5_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[0]|clk ;
;   12.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[0]     ;
;   12.457 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                             ;
; 12.427   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                   ;
; 12.277   ; -0.150  ;    ; uTsu   ; 1      ; FF_X69_Y5_N8      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[0]     ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Recovery slack is 7.576 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3] ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                           ;
; Data Arrival Time               ; 4.702                                                                                         ;
; Data Required Time              ; 12.278                                                                                        ;
; Slack                           ; 7.576                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.116 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.129  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.937       ; 36         ; 0.000 ; 0.937 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.775       ; 83         ; 1.775 ; 1.775 ;
;    Cell                ;        ; 2     ; 0.122       ; 6          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.232       ; 11         ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.821       ; 37         ; 0.000 ; 0.821 ;
;    Cell                ;        ; 4     ; 1.378       ; 63         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                             ;
; 2.573   ; 2.573   ;    ;        ;        ;                   ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.573 ;   0.937 ; RR ; IC     ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.573 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 4.702   ; 2.129   ;    ;        ;        ;                   ;            ; data path                                                                                                 ;
;   2.805 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y1_N5      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   2.927 ;   0.122 ; FF ; CELL   ; 26     ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutt[3] ;
;   4.702 ;   1.775 ; FF ; IC     ; 1      ; FF_X69_Y5_N29     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3]|clrn        ;
;   4.702 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y5_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3]             ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                             ;
+----------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                           ;
+----------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                   ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                     ;
; 12.457   ; 2.457   ;    ;        ;        ;                   ;            ; clock path                                                                                        ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                    ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                               ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                       ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                       ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                         ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                               ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                ;
;   11.378 ;   0.808 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                            ;
;   12.199 ;   0.821 ; RR ; IC     ; 1      ; FF_X69_Y5_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3]|clk ;
;   12.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3]     ;
;   12.457 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                           ;
; 12.427   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                 ;
; 12.278   ; -0.149  ;    ; uTsu   ; 1      ; FF_X69_Y5_N29     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3]     ;
+----------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Recovery slack is 7.576 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg     ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4] ;
; Launch Clock                    ; altera_reserved_tck                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                         ;
; Data Arrival Time               ; 4.702                                                                                       ;
; Data Required Time              ; 12.278                                                                                      ;
; Slack                           ; 7.576                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.116 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.129  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.937       ; 36         ; 0.000 ; 0.937 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.775       ; 83         ; 1.775 ; 1.775 ;
;    Cell                ;        ; 2     ; 0.122       ; 6          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.232       ; 11         ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.821       ; 37         ; 0.000 ; 0.821 ;
;    Cell                ;        ; 4     ; 1.378       ; 63         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                             ;
; 2.573   ; 2.573   ;    ;        ;        ;                   ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.573 ;   0.937 ; RR ; IC     ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.573 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 4.702   ; 2.129   ;    ;        ;        ;                   ;            ; data path                                                                                                 ;
;   2.805 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y1_N5      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   2.927 ;   0.122 ; FF ; CELL   ; 26     ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutt[3] ;
;   4.702 ;   1.775 ; FF ; IC     ; 1      ; FF_X69_Y5_N47     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4]|clrn          ;
;   4.702 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y5_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4]               ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                           ;
+----------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                         ;
+----------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                 ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                   ;
; 12.457   ; 2.457   ;    ;        ;        ;                   ;            ; clock path                                                                                      ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                  ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                             ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                     ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                     ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                       ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                             ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                              ;
;   11.378 ;   0.808 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                          ;
;   12.199 ;   0.821 ; RR ; IC     ; 1      ; FF_X69_Y5_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4]|clk ;
;   12.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4]     ;
;   12.457 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                         ;
; 12.427   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                               ;
; 12.278   ; -0.149  ;    ; uTsu   ; 1      ; FF_X69_Y5_N47     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4]     ;
+----------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Recovery slack is 7.598 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0] ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                           ;
; Data Arrival Time               ; 4.702                                                                                         ;
; Data Required Time              ; 12.300                                                                                        ;
; Slack                           ; 7.598                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.116 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.129  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.937       ; 36         ; 0.000 ; 0.937 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.775       ; 83         ; 1.775 ; 1.775 ;
;    Cell                ;        ; 2     ; 0.122       ; 6          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.232       ; 11         ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.821       ; 37         ; 0.000 ; 0.821 ;
;    Cell                ;        ; 4     ; 1.378       ; 63         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                             ;
; 2.573   ; 2.573   ;    ;        ;        ;                   ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.573 ;   0.937 ; RR ; IC     ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.573 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 4.702   ; 2.129   ;    ;        ;        ;                   ;            ; data path                                                                                                 ;
;   2.805 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y1_N5      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   2.927 ;   0.122 ; FF ; CELL   ; 26     ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutt[3] ;
;   4.702 ;   1.775 ; FF ; IC     ; 1      ; FF_X69_Y5_N28     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]|clrn        ;
;   4.702 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y5_N28     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]             ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                             ;
+----------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                           ;
+----------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                   ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                     ;
; 12.457   ; 2.457   ;    ;        ;        ;                   ;            ; clock path                                                                                        ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                    ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                               ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                       ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                       ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                         ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                               ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                ;
;   11.378 ;   0.808 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                            ;
;   12.199 ;   0.821 ; RR ; IC     ; 1      ; FF_X69_Y5_N28     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]|clk ;
;   12.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N28     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]     ;
;   12.457 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                           ;
; 12.427   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                 ;
; 12.300   ; -0.127  ;    ; uTsu   ; 1      ; FF_X69_Y5_N28     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]     ;
+----------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Recovery slack is 7.598 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5] ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                           ;
; Data Arrival Time               ; 4.702                                                                                         ;
; Data Required Time              ; 12.300                                                                                        ;
; Slack                           ; 7.598                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.116 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.129  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.937       ; 36         ; 0.000 ; 0.937 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.775       ; 83         ; 1.775 ; 1.775 ;
;    Cell                ;        ; 2     ; 0.122       ; 6          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.232       ; 11         ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.821       ; 37         ; 0.000 ; 0.821 ;
;    Cell                ;        ; 4     ; 1.378       ; 63         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                             ;
; 2.573   ; 2.573   ;    ;        ;        ;                   ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.573 ;   0.937 ; RR ; IC     ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.573 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 4.702   ; 2.129   ;    ;        ;        ;                   ;            ; data path                                                                                                 ;
;   2.805 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y1_N5      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   2.927 ;   0.122 ; FF ; CELL   ; 26     ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutt[3] ;
;   4.702 ;   1.775 ; FF ; IC     ; 1      ; FF_X69_Y5_N34     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]|clrn        ;
;   4.702 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y5_N34     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]             ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                             ;
+----------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                           ;
+----------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                   ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                     ;
; 12.457   ; 2.457   ;    ;        ;        ;                   ;            ; clock path                                                                                        ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                    ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                               ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                       ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                       ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                         ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                               ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                ;
;   11.378 ;   0.808 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                            ;
;   12.199 ;   0.821 ; RR ; IC     ; 1      ; FF_X69_Y5_N34     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]|clk ;
;   12.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N34     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]     ;
;   12.457 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                           ;
; 12.427   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                 ;
; 12.300   ; -0.127  ;    ; uTsu   ; 1      ; FF_X69_Y5_N34     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]     ;
+----------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Recovery slack is 7.600 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg     ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0] ;
; Launch Clock                    ; altera_reserved_tck                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                         ;
; Data Arrival Time               ; 4.702                                                                                       ;
; Data Required Time              ; 12.302                                                                                      ;
; Slack                           ; 7.600                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.116 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.129  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.937       ; 36         ; 0.000 ; 0.937 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.775       ; 83         ; 1.775 ; 1.775 ;
;    Cell                ;        ; 2     ; 0.122       ; 6          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.232       ; 11         ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.821       ; 37         ; 0.000 ; 0.821 ;
;    Cell                ;        ; 4     ; 1.378       ; 63         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                             ;
; 2.573   ; 2.573   ;    ;        ;        ;                   ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.573 ;   0.937 ; RR ; IC     ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.573 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 4.702   ; 2.129   ;    ;        ;        ;                   ;            ; data path                                                                                                 ;
;   2.805 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y1_N5      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   2.927 ;   0.122 ; FF ; CELL   ; 26     ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutt[3] ;
;   4.702 ;   1.775 ; FF ; IC     ; 1      ; FF_X69_Y5_N1      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]|clrn          ;
;   4.702 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y5_N1      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]               ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                           ;
+----------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                         ;
+----------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                 ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                   ;
; 12.457   ; 2.457   ;    ;        ;        ;                   ;            ; clock path                                                                                      ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                  ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                             ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                     ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                     ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                       ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                             ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                              ;
;   11.378 ;   0.808 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                          ;
;   12.199 ;   0.821 ; RR ; IC     ; 1      ; FF_X69_Y5_N1      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]|clk ;
;   12.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N1      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]     ;
;   12.457 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                         ;
; 12.427   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                               ;
; 12.302   ; -0.125  ;    ; uTsu   ; 1      ; FF_X69_Y5_N1      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]     ;
+----------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Recovery slack is 7.603 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg     ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3] ;
; Launch Clock                    ; altera_reserved_tck                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                         ;
; Data Arrival Time               ; 4.702                                                                                       ;
; Data Required Time              ; 12.305                                                                                      ;
; Slack                           ; 7.603                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.116 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.129  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.937       ; 36         ; 0.000 ; 0.937 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.775       ; 83         ; 1.775 ; 1.775 ;
;    Cell                ;        ; 2     ; 0.122       ; 6          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.232       ; 11         ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.821       ; 37         ; 0.000 ; 0.821 ;
;    Cell                ;        ; 4     ; 1.378       ; 63         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                             ;
; 2.573   ; 2.573   ;    ;        ;        ;                   ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.636 ;   1.066 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.573 ;   0.937 ; RR ; IC     ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.573 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 4.702   ; 2.129   ;    ;        ;        ;                   ;            ; data path                                                                                                 ;
;   2.805 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y1_N5      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   2.927 ;   0.122 ; FF ; CELL   ; 26     ; FF_X69_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutt[3] ;
;   4.702 ;   1.775 ; FF ; IC     ; 1      ; FF_X69_Y5_N13     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3]|clrn          ;
;   4.702 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y5_N13     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3]               ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                           ;
+----------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                         ;
+----------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                 ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                   ;
; 12.457   ; 2.457   ;    ;        ;        ;                   ;            ; clock path                                                                                      ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                  ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                             ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                     ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                     ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                       ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                             ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                              ;
;   11.378 ;   0.808 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                          ;
;   12.199 ;   0.821 ; RR ; IC     ; 1      ; FF_X69_Y5_N13     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3]|clk ;
;   12.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N13     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3]     ;
;   12.457 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                         ;
; 12.427   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                               ;
; 12.305   ; -0.122  ;    ; uTsu   ; 1      ; FF_X69_Y5_N13     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3]     ;
+----------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.483 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.483 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 0.649      ; Fast 900mV 0C Model             ;
; 0.485 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 0.649      ; Fast 900mV 0C Model             ;
; 0.486 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 0.649      ; Fast 900mV 0C Model             ;
; 0.515 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.650      ; Fast 900mV 0C Model             ;
; 0.516 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.650      ; Fast 900mV 0C Model             ;
; 0.519 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.650      ; Fast 900mV 0C Model             ;
; 0.519 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.650      ; Fast 900mV 0C Model             ;
; 0.545 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                                                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.622      ; Fast 900mV 0C Model             ;
; 0.546 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                                                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.622      ; Fast 900mV 0C Model             ;
; 0.546 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                                                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.622      ; Fast 900mV 0C Model             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.483 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.801                                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.318                                                                                                                                                                                                                                          ;
; Slack                           ; 0.483                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.107 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.649 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.446       ; 39         ; 0.000 ; 0.446 ;
;    Cell                ;       ; 4     ; 0.706       ; 61         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.492       ; 76         ; 0.492 ; 0.492 ;
;    Cell                ;       ; 2     ; 0.051       ; 8          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.106       ; 16         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.553       ; 41         ; 0.000 ; 0.553 ;
;    Cell                ;       ; 4     ; 0.798       ; 59         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.152   ; 1.152   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.152 ;   0.446 ; RR ; IC     ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                                             ;
;   1.152 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                                 ;
; 1.801   ; 0.649   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                           ;
;   1.258 ;   0.106 ; FF ; uTco   ; 1      ; FF_X69_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                                               ;
;   1.309 ;   0.051 ; FF ; CELL   ; 202    ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[19]                                                                              ;
;   1.801 ;   0.492 ; FF ; IC     ; 1      ; FF_X70_Y6_N11     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9]|clrn ;
;   1.801 ;   0.000 ; FF ; CELL   ; 1      ; FF_X70_Y6_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9]      ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                      ;
; 1.259   ; 1.259    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                             ;
;   1.351 ;   0.553  ; RR ; IC     ; 1      ; FF_X70_Y6_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9]|clk ;
;   1.351 ;   0.000  ; RR ; CELL   ; 1      ; FF_X70_Y6_N11     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9]     ;
;   1.259 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                            ;
; 1.259   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                  ;
; 1.318   ; 0.059    ;    ; uTh    ; 1      ; FF_X70_Y6_N11     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[9]     ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Removal slack is 0.485 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                             ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[11] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.801                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.316                                                                                                                                                                                                                                           ;
; Slack                           ; 0.485                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.107 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.649 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.446       ; 39         ; 0.000 ; 0.446 ;
;    Cell                ;       ; 4     ; 0.706       ; 61         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.492       ; 76         ; 0.492 ; 0.492 ;
;    Cell                ;       ; 2     ; 0.051       ; 8          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.106       ; 16         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.553       ; 41         ; 0.000 ; 0.553 ;
;    Cell                ;       ; 4     ; 0.798       ; 59         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.152   ; 1.152   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.152 ;   0.446 ; RR ; IC     ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                                              ;
;   1.152 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                                  ;
; 1.801   ; 0.649   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.258 ;   0.106 ; FF ; uTco   ; 1      ; FF_X69_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                                                ;
;   1.309 ;   0.051 ; FF ; CELL   ; 202    ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[19]                                                                               ;
;   1.801 ;   0.492 ; FF ; IC     ; 1      ; FF_X70_Y6_N8      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[11]|clrn ;
;   1.801 ;   0.000 ; FF ; CELL   ; 1      ; FF_X70_Y6_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[11]      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.259   ; 1.259    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.351 ;   0.553  ; RR ; IC     ; 1      ; FF_X70_Y6_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[11]|clk ;
;   1.351 ;   0.000  ; RR ; CELL   ; 1      ; FF_X70_Y6_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[11]     ;
;   1.259 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                             ;
; 1.259   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                   ;
; 1.316   ; 0.057    ;    ; uTh    ; 1      ; FF_X70_Y6_N8      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[11]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Removal slack is 0.486 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                             ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[10] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.801                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.315                                                                                                                                                                                                                                           ;
; Slack                           ; 0.486                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.107 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.649 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.446       ; 39         ; 0.000 ; 0.446 ;
;    Cell                ;       ; 4     ; 0.706       ; 61         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.492       ; 76         ; 0.492 ; 0.492 ;
;    Cell                ;       ; 2     ; 0.051       ; 8          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.106       ; 16         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.553       ; 41         ; 0.000 ; 0.553 ;
;    Cell                ;       ; 4     ; 0.798       ; 59         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.152   ; 1.152   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.152 ;   0.446 ; RR ; IC     ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                                              ;
;   1.152 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                                  ;
; 1.801   ; 0.649   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.258 ;   0.106 ; FF ; uTco   ; 1      ; FF_X69_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                                                ;
;   1.309 ;   0.051 ; FF ; CELL   ; 202    ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[19]                                                                               ;
;   1.801 ;   0.492 ; FF ; IC     ; 1      ; FF_X70_Y6_N10     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[10]|clrn ;
;   1.801 ;   0.000 ; FF ; CELL   ; 1      ; FF_X70_Y6_N10     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[10]      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.259   ; 1.259    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.351 ;   0.553  ; RR ; IC     ; 1      ; FF_X70_Y6_N10     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[10]|clk ;
;   1.351 ;   0.000  ; RR ; CELL   ; 1      ; FF_X70_Y6_N10     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[10]     ;
;   1.259 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                             ;
; 1.259   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                   ;
; 1.315   ; 0.056    ;    ; uTh    ; 1      ; FF_X70_Y6_N10     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[10]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Removal slack is 0.515 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                           ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                           ;
; Data Arrival Time               ; 1.802                                                                                                                                                                                                                         ;
; Data Required Time              ; 1.287                                                                                                                                                                                                                         ;
; Slack                           ; 0.515                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.069 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.650 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.446       ; 39         ; 0.000 ; 0.446 ;
;    Cell                ;       ; 4     ; 0.706       ; 61         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.493       ; 76         ; 0.493 ; 0.493 ;
;    Cell                ;       ; 2     ; 0.051       ; 8          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.106       ; 16         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.515       ; 39         ; 0.000 ; 0.515 ;
;    Cell                ;       ; 4     ; 0.798       ; 61         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 1.152   ; 1.152   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.152 ;   0.446 ; RR ; IC     ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                            ;
;   1.152 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                ;
; 1.802   ; 0.650   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                          ;
;   1.258 ;   0.106 ; FF ; uTco   ; 1      ; FF_X69_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                              ;
;   1.309 ;   0.051 ; FF ; CELL   ; 202    ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[19]                                                             ;
;   1.802 ;   0.493 ; FF ; IC     ; 1      ; FF_X67_Y6_N7      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]|clrn ;
;   1.802 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                     ;
; 1.221   ; 1.221    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                            ;
;   1.313 ;   0.515  ; RR ; IC     ; 1      ; FF_X67_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]|clk ;
;   1.313 ;   0.000  ; RR ; CELL   ; 1      ; FF_X67_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]     ;
;   1.221 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                           ;
; 1.221   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                 ;
; 1.287   ; 0.066    ;    ; uTh    ; 1      ; FF_X67_Y6_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Removal slack is 0.516 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                           ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                           ;
; Data Arrival Time               ; 1.802                                                                                                                                                                                                                         ;
; Data Required Time              ; 1.286                                                                                                                                                                                                                         ;
; Slack                           ; 0.516                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.069 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.650 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.446       ; 39         ; 0.000 ; 0.446 ;
;    Cell                ;       ; 4     ; 0.706       ; 61         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.493       ; 76         ; 0.493 ; 0.493 ;
;    Cell                ;       ; 2     ; 0.051       ; 8          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.106       ; 16         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.515       ; 39         ; 0.000 ; 0.515 ;
;    Cell                ;       ; 4     ; 0.798       ; 61         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 1.152   ; 1.152   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.152 ;   0.446 ; RR ; IC     ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                            ;
;   1.152 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                ;
; 1.802   ; 0.650   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                          ;
;   1.258 ;   0.106 ; FF ; uTco   ; 1      ; FF_X69_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                              ;
;   1.309 ;   0.051 ; FF ; CELL   ; 202    ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[19]                                                             ;
;   1.802 ;   0.493 ; FF ; IC     ; 1      ; FF_X67_Y6_N25     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]|clrn ;
;   1.802 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y6_N25     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                     ;
; 1.221   ; 1.221    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                            ;
;   1.313 ;   0.515  ; RR ; IC     ; 1      ; FF_X67_Y6_N25     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]|clk ;
;   1.313 ;   0.000  ; RR ; CELL   ; 1      ; FF_X67_Y6_N25     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]     ;
;   1.221 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                           ;
; 1.221   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                 ;
; 1.286   ; 0.065    ;    ; uTh    ; 1      ; FF_X67_Y6_N25     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Removal slack is 0.519 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                           ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                           ;
; Data Arrival Time               ; 1.802                                                                                                                                                                                                                         ;
; Data Required Time              ; 1.283                                                                                                                                                                                                                         ;
; Slack                           ; 0.519                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.069 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.650 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.446       ; 39         ; 0.000 ; 0.446 ;
;    Cell                ;       ; 4     ; 0.706       ; 61         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.493       ; 76         ; 0.493 ; 0.493 ;
;    Cell                ;       ; 2     ; 0.051       ; 8          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.106       ; 16         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.515       ; 39         ; 0.000 ; 0.515 ;
;    Cell                ;       ; 4     ; 0.798       ; 61         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 1.152   ; 1.152   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.152 ;   0.446 ; RR ; IC     ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                            ;
;   1.152 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                ;
; 1.802   ; 0.650   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                          ;
;   1.258 ;   0.106 ; FF ; uTco   ; 1      ; FF_X69_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                              ;
;   1.309 ;   0.051 ; FF ; CELL   ; 202    ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[19]                                                             ;
;   1.802 ;   0.493 ; FF ; IC     ; 1      ; FF_X67_Y6_N40     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]|clrn ;
;   1.802 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y6_N40     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                     ;
; 1.221   ; 1.221    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                            ;
;   1.313 ;   0.515  ; RR ; IC     ; 1      ; FF_X67_Y6_N40     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]|clk ;
;   1.313 ;   0.000  ; RR ; CELL   ; 1      ; FF_X67_Y6_N40     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]     ;
;   1.221 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                           ;
; 1.221   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                 ;
; 1.283   ; 0.062    ;    ; uTh    ; 1      ; FF_X67_Y6_N40     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Removal slack is 0.519 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                           ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                           ;
; Data Arrival Time               ; 1.802                                                                                                                                                                                                                         ;
; Data Required Time              ; 1.283                                                                                                                                                                                                                         ;
; Slack                           ; 0.519                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.069 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.650 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.446       ; 39         ; 0.000 ; 0.446 ;
;    Cell                ;       ; 4     ; 0.706       ; 61         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.493       ; 76         ; 0.493 ; 0.493 ;
;    Cell                ;       ; 2     ; 0.051       ; 8          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.106       ; 16         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.515       ; 39         ; 0.000 ; 0.515 ;
;    Cell                ;       ; 4     ; 0.798       ; 61         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 1.152   ; 1.152   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.152 ;   0.446 ; RR ; IC     ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                            ;
;   1.152 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                ;
; 1.802   ; 0.650   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                          ;
;   1.258 ;   0.106 ; FF ; uTco   ; 1      ; FF_X69_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                              ;
;   1.309 ;   0.051 ; FF ; CELL   ; 202    ; FF_X69_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[19]                                                             ;
;   1.802 ;   0.493 ; FF ; IC     ; 1      ; FF_X67_Y6_N58     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]|clrn ;
;   1.802 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y6_N58     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                     ;
; 1.221   ; 1.221    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                            ;
;   1.313 ;   0.515  ; RR ; IC     ; 1      ; FF_X67_Y6_N58     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]|clk ;
;   1.313 ;   0.000  ; RR ; CELL   ; 1      ; FF_X67_Y6_N58     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]     ;
;   1.221 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                           ;
; 1.221   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                 ;
; 1.283   ; 0.062    ;    ; uTh    ; 1      ; FF_X67_Y6_N58     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Removal slack is 0.545 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; Data Arrival Time               ; 1.568                                                                                               ;
; Data Required Time              ; 1.023                                                                                               ;
; Slack                           ; 0.545                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.622 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.240       ; 25         ; 0.000 ; 0.240 ;
;    Cell                ;       ; 4     ; 0.706       ; 75         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.453       ; 73         ; 0.453 ; 0.453 ;
;    Cell                ;       ; 2     ; 0.065       ; 10         ; 0.000 ; 0.065 ;
;    uTco                ;       ; 1     ; 0.104       ; 17         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.338       ; 30         ; 0.000 ; 0.338 ;
;    Cell                ;       ; 4     ; 0.798       ; 70         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                          ;
; 0.946   ; 0.946   ;    ;        ;        ;                   ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   0.946 ;   0.240 ; RR ; IC     ; 1      ; FF_X68_Y2_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk                ;
;   0.946 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                    ;
; 1.568   ; 0.622   ;    ;        ;        ;                   ;            ; data path                                                                                                              ;
;   1.050 ;   0.104 ; RR ; uTco   ; 1      ; FF_X68_Y2_N47     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q                  ;
;   1.115 ;   0.065 ; RR ; CELL   ; 14     ; FF_X68_Y2_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]~la_lab/laboutb[11] ;
;   1.568 ;   0.453 ; RR ; IC     ; 1      ; FF_X68_Y2_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]|clrn                    ;
;   1.568 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]                         ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                            ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                      ;
; 0.948   ; 0.948    ;    ;        ;        ;                   ;            ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   1.136 ;   0.338  ; RR ; IC     ; 1      ; FF_X68_Y2_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]|clk ;
;   1.136 ;   0.000  ; RR ; CELL   ; 1      ; FF_X68_Y2_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]     ;
;   0.948 ;   -0.188 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                            ;
; 0.948   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                  ;
; 1.023   ; 0.075    ;    ; uTh    ; 1      ; FF_X68_Y2_N35     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]     ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Removal slack is 0.546 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; Data Arrival Time               ; 1.568                                                                                               ;
; Data Required Time              ; 1.022                                                                                               ;
; Slack                           ; 0.546                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.622 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.240       ; 25         ; 0.000 ; 0.240 ;
;    Cell                ;       ; 4     ; 0.706       ; 75         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.453       ; 73         ; 0.453 ; 0.453 ;
;    Cell                ;       ; 2     ; 0.065       ; 10         ; 0.000 ; 0.065 ;
;    uTco                ;       ; 1     ; 0.104       ; 17         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.338       ; 30         ; 0.000 ; 0.338 ;
;    Cell                ;       ; 4     ; 0.798       ; 70         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                          ;
; 0.946   ; 0.946   ;    ;        ;        ;                   ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   0.946 ;   0.240 ; RR ; IC     ; 1      ; FF_X68_Y2_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk                ;
;   0.946 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                    ;
; 1.568   ; 0.622   ;    ;        ;        ;                   ;            ; data path                                                                                                              ;
;   1.050 ;   0.104 ; RR ; uTco   ; 1      ; FF_X68_Y2_N47     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q                  ;
;   1.115 ;   0.065 ; RR ; CELL   ; 14     ; FF_X68_Y2_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]~la_lab/laboutb[11] ;
;   1.568 ;   0.453 ; RR ; IC     ; 1      ; FF_X68_Y2_N40     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]|clrn                    ;
;   1.568 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N40     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]                         ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                            ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                      ;
; 0.948   ; 0.948    ;    ;        ;        ;                   ;            ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   1.136 ;   0.338  ; RR ; IC     ; 1      ; FF_X68_Y2_N40     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]|clk ;
;   1.136 ;   0.000  ; RR ; CELL   ; 1      ; FF_X68_Y2_N40     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]     ;
;   0.948 ;   -0.188 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                            ;
; 0.948   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                  ;
; 1.022   ; 0.074    ;    ; uTh    ; 1      ; FF_X68_Y2_N40     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]     ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Removal slack is 0.546 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; Data Arrival Time               ; 1.568                                                                                               ;
; Data Required Time              ; 1.022                                                                                               ;
; Slack                           ; 0.546                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.622 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.240       ; 25         ; 0.000 ; 0.240 ;
;    Cell                ;       ; 4     ; 0.706       ; 75         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.453       ; 73         ; 0.453 ; 0.453 ;
;    Cell                ;       ; 2     ; 0.065       ; 10         ; 0.000 ; 0.065 ;
;    uTco                ;       ; 1     ; 0.104       ; 17         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.338       ; 30         ; 0.000 ; 0.338 ;
;    Cell                ;       ; 4     ; 0.798       ; 70         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                          ;
; 0.946   ; 0.946   ;    ;        ;        ;                   ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.706 ;   0.421 ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   0.946 ;   0.240 ; RR ; IC     ; 1      ; FF_X68_Y2_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk                ;
;   0.946 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                    ;
; 1.568   ; 0.622   ;    ;        ;        ;                   ;            ; data path                                                                                                              ;
;   1.050 ;   0.104 ; RR ; uTco   ; 1      ; FF_X68_Y2_N47     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q                  ;
;   1.115 ;   0.065 ; RR ; CELL   ; 14     ; FF_X68_Y2_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]~la_lab/laboutb[11] ;
;   1.568 ;   0.453 ; RR ; IC     ; 1      ; FF_X68_Y2_N37     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]|clrn                    ;
;   1.568 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N37     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]                         ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                            ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                      ;
; 0.948   ; 0.948    ;    ;        ;        ;                   ;            ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 359    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   1.136 ;   0.338  ; RR ; IC     ; 1      ; FF_X68_Y2_N37     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]|clk ;
;   1.136 ;   0.000  ; RR ; CELL   ; 1      ; FF_X68_Y2_N37     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]     ;
;   0.948 ;   -0.188 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                            ;
; 0.948   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                  ;
; 1.022   ; 0.074    ;    ; uTh    ; 1      ; FF_X68_Y2_N37     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]     ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.4.0 Build 72 12/14/2020 SC Pro Edition
    Info: Processing started: Thu Jun 10 13:06:41 2021
    Info: System process ID: 15104
Info: Command: quartus_sta test1280M_0609 -c test1280M --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:02.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'src/test1280M.sdc'
Warning (332174): Ignored filter at test1280M.sdc(40): ECLK0 could not be matched with a port File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 40
Warning (332049): Ignored create_clock at test1280M.sdc(40): Argument <targets> is an empty collection File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 40
    Info (332050): create_clock -name {ECLK0} -period 25.000 -waveform { 0.000 12.500 } [get_ports {ECLK0}] File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 40
Warning (332174): Ignored filter at test1280M.sdc(48): genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst|refclk[0] could not be matched with a pin File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 48
Warning (332174): Ignored filter at test1280M.sdc(48): genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst|outclk[0] could not be matched with a pin File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 48
Critical Warning (332049): Ignored create_generated_clock at test1280M.sdc(48): Argument <targets> is an empty collection File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 48
    Info (332050): create_generated_clock -name {genclk_u0|iopll_0|outclk0} -source [get_pins {genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst|refclk[0]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 2 -master_clock {ECLK0} [get_pins {genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst|outclk[0]}]  File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 48
Warning (332049): Ignored create_generated_clock at test1280M.sdc(48): Argument -source is an empty collection File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 48
Warning (332174): Ignored filter at test1280M.sdc(64): genclk_u0|iopll_0|outclk0 could not be matched with a clock File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(64): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 64
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.040   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(64): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(65): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 65
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.040   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 65
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(65): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 65
Warning (332174): Ignored filter at test1280M.sdc(66): genclk_u0|iopll_0|outclk1 could not be matched with a clock File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(66): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 66
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(66): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(67): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 67
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 67
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(67): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 67
Warning (332174): Ignored filter at test1280M.sdc(68): genclk_u0|iopll_0|outclk2 could not be matched with a clock File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(68): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 68
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(68): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(69): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 69
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 69
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(69): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 69
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(70): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 70
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {altera_reserved_tck}]  0.210   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 70
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(71): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 71
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {altera_reserved_tck}]  0.210   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 71
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(72): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 72
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.040   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 72
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(72): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 72
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(73): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 73
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.040   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 73
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(73): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 73
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(74): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 74
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(74): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(75): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 75
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 75
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(75): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 75
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(76): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 76
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 76
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(76): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 76
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(77): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 77
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 77
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(77): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 77
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(78): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 78
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {altera_reserved_tck}]  0.210   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 78
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(79): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 79
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {altera_reserved_tck}]  0.210   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 79
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(80): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 80
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 80
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(80): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 80
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(81): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 81
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 81
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(81): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 81
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(82): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 82
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(82): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(83): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 83
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 83
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(83): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 83
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(84): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 84
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 84
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(84): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 84
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(85): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 85
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 85
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(85): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 85
Warning (332174): Ignored filter at test1280M.sdc(86): hardware_i2c_top_inst|i2c_slave_top_inst|count[2] could not be matched with a clock File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(86): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 86
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(86): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(87): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 87
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 87
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(87): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 87
Warning (332174): Ignored filter at test1280M.sdc(88): hardware_i2c_top_inst|I2C_Master_inst|clock could not be matched with a clock File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(88): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 88
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(88): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(89): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 89
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(89): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(90): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 90
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 90
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(90): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 90
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(91): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 91
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 91
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(91): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 91
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(92): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 92
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 92
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(92): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 92
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(93): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 93
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 93
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(93): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 93
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(94): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 94
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 94
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(94): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 94
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(95): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 95
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 95
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(95): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 95
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(96): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 96
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(96): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(97): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 97
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(97): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(98): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 98
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(98): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(99): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 99
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 99
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(99): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 99
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(100): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 100
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 100
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(100): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 100
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(101): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 101
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 101
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(101): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 101
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(102): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 102
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 102
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(102): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 102
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(103): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 103
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 103
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(103): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 103
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(104): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 104
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 104
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(104): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 104
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(105): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 105
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 105
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(105): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 105
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(106): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 106
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 106
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(106): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 106
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(107): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 107
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 107
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(107): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 107
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(108): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 108
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 108
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(108): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 108
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(109): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 109
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 109
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(109): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 109
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(110): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 110
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 110
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(110): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 110
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(111): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 111
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 111
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(111): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 111
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(112): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 112
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 112
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(112): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 112
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(113): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 113
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 113
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(113): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 113
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(114): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 114
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 114
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(114): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 114
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(115): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 115
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 115
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(115): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 115
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(116): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 116
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 116
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(116): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 116
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(117): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 117
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 117
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(117): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 117
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(118): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 118
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 118
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(118): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 118
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(119): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 119
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 119
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(119): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 119
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(120): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 120
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.210   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 120
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(121): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 121
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.210   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 121
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(124): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 124
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.210   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 124
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(125): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk0}] contains zero elements File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 125
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.210   File: C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/src/test1280M.sdc Line: 125
Info (18794): Reading SDC File: 'C:/Lily_Zhang/GBS20V1/FPGA/Cyclone10/10GX1280M_test-master/10GX1280M_test-master_bk20210609/qdb/.t/60c25463fb1.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0'
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Warning (332060): Node: FMCAclk40 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|counter[2] is being clocked by FMCAclk40
Info (332104): Reading SDC File: 'c:/intelfpga_pro/20.4/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:01.
Warning (332060): Node: FMCAclk40 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|counter[2] is being clocked by FMCAclk40
Info (332152): Existing clock uncertainty assignments were detected. They will take precedence over the derive_clock_uncertainty command
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Report Timing Closure Recommendations is deprecated as of the 20.3 release and will be removed in a future release. Use the "Report DRC" task as part of Design Assistant instead.
Info (332146): Worst-case setup slack is 2.602
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     2.602               0.000 altera_reserved_tck Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     0.019               0.000 altera_reserved_tck   Fast 900mV 0C Model 
Info (332146): Worst-case recovery slack is 7.454
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     7.454               0.000 altera_reserved_tck Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.483
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     0.483               0.000 altera_reserved_tck   Fast 900mV 0C Model 
Info (332146): Worst-case minimum pulse width slack is 4.521
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     4.521               0.000 altera_reserved_tck Fast 900mV 100C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 4 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 8.348 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Slow 900mV 0C Model): Found 4 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 8.443 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 4 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 8.837 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 0C Model): Found 4 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 9.028 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 1021 megabytes
    Info: Processing ended: Thu Jun 10 13:06:45 2021
    Info: Elapsed time: 00:00:04
    Info: System process ID: 15104
Info (19538): Reading SDC files took 00:00:01 cumulatively in this process.


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 56    ; 56   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------+
; Clock Status Summary                                             ;
+---------------------+---------------------+------+---------------+
; Target              ; Clock               ; Type ; Status        ;
+---------------------+---------------------+------+---------------+
; FMCAclk40           ;                     ; Base ; Unconstrained ;
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained   ;
+---------------------+---------------------+------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pb[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pb[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pb[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pb[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+----------------------+-------+-------+----------+---------+---------------------+
; Clock                ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 2.602 ; 0.019 ; 7.454    ; 0.483   ; 4.521               ;
;  altera_reserved_tck ; 2.602 ; 0.019 ; 7.454    ; 0.483   ; 4.521               ;
; Design-wide TNS      ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-------+-------+----------+---------+---------------------+


