$date
	Thu Nov 12 00:18:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module simple_pipeline_tb $end
$var wire 8 ! F [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 8 $ C [7:0] $end
$var reg 1 % CLK $end
$var reg 8 & D [7:0] $end
$scope module uut $end
$var wire 8 ' a [7:0] $end
$var wire 8 ( b [7:0] $end
$var wire 8 ) c [7:0] $end
$var wire 1 % clk $end
$var wire 8 * d [7:0] $end
$var reg 8 + d1 [7:0] $end
$var reg 8 , d2 [7:0] $end
$var reg 8 - f [7:0] $end
$var reg 8 . y1 [7:0] $end
$var reg 8 / y2 [7:0] $end
$var reg 8 0 y3 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
bx .
bx -
bx ,
bx +
b0 *
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
b0 "
bx !
$end
#10
b0 +
b0 /
b0 .
1%
#15
b100 &
b100 *
b101 $
b101 )
b10 #
b10 (
b1 "
b1 '
#20
0%
#30
b0 ,
b0 0
b100 +
b1 /
b11 .
1%
#35
b1 &
b1 *
b1100010 $
b1100010 )
b10110 #
b10110 (
b10110 "
b10110 '
#40
0%
#50
b1 +
b1100001 /
b101100 .
b100 ,
b100 0
b0 !
b0 -
1%
#55
b1000 &
b1000 *
b1001 $
b1001 )
b11 #
b11 (
b11 "
b11 '
#60
0%
#70
b1 ,
b10001101 0
b1000 +
b1 /
b110 .
b10000 !
b10000 -
1%
#80
0%
#90
b1000 ,
b111 0
b10001101 !
b10001101 -
1%
#100
0%
#110
b111000 !
b111000 -
1%
#120
0%
#130
1%
#140
0%
#150
1%
#155
