6066aaf74f51 ("drm/amd/display: trigger timing sync only if TG is running")
a47cc3ab051f ("drm/amd/display: Raise DPG height during timing synchronization")
ae8cf9774e3a ("drm/amd/display: Add some hardware status in DTN log debugfs")
97bda0322b8a ("drm/amd/display: Add DSC support for Navi (v2)")
476e955dd679 ("drm/amd/display: Hook DCN2 into amdgpu_dm and expose as config (v2)")
6fbefb84a98e ("drm/amd/display: Add DC core changes for DCN2")
7ed4e6352c16 ("drm/amd/display: Add DCN2 HW Sequencer and Resource")
345429a67c48 ("drm/amd/display: Add DCN2 DWB")
eb7a74a36c24 ("drm/amd/display: Add DCN2 OPP")
2d78b3a177fe ("drm/amd/display: Add DCN2 OPTC")
ca4d9b3a5a3b ("drm/amd/display: Add DCN2 DIO")
48321c3dde79 ("drm/amd/display: Read soc_bounding_box from gpu_info (v2)")
35c2e91059cb ("drm/amdgpu: parse the new members added by gpu_info ucode v1_1")
109c80ddb40f ("drm/amdgpu: add gpu_info_firmware v1_1 structure for navi10")
c5c07cb5435e ("drm/amd/display: Refactor DIO stream encoder")
961ea20155d7 ("drm/amd/display: Fix type of pp_smu_wm_set_range struct")
e63e2491ad92 ("drm/amd/display: Ensure DRR triggers in BP")
313a9a21ff46 ("drm/amd/display: Add GSL source select registers")
dc88b4a684d2 ("drm/amd/display: make clk mgr soc specific")
78cc70b1e47d ("drm/amd/display: Engine-specific encoder allocation")
