Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 18:35:24 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 120 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.491        0.000                      0                 3334        0.041        0.000                      0                 3334        3.225        0.000                       0                  1402  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.491        0.000                      0                 3334        0.041        0.000                      0                 3334        3.225        0.000                       0                  1402  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.938ns (26.861%)  route 2.554ns (73.139%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.035     0.035    fsm11/clk
    SLICE_X32Y60         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm11/out_reg[0]/Q
                         net (fo=25, routed)          0.207     0.338    fsm11/fsm11_out[0]
    SLICE_X32Y60         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     0.512 r  fsm11/A_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=20, routed)          0.357     0.869    cond_computed5/out_reg[0]_4
    SLICE_X31Y54         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     0.967 r  cond_computed5/out[3]_i_5__0/O
                         net (fo=24, routed)          0.268     1.235    fsm0/out_reg[0]_3
    SLICE_X30Y57         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     1.274 f  fsm0/done_i_2__0/O
                         net (fo=96, routed)          1.016     2.290    w_0/out_reg[31]_i_2__0_0
    SLICE_X27Y46         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     2.437 r  w_0/out[7]_i_12/O
                         net (fo=1, routed)           0.009     2.446    w_0/out[7]_i_12_n_1
    SLICE_X27Y46         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     2.594 r  w_0/out_reg[7]_i_2__2/CO[7]
                         net (fo=1, routed)           0.028     2.622    w_0/out_reg[7]_i_2__2_n_1
    SLICE_X27Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.645 r  w_0/out_reg[15]_i_2__2/CO[7]
                         net (fo=1, routed)           0.028     2.673    w_0/out_reg[15]_i_2__2_n_1
    SLICE_X27Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.696 r  w_0/out_reg[23]_i_2__2/CO[7]
                         net (fo=1, routed)           0.028     2.724    w_0/out_reg[23]_i_2__2_n_1
    SLICE_X27Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     2.796 r  w_0/out_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.276     3.072    fsm2/out[24]
    SLICE_X29Y50         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.118     3.190 r  fsm2/out[24]_i_1/O
                         net (fo=1, routed)           0.337     3.527    w_0/D[24]
    SLICE_X29Y49         FDRE                                         r  w_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1465, unset)         0.026     7.026    w_0/clk
    SLICE_X29Y49         FDRE                                         r  w_0/out_reg[24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y49         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    w_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.704ns (20.785%)  route 2.683ns (79.215%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.035     0.035    fsm11/clk
    SLICE_X32Y60         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=25, routed)          0.280     0.411    fsm11/fsm11_out[0]
    SLICE_X30Y60         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.494 f  fsm11/x_int0_write_en_INST_0_i_2/O
                         net (fo=22, routed)          0.643     1.137    div_pipe1/dividend_reg[7]_1
    SLICE_X24Y66         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     1.288 f  div_pipe1/quotient_msk[31]_i_3/O
                         net (fo=99, routed)          0.364     1.652    w_3/done_reg_2
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.752 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.119     1.871    w_3/done_i_2_n_1
    SLICE_X24Y65         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     2.045 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.221     2.266    w_3/out[31]_i_4_n_1
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     2.366 r  w_3/out[31]_i_2/O
                         net (fo=32, routed)          1.056     3.422    div_pipe1/out_reg[31]_1
    SLICE_X35Y74         FDRE                                         r  div_pipe1/out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1465, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X35Y74         FDRE                                         r  div_pipe1/out_reg[21]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y74         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     6.948    div_pipe1/out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.704ns (20.791%)  route 2.682ns (79.209%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.035     0.035    fsm11/clk
    SLICE_X32Y60         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=25, routed)          0.280     0.411    fsm11/fsm11_out[0]
    SLICE_X30Y60         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.494 f  fsm11/x_int0_write_en_INST_0_i_2/O
                         net (fo=22, routed)          0.643     1.137    div_pipe1/dividend_reg[7]_1
    SLICE_X24Y66         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     1.288 f  div_pipe1/quotient_msk[31]_i_3/O
                         net (fo=99, routed)          0.364     1.652    w_3/done_reg_2
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.752 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.119     1.871    w_3/done_i_2_n_1
    SLICE_X24Y65         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     2.045 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.221     2.266    w_3/out[31]_i_4_n_1
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     2.366 r  w_3/out[31]_i_2/O
                         net (fo=32, routed)          1.055     3.421    div_pipe1/out_reg[31]_1
    SLICE_X35Y74         FDRE                                         r  div_pipe1/out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1465, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X35Y74         FDRE                                         r  div_pipe1/out_reg[20]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y74         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     6.947    div_pipe1/out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.704ns (20.791%)  route 2.682ns (79.209%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.035     0.035    fsm11/clk
    SLICE_X32Y60         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=25, routed)          0.280     0.411    fsm11/fsm11_out[0]
    SLICE_X30Y60         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.494 f  fsm11/x_int0_write_en_INST_0_i_2/O
                         net (fo=22, routed)          0.643     1.137    div_pipe1/dividend_reg[7]_1
    SLICE_X24Y66         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     1.288 f  div_pipe1/quotient_msk[31]_i_3/O
                         net (fo=99, routed)          0.364     1.652    w_3/done_reg_2
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.752 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.119     1.871    w_3/done_i_2_n_1
    SLICE_X24Y65         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     2.045 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.221     2.266    w_3/out[31]_i_4_n_1
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     2.366 r  w_3/out[31]_i_2/O
                         net (fo=32, routed)          1.055     3.421    div_pipe1/out_reg[31]_1
    SLICE_X35Y74         FDRE                                         r  div_pipe1/out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1465, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X35Y74         FDRE                                         r  div_pipe1/out_reg[27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y74         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043     6.947    div_pipe1/out_reg[27]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.704ns (21.205%)  route 2.616ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.035     0.035    fsm11/clk
    SLICE_X32Y60         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=25, routed)          0.280     0.411    fsm11/fsm11_out[0]
    SLICE_X30Y60         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.494 f  fsm11/x_int0_write_en_INST_0_i_2/O
                         net (fo=22, routed)          0.643     1.137    div_pipe1/dividend_reg[7]_1
    SLICE_X24Y66         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     1.288 f  div_pipe1/quotient_msk[31]_i_3/O
                         net (fo=99, routed)          0.364     1.652    w_3/done_reg_2
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.752 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.119     1.871    w_3/done_i_2_n_1
    SLICE_X24Y65         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     2.045 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.221     2.266    w_3/out[31]_i_4_n_1
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     2.366 r  w_3/out[31]_i_2/O
                         net (fo=32, routed)          0.989     3.355    div_pipe1/out_reg[31]_1
    SLICE_X34Y70         FDRE                                         r  div_pipe1/out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1465, unset)         0.026     7.026    div_pipe1/clk
    SLICE_X34Y70         FDRE                                         r  div_pipe1/out_reg[4]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y70         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     6.949    div_pipe1/out_reg[4]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.704ns (21.211%)  route 2.615ns (78.789%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.035     0.035    fsm11/clk
    SLICE_X32Y60         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=25, routed)          0.280     0.411    fsm11/fsm11_out[0]
    SLICE_X30Y60         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.494 f  fsm11/x_int0_write_en_INST_0_i_2/O
                         net (fo=22, routed)          0.643     1.137    div_pipe1/dividend_reg[7]_1
    SLICE_X24Y66         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     1.288 f  div_pipe1/quotient_msk[31]_i_3/O
                         net (fo=99, routed)          0.364     1.652    w_3/done_reg_2
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.752 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.119     1.871    w_3/done_i_2_n_1
    SLICE_X24Y65         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     2.045 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.221     2.266    w_3/out[31]_i_4_n_1
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     2.366 r  w_3/out[31]_i_2/O
                         net (fo=32, routed)          0.988     3.354    div_pipe1/out_reg[31]_1
    SLICE_X34Y70         FDRE                                         r  div_pipe1/out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1465, unset)         0.026     7.026    div_pipe1/clk
    SLICE_X34Y70         FDRE                                         r  div_pipe1/out_reg[12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y70         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     6.948    div_pipe1/out_reg[12]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.704ns (21.301%)  route 2.601ns (78.699%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.035     0.035    fsm11/clk
    SLICE_X32Y60         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=25, routed)          0.280     0.411    fsm11/fsm11_out[0]
    SLICE_X30Y60         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.494 f  fsm11/x_int0_write_en_INST_0_i_2/O
                         net (fo=22, routed)          0.643     1.137    div_pipe1/dividend_reg[7]_1
    SLICE_X24Y66         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     1.288 f  div_pipe1/quotient_msk[31]_i_3/O
                         net (fo=99, routed)          0.364     1.652    w_3/done_reg_2
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.752 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.119     1.871    w_3/done_i_2_n_1
    SLICE_X24Y65         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     2.045 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.221     2.266    w_3/out[31]_i_4_n_1
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     2.366 r  w_3/out[31]_i_2/O
                         net (fo=32, routed)          0.974     3.340    div_pipe1/out_reg[31]_1
    SLICE_X35Y73         FDRE                                         r  div_pipe1/out_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1465, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X35Y73         FDRE                                         r  div_pipe1/out_reg[28]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y73         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     6.948    div_pipe1/out_reg[28]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.704ns (21.308%)  route 2.600ns (78.693%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.035     0.035    fsm11/clk
    SLICE_X32Y60         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=25, routed)          0.280     0.411    fsm11/fsm11_out[0]
    SLICE_X30Y60         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.494 f  fsm11/x_int0_write_en_INST_0_i_2/O
                         net (fo=22, routed)          0.643     1.137    div_pipe1/dividend_reg[7]_1
    SLICE_X24Y66         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     1.288 f  div_pipe1/quotient_msk[31]_i_3/O
                         net (fo=99, routed)          0.364     1.652    w_3/done_reg_2
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.752 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.119     1.871    w_3/done_i_2_n_1
    SLICE_X24Y65         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     2.045 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.221     2.266    w_3/out[31]_i_4_n_1
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     2.366 r  w_3/out[31]_i_2/O
                         net (fo=32, routed)          0.973     3.339    div_pipe1/out_reg[31]_1
    SLICE_X35Y73         FDRE                                         r  div_pipe1/out_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1465, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X35Y73         FDRE                                         r  div_pipe1/out_reg[24]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y73         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     6.947    div_pipe1/out_reg[24]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.704ns (21.308%)  route 2.600ns (78.693%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.035     0.035    fsm11/clk
    SLICE_X32Y60         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=25, routed)          0.280     0.411    fsm11/fsm11_out[0]
    SLICE_X30Y60         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.494 f  fsm11/x_int0_write_en_INST_0_i_2/O
                         net (fo=22, routed)          0.643     1.137    div_pipe1/dividend_reg[7]_1
    SLICE_X24Y66         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     1.288 f  div_pipe1/quotient_msk[31]_i_3/O
                         net (fo=99, routed)          0.364     1.652    w_3/done_reg_2
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.752 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.119     1.871    w_3/done_i_2_n_1
    SLICE_X24Y65         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     2.045 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.221     2.266    w_3/out[31]_i_4_n_1
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     2.366 r  w_3/out[31]_i_2/O
                         net (fo=32, routed)          0.973     3.339    div_pipe1/out_reg[31]_1
    SLICE_X35Y73         FDRE                                         r  div_pipe1/out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1465, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X35Y73         FDRE                                         r  div_pipe1/out_reg[3]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y73         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043     6.947    div_pipe1/out_reg[3]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.573ns (18.948%)  route 2.451ns (81.052%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.035     0.035    fsm11/clk
    SLICE_X32Y60         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=25, routed)          0.207     0.338    fsm11/fsm11_out[0]
    SLICE_X32Y60         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     0.512 f  fsm11/A_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=20, routed)          0.423     0.935    fsm11/out_reg[0]_0
    SLICE_X31Y54         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     0.998 f  fsm11/out[0]_i_2__4/O
                         net (fo=8, routed)           0.261     1.259    fsm11/out_reg[0]_3
    SLICE_X35Y54         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     1.373 f  fsm11/out_tmp_reg_i_34/O
                         net (fo=65, routed)          1.239     2.612    fsm3/DSP_A_B_DATA_INST
    SLICE_X39Y51         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.126     2.738 r  fsm3/out_tmp_reg__0_i_11/O
                         net (fo=1, routed)           0.321     3.059    mult_pipe1/out_tmp_reg__0/B[4]
    DSP48E2_X3Y21        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1465, unset)         0.044     7.044    mult_pipe1/out_tmp_reg__0/CLK
    DSP48E2_X3Y21        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y21        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[4])
                                                     -0.303     6.706    mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  3.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.013     0.013    i1/clk
    SLICE_X33Y60         FDRE                                         r  i1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  i1/out_reg[2]/Q
                         net (fo=7, routed)           0.029     0.081    i1/Q[2]
    SLICE_X33Y60         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.101 r  i1/out[3]_i_2__6/O
                         net (fo=1, routed)           0.006     0.107    i1/i1_in[3]
    SLICE_X33Y60         FDRE                                         r  i1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.019     0.019    i1/clk
    SLICE_X33Y60         FDRE                                         r  i1/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y60         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    i1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.012     0.012    cond_computed0/clk
    SLICE_X30Y56         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed0/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    fsm0/cond_computed0_out
    SLICE_X30Y56         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.090 r  fsm0/out[0]_i_1__25/O
                         net (fo=1, routed)           0.016     0.106    cond_computed0/out_reg[0]_0
    SLICE_X30Y56         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.018     0.018    cond_computed0/clk
    SLICE_X30Y56         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y56         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X32Y51         FDRE                                         r  div_pipe0/quotient_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[24]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[24]
    SLICE_X32Y51         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[24]_i_1__0/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[24]_i_1__0_n_1
    SLICE_X32Y51         FDRE                                         r  div_pipe0/quotient_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X32Y51         FDRE                                         r  div_pipe0/quotient_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y51         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X35Y71         FDRE                                         r  div_pipe1/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[16]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[16]
    SLICE_X35Y71         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe1/quotient[16]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe1/quotient[16]_i_1_n_1
    SLICE_X35Y71         FDRE                                         r  div_pipe1/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X35Y71         FDRE                                         r  div_pipe1/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y71         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X35Y71         FDRE                                         r  div_pipe1/quotient_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[18]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[18]
    SLICE_X35Y71         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe1/quotient[18]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe1/quotient[18]_i_1_n_1
    SLICE_X35Y71         FDRE                                         r  div_pipe1/quotient_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X35Y71         FDRE                                         r  div_pipe1/quotient_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y71         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X35Y74         FDRE                                         r  div_pipe1/quotient_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[20]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[20]
    SLICE_X35Y74         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe1/quotient[20]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe1/quotient[20]_i_1_n_1
    SLICE_X35Y74         FDRE                                         r  div_pipe1/quotient_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X35Y74         FDRE                                         r  div_pipe1/quotient_reg[20]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y74         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X32Y71         FDRE                                         r  div_pipe1/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[8]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[8]
    SLICE_X32Y71         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe1/quotient[8]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe1/quotient[8]_i_1_n_1
    SLICE_X32Y71         FDRE                                         r  div_pipe1/quotient_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X32Y71         FDRE                                         r  div_pipe1/quotient_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y71         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.012     0.012    cond_computed8/clk
    SLICE_X30Y63         FDRE                                         r  cond_computed8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed8/out_reg[0]/Q
                         net (fo=9, routed)           0.027     0.078    fsm8/cond_computed8_out
    SLICE_X30Y63         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.092 r  fsm8/out[0]_i_1__40/O
                         net (fo=1, routed)           0.016     0.108    cond_computed8/out_reg[0]_0
    SLICE_X30Y63         FDRE                                         r  cond_computed8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.018     0.018    cond_computed8/clk
    SLICE_X30Y63         FDRE                                         r  cond_computed8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y63         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X33Y47         FDRE                                         r  div_pipe0/quotient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[10]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[10]
    SLICE_X33Y47         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[10]_i_1__0/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[10]_i_1__0_n_1
    SLICE_X33Y47         FDRE                                         r  div_pipe0/quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X33Y47         FDRE                                         r  div_pipe0/quotient_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y47         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X33Y51         FDRE                                         r  div_pipe0/quotient_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[18]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[18]
    SLICE_X33Y51         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[18]_i_1__0/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[18]_i_1__0_n_1
    SLICE_X33Y51         FDRE                                         r  div_pipe0/quotient_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1465, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X33Y51         FDRE                                         r  div_pipe0/quotient_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y51         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y18  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y20  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y22  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y21  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y20  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y22  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y26  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y28  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X30Y57   A_i_k_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X29Y46   A_i_k_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y57   A_i_k_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y57   A_i_k_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y46   A_i_k_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y45   A_i_k_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y45   A_i_k_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y44   A_i_k_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y44   A_i_k_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y45   A_i_k_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y49   A_i_k_0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y46   A_i_k_0/out_reg[16]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y57   A_i_k_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y57   A_i_k_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y46   A_i_k_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y46   A_i_k_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y45   A_i_k_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y45   A_i_k_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y45   A_i_k_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y45   A_i_k_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y44   A_i_k_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y44   A_i_k_0/out_reg[12]/C



