\hypertarget{struct_f_m_c___bank5__6___type_def}{}\section{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank5__6___type_def}\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}


Flexible Memory Controller Bank5\+\_\+6.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank5__6___type_def_a252c4ada37ac883b8e4fe0b08c781d0b}{S\+D\+CR} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank5__6___type_def_a8438638391415aaa0dc96714f28915ae}{S\+D\+TR} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank5__6___type_def_ad328f49a71561cd3f159af6faf65a641}{S\+D\+C\+MR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank5__6___type_def_ac1887d031d16c1bf2c0a51ee9001f886}{S\+D\+R\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank5__6___type_def_a9f268f86cf706c2c78d8a6a9fbe9d9a3}{S\+D\+SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Memory Controller Bank5\+\_\+6. 

\subsection{Member Data Documentation}
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+C\+MR@{S\+D\+C\+MR}}
\index{S\+D\+C\+MR@{S\+D\+C\+MR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+C\+MR}{SDCMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def\+::\+S\+D\+C\+MR}\hypertarget{struct_f_m_c___bank5__6___type_def_ad328f49a71561cd3f159af6faf65a641}{}\label{struct_f_m_c___bank5__6___type_def_ad328f49a71561cd3f159af6faf65a641}
S\+D\+R\+AM Command Mode register, Address offset\+: 0x150 \index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+CR@{S\+D\+CR}}
\index{S\+D\+CR@{S\+D\+CR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+CR}{SDCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def\+::\+S\+D\+CR\mbox{[}2\mbox{]}}\hypertarget{struct_f_m_c___bank5__6___type_def_a252c4ada37ac883b8e4fe0b08c781d0b}{}\label{struct_f_m_c___bank5__6___type_def_a252c4ada37ac883b8e4fe0b08c781d0b}
S\+D\+R\+AM Control registers , Address offset\+: 0x140-\/0x144 \index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+R\+TR@{S\+D\+R\+TR}}
\index{S\+D\+R\+TR@{S\+D\+R\+TR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+R\+TR}{SDRTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def\+::\+S\+D\+R\+TR}\hypertarget{struct_f_m_c___bank5__6___type_def_ac1887d031d16c1bf2c0a51ee9001f886}{}\label{struct_f_m_c___bank5__6___type_def_ac1887d031d16c1bf2c0a51ee9001f886}
S\+D\+R\+AM Refresh Timer register, Address offset\+: 0x154 \index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+SR@{S\+D\+SR}}
\index{S\+D\+SR@{S\+D\+SR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+SR}{SDSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def\+::\+S\+D\+SR}\hypertarget{struct_f_m_c___bank5__6___type_def_a9f268f86cf706c2c78d8a6a9fbe9d9a3}{}\label{struct_f_m_c___bank5__6___type_def_a9f268f86cf706c2c78d8a6a9fbe9d9a3}
S\+D\+R\+AM Status register, Address offset\+: 0x158 \index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+TR@{S\+D\+TR}}
\index{S\+D\+TR@{S\+D\+TR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+TR}{SDTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def\+::\+S\+D\+TR\mbox{[}2\mbox{]}}\hypertarget{struct_f_m_c___bank5__6___type_def_a8438638391415aaa0dc96714f28915ae}{}\label{struct_f_m_c___bank5__6___type_def_a8438638391415aaa0dc96714f28915ae}
S\+D\+R\+AM Timing registers , Address offset\+: 0x148-\/0x14C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
