

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_40_14'
================================================================
* Date:           Fri Mar 21 12:05:07 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.147 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     43|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_64_1_1_U3482  |sparsemux_17_3_64_1_1  |        0|   0|  0|  43|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0|  43|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_40_fu_145_p2       |         +|   0|  0|  12|           4|           1|
    |icmp_ln40_fu_139_p2  |      icmp|   0|  0|  12|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|           8|           6|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    4|          8|
    |i_46_fu_66          |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    9|         18|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_46_fu_66   |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_40_14|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_40_14|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_40_14|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_40_14|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_40_14|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_40_14|  return value|
|result_l1_0_load_1    |   in|   64|     ap_none|                     result_l1_0_load_1|        scalar|
|result_l1_0_1_load_1  |   in|   64|     ap_none|                   result_l1_0_1_load_1|        scalar|
|result_l1_0_2_load_1  |   in|   64|     ap_none|                   result_l1_0_2_load_1|        scalar|
|result_l1_0_3_load_1  |   in|   64|     ap_none|                   result_l1_0_3_load_1|        scalar|
|result_l1_0_4_load_1  |   in|   64|     ap_none|                   result_l1_0_4_load_1|        scalar|
|result_l1_0_5_load_1  |   in|   64|     ap_none|                   result_l1_0_5_load_1|        scalar|
|result_l1_0_6_load_1  |   in|   64|     ap_none|                   result_l1_0_6_load_1|        scalar|
|result_l1_0_7_load_1  |   in|   64|     ap_none|                   result_l1_0_7_load_1|        scalar|
|input_T_0_2_address0  |  out|    3|   ap_memory|                            input_T_0_2|         array|
|input_T_0_2_ce0       |  out|    1|   ap_memory|                            input_T_0_2|         array|
|input_T_0_2_we0       |  out|    1|   ap_memory|                            input_T_0_2|         array|
|input_T_0_2_d0        |  out|   64|   ap_memory|                            input_T_0_2|         array|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_46 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:99]   --->   Operation 4 'alloca' 'i_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%result_l1_0_7_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l1_0_7_load_1"   --->   Operation 5 'read' 'result_l1_0_7_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%result_l1_0_6_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l1_0_6_load_1"   --->   Operation 6 'read' 'result_l1_0_6_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%result_l1_0_5_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l1_0_5_load_1"   --->   Operation 7 'read' 'result_l1_0_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%result_l1_0_4_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l1_0_4_load_1"   --->   Operation 8 'read' 'result_l1_0_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%result_l1_0_3_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l1_0_3_load_1"   --->   Operation 9 'read' 'result_l1_0_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%result_l1_0_2_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l1_0_2_load_1"   --->   Operation 10 'read' 'result_l1_0_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%result_l1_0_1_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l1_0_1_load_1"   --->   Operation 11 'read' 'result_l1_0_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%result_l1_0_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l1_0_load_1"   --->   Operation 12 'read' 'result_l1_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %i_46" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:99]   --->   Operation 13 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_41_2.i.i42"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i4 %i_46" [../layer.h:40->../layer.h:314->../accelerator.cpp:99]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.86ns)   --->   "%icmp_ln40 = icmp_eq  i4 %i, i4 8" [../layer.h:40->../layer.h:314->../accelerator.cpp:99]   --->   Operation 16 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.86ns)   --->   "%i_40 = add i4 %i, i4 1" [../layer.h:40->../layer.h:314->../accelerator.cpp:99]   --->   Operation 17 'add' 'i_40' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %VITIS_LOOP_41_2.i.i42.split, void %_Z9transposeILm8ELm1EESt5arrayIS0_IdXT_EEXT0_EERKS0_IS0_IdXT0_EEXT_EE.exit.i43.exitStub" [../layer.h:40->../layer.h:314->../accelerator.cpp:99]   --->   Operation 18 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %i" [../layer.h:40->../layer.h:314->../accelerator.cpp:99]   --->   Operation 19 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i4 %i" [../layer.h:40->../layer.h:314->../accelerator.cpp:99]   --->   Operation 20 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:40->../layer.h:314->../accelerator.cpp:99]   --->   Operation 21 'specpipeline' 'specpipeline_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../layer.h:40->../layer.h:314->../accelerator.cpp:99]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../layer.h:40->../layer.h:314->../accelerator.cpp:99]   --->   Operation 23 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.83ns)   --->   "%tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %result_l1_0_load_1_read, i3 1, i64 %result_l1_0_1_load_1_read, i3 2, i64 %result_l1_0_2_load_1_read, i3 3, i64 %result_l1_0_3_load_1_read, i3 4, i64 %result_l1_0_4_load_1_read, i3 5, i64 %result_l1_0_5_load_1_read, i3 6, i64 %result_l1_0_6_load_1_read, i3 7, i64 %result_l1_0_7_load_1_read, i64 <undef>, i3 %trunc_ln40" [../layer.h:42->../layer.h:314->../accelerator.cpp:99]   --->   Operation 24 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_T_0_2_addr = getelementptr i64 %input_T_0_2, i64 0, i64 %zext_ln40" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:99]   --->   Operation 25 'getelementptr' 'input_T_0_2_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %tmp_s, i3 %input_T_0_2_addr" [../layer.h:42->../layer.h:314->../accelerator.cpp:99]   --->   Operation 26 'store' 'store_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %i_40, i4 %i_46" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:99]   --->   Operation 27 'store' 'store_ln55' <Predicate = (!icmp_ln40)> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln40 = br void %VITIS_LOOP_41_2.i.i42" [../layer.h:40->../layer.h:314->../accelerator.cpp:99]   --->   Operation 28 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result_l1_0_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_l1_0_1_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_l1_0_2_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_l1_0_3_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_l1_0_4_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_l1_0_5_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_l1_0_6_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_l1_0_7_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_T_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_46                      (alloca           ) [ 01]
result_l1_0_7_load_1_read (read             ) [ 00]
result_l1_0_6_load_1_read (read             ) [ 00]
result_l1_0_5_load_1_read (read             ) [ 00]
result_l1_0_4_load_1_read (read             ) [ 00]
result_l1_0_3_load_1_read (read             ) [ 00]
result_l1_0_2_load_1_read (read             ) [ 00]
result_l1_0_1_load_1_read (read             ) [ 00]
result_l1_0_load_1_read   (read             ) [ 00]
store_ln55                (store            ) [ 00]
br_ln0                    (br               ) [ 00]
i                         (load             ) [ 00]
icmp_ln40                 (icmp             ) [ 01]
i_40                      (add              ) [ 00]
br_ln40                   (br               ) [ 00]
zext_ln40                 (zext             ) [ 00]
trunc_ln40                (trunc            ) [ 00]
specpipeline_ln40         (specpipeline     ) [ 00]
speclooptripcount_ln40    (speclooptripcount) [ 00]
specloopname_ln40         (specloopname     ) [ 00]
tmp_s                     (sparsemux        ) [ 00]
input_T_0_2_addr          (getelementptr    ) [ 00]
store_ln42                (store            ) [ 00]
store_ln55                (store            ) [ 00]
br_ln40                   (br               ) [ 00]
ret_ln0                   (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result_l1_0_load_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l1_0_load_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_l1_0_1_load_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l1_0_1_load_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_l1_0_2_load_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l1_0_2_load_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_l1_0_3_load_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l1_0_3_load_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_l1_0_4_load_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l1_0_4_load_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="result_l1_0_5_load_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l1_0_5_load_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="result_l1_0_6_load_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l1_0_6_load_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="result_l1_0_7_load_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l1_0_7_load_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_T_0_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_T_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8double.double.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_46_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_46/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="result_l1_0_7_load_1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_l1_0_7_load_1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="result_l1_0_6_load_1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_l1_0_6_load_1_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="result_l1_0_5_load_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_l1_0_5_load_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="result_l1_0_4_load_1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_l1_0_4_load_1_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="result_l1_0_3_load_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_l1_0_3_load_1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="result_l1_0_2_load_1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_l1_0_2_load_1_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="result_l1_0_1_load_1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_l1_0_1_load_1_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="result_l1_0_load_1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_l1_0_load_1_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_T_0_2_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_T_0_2_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln42_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln55_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln40_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_40_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_40/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln40_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln40_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_s_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="0" index="2" bw="64" slack="0"/>
<pin id="164" dir="0" index="3" bw="3" slack="0"/>
<pin id="165" dir="0" index="4" bw="64" slack="0"/>
<pin id="166" dir="0" index="5" bw="3" slack="0"/>
<pin id="167" dir="0" index="6" bw="64" slack="0"/>
<pin id="168" dir="0" index="7" bw="3" slack="0"/>
<pin id="169" dir="0" index="8" bw="64" slack="0"/>
<pin id="170" dir="0" index="9" bw="3" slack="0"/>
<pin id="171" dir="0" index="10" bw="64" slack="0"/>
<pin id="172" dir="0" index="11" bw="3" slack="0"/>
<pin id="173" dir="0" index="12" bw="64" slack="0"/>
<pin id="174" dir="0" index="13" bw="3" slack="0"/>
<pin id="175" dir="0" index="14" bw="64" slack="0"/>
<pin id="176" dir="0" index="15" bw="3" slack="0"/>
<pin id="177" dir="0" index="16" bw="64" slack="0"/>
<pin id="178" dir="0" index="17" bw="64" slack="0"/>
<pin id="179" dir="0" index="18" bw="3" slack="0"/>
<pin id="180" dir="1" index="19" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln55_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_46_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_46 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="64" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="136" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="159"><net_src comp="136" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="183"><net_src comp="112" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="185"><net_src comp="106" pin="2"/><net_sink comp="160" pin=4"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="187"><net_src comp="100" pin="2"/><net_sink comp="160" pin=6"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="189"><net_src comp="94" pin="2"/><net_sink comp="160" pin=8"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="160" pin=9"/></net>

<net id="191"><net_src comp="88" pin="2"/><net_sink comp="160" pin=10"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="160" pin=11"/></net>

<net id="193"><net_src comp="82" pin="2"/><net_sink comp="160" pin=12"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="160" pin=13"/></net>

<net id="195"><net_src comp="76" pin="2"/><net_sink comp="160" pin=14"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="160" pin=15"/></net>

<net id="197"><net_src comp="70" pin="2"/><net_sink comp="160" pin=16"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="160" pin=17"/></net>

<net id="199"><net_src comp="156" pin="1"/><net_sink comp="160" pin=18"/></net>

<net id="200"><net_src comp="160" pin="19"/><net_sink comp="125" pin=1"/></net>

<net id="205"><net_src comp="145" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="66" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="201" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_T_0_2 | {1 }
 - Input state : 
	Port: accelerator_Pipeline_VITIS_LOOP_40_14 : result_l1_0_load_1 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_40_14 : result_l1_0_1_load_1 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_40_14 : result_l1_0_2_load_1 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_40_14 : result_l1_0_3_load_1 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_40_14 : result_l1_0_4_load_1 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_40_14 : result_l1_0_5_load_1 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_40_14 : result_l1_0_6_load_1 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_40_14 : result_l1_0_7_load_1 | {1 }
  - Chain level:
	State 1
		store_ln55 : 1
		i : 1
		icmp_ln40 : 2
		i_40 : 2
		br_ln40 : 3
		zext_ln40 : 2
		trunc_ln40 : 2
		tmp_s : 3
		input_T_0_2_addr : 3
		store_ln42 : 4
		store_ln55 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
| sparsemux|              tmp_s_fu_160             |    0    |    43   |
|----------|---------------------------------------|---------|---------|
|   icmp   |            icmp_ln40_fu_139           |    0    |    12   |
|----------|---------------------------------------|---------|---------|
|    add   |              i_40_fu_145              |    0    |    12   |
|----------|---------------------------------------|---------|---------|
|          |  result_l1_0_7_load_1_read_read_fu_70 |    0    |    0    |
|          |  result_l1_0_6_load_1_read_read_fu_76 |    0    |    0    |
|          |  result_l1_0_5_load_1_read_read_fu_82 |    0    |    0    |
|   read   |  result_l1_0_4_load_1_read_read_fu_88 |    0    |    0    |
|          |  result_l1_0_3_load_1_read_read_fu_94 |    0    |    0    |
|          | result_l1_0_2_load_1_read_read_fu_100 |    0    |    0    |
|          | result_l1_0_1_load_1_read_read_fu_106 |    0    |    0    |
|          |  result_l1_0_load_1_read_read_fu_112  |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |            zext_ln40_fu_151           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln40_fu_156           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    67   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i_46_reg_206|    4   |
+------------+--------+
|    Total   |    4   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   67   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   67   |
+-----------+--------+--------+
