m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vFSM
Z0 !s110 1692910700
!i10b 1
!s100 bJ`G]HmQHf5`L@3;oT`N:3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I2kCnQ`U@Tg6iS@gVaHE:I0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX
w1692910633
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/FSM.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/FSM.v
!i122 0
L0 1 107
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1692910700.000000
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/FSM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/FSM.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@f@s@m
vMUX
R0
!i10b 1
!s100 LMThPz;Z4LdXVQFeXZm9J0
R1
IaN:bi?9oNo:A52d:FDBQ^1
R2
R3
w1692910641
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/MUX.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/MUX.v
!i122 1
L0 1 22
R4
r1
!s85 0
31
R5
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/MUX.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/MUX.v|
!i113 1
R6
R7
n@m@u@x
vPar_Calc
R0
!i10b 1
!s100 cSS@dZ=zW7>zYBG7]@<Wg1
R1
IGA;e6R[=;@^njAGY5>Tzj0
R2
R3
w1692910643
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/Parity_Calc.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/Parity_Calc.v
!i122 2
L0 1 21
R4
r1
!s85 0
31
R5
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/Parity_Calc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/Parity_Calc.v|
!i113 1
R6
R7
n@par_@calc
vSerializer
R0
!i10b 1
!s100 9O;Y46z^5nfhzBmcfe_dX2
R1
Id[Hb_nkZaYKZ94BBY2dO42
R2
R3
w1692910638
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/Serializer.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/Serializer.v
!i122 3
L0 1 44
R4
r1
!s85 0
31
R5
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/Serializer.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/Serializer.v|
!i113 1
R6
R7
n@serializer
vtb
R0
!i10b 1
!s100 ?3;m=?om^I3j_RChDR_XI3
R1
IE[XG@^[Iec6<MW9eLo@Il2
R2
R3
w1692910646
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/TOP_tb.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/TOP_tb.v
!i122 5
L0 2 210
R4
r1
!s85 0
31
R5
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/TOP_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/TOP_tb.v|
!i113 1
R6
R7
vTOP
R0
!i10b 1
!s100 _BYT;3;M=O;j2zZLf45CS0
R1
IW1KdH6`oH32Ne[JNE=4Ge1
R2
R3
w1692910636
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/TOP.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/TOP.v
!i122 4
L0 1 52
R4
r1
!s85 0
31
R5
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/TOP.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/UART_TX/TOP.v|
!i113 1
R6
R7
n@t@o@p
