Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 11 12:41:27 2024
| Host         : HI-PC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic      1           
TIMING-16  Warning   Large setup violation  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.669       -8.669                      1                  179        0.124        0.000                      0                  179        4.500        0.000                       0                   121  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
midi_clk  {0.000 62.500}       125.000         8.000           
sys_clk   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -8.669       -8.669                      1                  179        0.124        0.000                      0                  179        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk       
(none)        midi_clk      sys_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -8.669ns,  Total Violation       -8.669ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.669ns  (required time - arrival time)
  Source:                 pwm_audio_inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_out
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        5.487ns  (logic 3.961ns (72.195%)  route 1.526ns (27.805%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.626     5.147    pwm_audio_inst/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  pwm_audio_inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  pwm_audio_inst/pwm_out_reg/Q
                         net (fo=1, routed)           1.526     7.128    pwm_audio_out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    10.633 r  pwm_audio_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.633    pwm_audio_out
    J1                                                                r  pwm_audio_out (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -2.000     1.965    
  -------------------------------------------------------------------
                         required time                          1.965    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 -8.669    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/time_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/time_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.604ns (31.748%)  route 3.448ns (68.252%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.146    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X59Y95         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  synth_inst/adsr_inst/time_counter_reg[10]/Q
                         net (fo=7, routed)           0.964     6.566    synth_inst/adsr_inst/time_counter[10]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.690 r  synth_inst/adsr_inst/envelope_level[7]_i_41/O
                         net (fo=1, routed)           0.000     6.690    synth_inst/adsr_inst/envelope_level[7]_i_41_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 f  synth_inst/adsr_inst/envelope_level_reg[7]_i_14/CO[3]
                         net (fo=2, routed)           1.121     8.361    synth_inst/adsr_inst/envelope_level_reg[7]_i_14_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.146     8.507 r  synth_inst/adsr_inst/time_counter[15]_i_5/O
                         net (fo=16, routed)          1.363     9.870    synth_inst/adsr_inst/time_counter[15]_i_5_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.328    10.198 r  synth_inst/adsr_inst/time_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.198    synth_inst/adsr_inst/time_counter[1]_i_1_n_0
    SLICE_X62Y93         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.509    14.850    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X62Y93         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[1]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y93         FDCE (Setup_fdce_C_D)        0.029    15.102    synth_inst/adsr_inst/time_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/time_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/time_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 1.604ns (31.794%)  route 3.441ns (68.206%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.146    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X59Y95         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  synth_inst/adsr_inst/time_counter_reg[10]/Q
                         net (fo=7, routed)           0.964     6.566    synth_inst/adsr_inst/time_counter[10]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.690 r  synth_inst/adsr_inst/envelope_level[7]_i_41/O
                         net (fo=1, routed)           0.000     6.690    synth_inst/adsr_inst/envelope_level[7]_i_41_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 f  synth_inst/adsr_inst/envelope_level_reg[7]_i_14/CO[3]
                         net (fo=2, routed)           1.121     8.361    synth_inst/adsr_inst/envelope_level_reg[7]_i_14_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.146     8.507 r  synth_inst/adsr_inst/time_counter[15]_i_5/O
                         net (fo=16, routed)          1.356     9.863    synth_inst/adsr_inst/time_counter[15]_i_5_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.328    10.191 r  synth_inst/adsr_inst/time_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    10.191    synth_inst/adsr_inst/time_counter[2]_i_1_n_0
    SLICE_X62Y93         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.509    14.850    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X62Y93         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[2]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y93         FDCE (Setup_fdce_C_D)        0.031    15.104    synth_inst/adsr_inst/time_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/time_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/time_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.604ns (31.806%)  route 3.439ns (68.194%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.146    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X59Y95         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  synth_inst/adsr_inst/time_counter_reg[10]/Q
                         net (fo=7, routed)           0.964     6.566    synth_inst/adsr_inst/time_counter[10]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.690 r  synth_inst/adsr_inst/envelope_level[7]_i_41/O
                         net (fo=1, routed)           0.000     6.690    synth_inst/adsr_inst/envelope_level[7]_i_41_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 f  synth_inst/adsr_inst/envelope_level_reg[7]_i_14/CO[3]
                         net (fo=2, routed)           1.121     8.361    synth_inst/adsr_inst/envelope_level_reg[7]_i_14_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.146     8.507 r  synth_inst/adsr_inst/time_counter[15]_i_5/O
                         net (fo=16, routed)          1.354     9.861    synth_inst/adsr_inst/time_counter[15]_i_5_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I1_O)        0.328    10.189 r  synth_inst/adsr_inst/time_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.189    synth_inst/adsr_inst/time_counter[0]_i_1_n_0
    SLICE_X63Y93         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.509    14.850    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X63Y93         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[0]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y93         FDCE (Setup_fdce_C_D)        0.029    15.102    synth_inst/adsr_inst/time_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/time_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/envelope_level_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.343ns (28.780%)  route 3.323ns (71.220%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.146    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  synth_inst/adsr_inst/time_counter_reg[6]/Q
                         net (fo=7, routed)           0.946     6.548    synth_inst/adsr_inst/time_counter[6]
    SLICE_X62Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  synth_inst/adsr_inst/envelope_level[7]_i_47/O
                         net (fo=1, routed)           0.000     6.672    synth_inst/adsr_inst/envelope_level[7]_i_47_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.073 r  synth_inst/adsr_inst/envelope_level_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.073    synth_inst/adsr_inst/envelope_level_reg[7]_i_16_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  synth_inst/adsr_inst/envelope_level_reg[7]_i_11/CO[3]
                         net (fo=3, routed)           1.069     8.256    synth_inst/adsr_inst/envelope_level_reg[7]_i_11_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.380 r  synth_inst/adsr_inst/envelope_level[7]_i_3/O
                         net (fo=1, routed)           0.667     9.046    synth_inst/adsr_inst/envelope_level[7]_i_3_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.170 r  synth_inst/adsr_inst/envelope_level[7]_i_1/O
                         net (fo=8, routed)           0.642     9.812    synth_inst/adsr_inst/envelope_level_1
    SLICE_X63Y94         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.509    14.850    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[2]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y94         FDCE (Setup_fdce_C_CE)      -0.205    14.868    synth_inst/adsr_inst/envelope_level_reg[2]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/time_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/envelope_level_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.343ns (28.780%)  route 3.323ns (71.220%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.146    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  synth_inst/adsr_inst/time_counter_reg[6]/Q
                         net (fo=7, routed)           0.946     6.548    synth_inst/adsr_inst/time_counter[6]
    SLICE_X62Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  synth_inst/adsr_inst/envelope_level[7]_i_47/O
                         net (fo=1, routed)           0.000     6.672    synth_inst/adsr_inst/envelope_level[7]_i_47_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.073 r  synth_inst/adsr_inst/envelope_level_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.073    synth_inst/adsr_inst/envelope_level_reg[7]_i_16_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  synth_inst/adsr_inst/envelope_level_reg[7]_i_11/CO[3]
                         net (fo=3, routed)           1.069     8.256    synth_inst/adsr_inst/envelope_level_reg[7]_i_11_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.380 r  synth_inst/adsr_inst/envelope_level[7]_i_3/O
                         net (fo=1, routed)           0.667     9.046    synth_inst/adsr_inst/envelope_level[7]_i_3_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.170 r  synth_inst/adsr_inst/envelope_level[7]_i_1/O
                         net (fo=8, routed)           0.642     9.812    synth_inst/adsr_inst/envelope_level_1
    SLICE_X63Y94         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.509    14.850    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[5]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y94         FDCE (Setup_fdce_C_CE)      -0.205    14.868    synth_inst/adsr_inst/envelope_level_reg[5]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/time_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/time_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.604ns (32.870%)  route 3.276ns (67.130%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.146    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X59Y95         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  synth_inst/adsr_inst/time_counter_reg[10]/Q
                         net (fo=7, routed)           0.964     6.566    synth_inst/adsr_inst/time_counter[10]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.690 r  synth_inst/adsr_inst/envelope_level[7]_i_41/O
                         net (fo=1, routed)           0.000     6.690    synth_inst/adsr_inst/envelope_level[7]_i_41_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 f  synth_inst/adsr_inst/envelope_level_reg[7]_i_14/CO[3]
                         net (fo=2, routed)           1.121     8.361    synth_inst/adsr_inst/envelope_level_reg[7]_i_14_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.146     8.507 r  synth_inst/adsr_inst/time_counter[15]_i_5/O
                         net (fo=16, routed)          1.191     9.698    synth_inst/adsr_inst/time_counter[15]_i_5_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.328    10.026 r  synth_inst/adsr_inst/time_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    10.026    synth_inst/adsr_inst/time_counter[3]_i_1_n_0
    SLICE_X62Y93         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.509    14.850    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X62Y93         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[3]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y93         FDCE (Setup_fdce_C_D)        0.031    15.104    synth_inst/adsr_inst/time_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/time_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/time_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.604ns (32.795%)  route 3.287ns (67.205%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.146    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X59Y95         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  synth_inst/adsr_inst/time_counter_reg[10]/Q
                         net (fo=7, routed)           0.964     6.566    synth_inst/adsr_inst/time_counter[10]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.690 r  synth_inst/adsr_inst/envelope_level[7]_i_41/O
                         net (fo=1, routed)           0.000     6.690    synth_inst/adsr_inst/envelope_level[7]_i_41_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 f  synth_inst/adsr_inst/envelope_level_reg[7]_i_14/CO[3]
                         net (fo=2, routed)           1.121     8.361    synth_inst/adsr_inst/envelope_level_reg[7]_i_14_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.146     8.507 r  synth_inst/adsr_inst/time_counter[15]_i_5/O
                         net (fo=16, routed)          1.202     9.709    synth_inst/adsr_inst/time_counter[15]_i_5_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.328    10.037 r  synth_inst/adsr_inst/time_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    10.037    synth_inst/adsr_inst/time_counter[6]_i_1_n_0
    SLICE_X59Y94         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.508    14.849    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[6]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y94         FDCE (Setup_fdce_C_D)        0.031    15.117    synth_inst/adsr_inst/time_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/time_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/time_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.604ns (32.809%)  route 3.285ns (67.191%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.146    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X59Y95         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  synth_inst/adsr_inst/time_counter_reg[10]/Q
                         net (fo=7, routed)           0.964     6.566    synth_inst/adsr_inst/time_counter[10]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.690 r  synth_inst/adsr_inst/envelope_level[7]_i_41/O
                         net (fo=1, routed)           0.000     6.690    synth_inst/adsr_inst/envelope_level[7]_i_41_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 f  synth_inst/adsr_inst/envelope_level_reg[7]_i_14/CO[3]
                         net (fo=2, routed)           1.121     8.361    synth_inst/adsr_inst/envelope_level_reg[7]_i_14_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.146     8.507 r  synth_inst/adsr_inst/time_counter[15]_i_5/O
                         net (fo=16, routed)          1.200     9.707    synth_inst/adsr_inst/time_counter[15]_i_5_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.328    10.035 r  synth_inst/adsr_inst/time_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    10.035    synth_inst/adsr_inst/time_counter[5]_i_1_n_0
    SLICE_X59Y94         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.508    14.849    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[5]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y94         FDCE (Setup_fdce_C_D)        0.029    15.115    synth_inst/adsr_inst/time_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/time_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/time_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.343ns (27.556%)  route 3.531ns (72.444%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.146    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  synth_inst/adsr_inst/time_counter_reg[6]/Q
                         net (fo=7, routed)           0.946     6.548    synth_inst/adsr_inst/time_counter[6]
    SLICE_X62Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  synth_inst/adsr_inst/envelope_level[7]_i_47/O
                         net (fo=1, routed)           0.000     6.672    synth_inst/adsr_inst/envelope_level[7]_i_47_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.073 r  synth_inst/adsr_inst/envelope_level_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.073    synth_inst/adsr_inst/envelope_level_reg[7]_i_16_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 f  synth_inst/adsr_inst/envelope_level_reg[7]_i_11/CO[3]
                         net (fo=3, routed)           0.899     8.086    synth_inst/adsr_inst/envelope_level_reg[7]_i_11_n_0
    SLICE_X61Y98         LUT4 (Prop_lut4_I2_O)        0.124     8.210 r  synth_inst/adsr_inst/time_counter[15]_i_6/O
                         net (fo=16, routed)          1.686     9.896    synth_inst/adsr_inst/time_counter[15]_i_6_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.020 r  synth_inst/adsr_inst/time_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    10.020    synth_inst/adsr_inst/time_counter[4]_i_1_n_0
    SLICE_X62Y93         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.509    14.850    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X62Y93         FDCE                                         r  synth_inst/adsr_inst/time_counter_reg[4]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y93         FDCE (Setup_fdce_C_D)        0.032    15.105    synth_inst/adsr_inst/time_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  5.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 pwm_audio_inst/audio_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_inst/audio_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.592     1.475    pwm_audio_inst/clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  pwm_audio_inst/audio_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pwm_audio_inst/audio_reg1_reg[4]/Q
                         net (fo=1, routed)           0.059     1.675    pwm_audio_inst/audio_reg1[4]
    SLICE_X62Y92         FDRE                                         r  pwm_audio_inst/audio_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.990    pwm_audio_inst/clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  pwm_audio_inst/audio_reg2_reg[4]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.076     1.551    pwm_audio_inst/audio_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pwm_audio_inst/audio_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_inst/audio_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.592     1.475    pwm_audio_inst/clk_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  pwm_audio_inst/audio_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pwm_audio_inst/audio_reg1_reg[6]/Q
                         net (fo=1, routed)           0.114     1.730    pwm_audio_inst/audio_reg1[6]
    SLICE_X63Y92         FDRE                                         r  pwm_audio_inst/audio_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.990    pwm_audio_inst/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  pwm_audio_inst/audio_reg2_reg[6]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.078     1.590    pwm_audio_inst/audio_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pwm_audio_inst/audio_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_inst/audio_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.592     1.475    pwm_audio_inst/clk_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  pwm_audio_inst/audio_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pwm_audio_inst/audio_reg1_reg[1]/Q
                         net (fo=1, routed)           0.113     1.729    pwm_audio_inst/audio_reg1[1]
    SLICE_X63Y92         FDRE                                         r  pwm_audio_inst/audio_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.990    pwm_audio_inst/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  pwm_audio_inst/audio_reg2_reg[1]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.070     1.582    pwm_audio_inst/audio_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pwm_audio_inst/audio_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_inst/audio_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.592     1.475    pwm_audio_inst/clk_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  pwm_audio_inst/audio_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pwm_audio_inst/audio_reg1_reg[2]/Q
                         net (fo=1, routed)           0.113     1.729    pwm_audio_inst/audio_reg1[2]
    SLICE_X63Y92         FDRE                                         r  pwm_audio_inst/audio_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.990    pwm_audio_inst/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  pwm_audio_inst/audio_reg2_reg[2]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.066     1.578    pwm_audio_inst/audio_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 synth_inst/adsr_inst/voice_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_inst/audio_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.592     1.475    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X61Y94         FDCE                                         r  synth_inst/adsr_inst/voice_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  synth_inst/adsr_inst/voice_out_reg[1]/Q
                         net (fo=1, routed)           0.110     1.726    pwm_audio_inst/Q[1]
    SLICE_X61Y93         FDRE                                         r  pwm_audio_inst/audio_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.861     1.989    pwm_audio_inst/clk_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  pwm_audio_inst/audio_reg1_reg[1]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X61Y93         FDRE (Hold_fdre_C_D)         0.070     1.561    pwm_audio_inst/audio_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 synth_inst/adsr_inst/voice_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_inst/audio_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.592     1.475    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X61Y94         FDCE                                         r  synth_inst/adsr_inst/voice_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  synth_inst/adsr_inst/voice_out_reg[2]/Q
                         net (fo=1, routed)           0.110     1.726    pwm_audio_inst/Q[2]
    SLICE_X61Y93         FDRE                                         r  pwm_audio_inst/audio_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.861     1.989    pwm_audio_inst/clk_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  pwm_audio_inst/audio_reg1_reg[2]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X61Y93         FDRE (Hold_fdre_C_D)         0.066     1.557    pwm_audio_inst/audio_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 midi_input_inst/note_on_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_inst/note_on_meta_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.449    midi_input_inst/clk_IBUF_BUFG
    SLICE_X56Y96         FDCE                                         r  midi_input_inst/note_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  midi_input_inst/note_on_reg/Q
                         net (fo=2, routed)           0.067     1.680    interface_inst/note_on
    SLICE_X56Y96         FDCE                                         r  interface_inst/note_on_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    interface_inst/clk_IBUF_BUFG
    SLICE_X56Y96         FDCE                                         r  interface_inst/note_on_meta_reg/C
                         clock pessimism             -0.513     1.449    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.060     1.509    interface_inst/note_on_meta_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 synth_inst/adsr_inst/mult_temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/voice_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.592     1.475    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  synth_inst/adsr_inst/mult_temp_reg[13]/Q
                         net (fo=1, routed)           0.112     1.728    synth_inst/adsr_inst/mult_temp[13]
    SLICE_X61Y95         FDCE                                         r  synth_inst/adsr_inst/voice_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.861     1.989    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X61Y95         FDCE                                         r  synth_inst/adsr_inst/voice_out_reg[5]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X61Y95         FDCE (Hold_fdce_C_D)         0.066     1.557    synth_inst/adsr_inst/voice_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 midi_input_inst/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            midi_input_inst/byte_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.564     1.447    midi_input_inst/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  midi_input_inst/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  midi_input_inst/rx_data_reg[7]/Q
                         net (fo=5, routed)           0.074     1.686    midi_input_inst/p_0_in
    SLICE_X55Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.731 r  midi_input_inst/byte_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.731    midi_input_inst/byte_count[0]_i_1_n_0
    SLICE_X55Y95         FDCE                                         r  midi_input_inst/byte_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X55Y95         FDCE                                         r  midi_input_inst/byte_count_reg[0]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X55Y95         FDCE (Hold_fdce_C_D)         0.091     1.551    midi_input_inst/byte_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 midi_input_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            midi_input_inst/status_byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.176%)  route 0.128ns (43.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.448    midi_input_inst/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  midi_input_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  midi_input_inst/rx_data_reg[1]/Q
                         net (fo=2, routed)           0.128     1.740    midi_input_inst/rx_data_reg_n_0_[1]
    SLICE_X57Y97         FDCE                                         r  midi_input_inst/status_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.835     1.963    midi_input_inst/clk_IBUF_BUFG
    SLICE_X57Y97         FDCE                                         r  midi_input_inst/status_byte_reg[1]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X57Y97         FDCE (Hold_fdce_C_D)         0.066     1.551    midi_input_inst/status_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y96   interface_inst/midi_valid_meta_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y96   interface_inst/midi_valid_sync_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y96   interface_inst/note_on_meta_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y96   interface_inst/note_on_sync_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95   midi_input_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95   midi_input_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95   midi_input_inst/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95   midi_input_inst/bit_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95   midi_input_inst/bit_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y96   interface_inst/midi_valid_meta_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y96   interface_inst/midi_valid_meta_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y96   interface_inst/midi_valid_sync_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y96   interface_inst/midi_valid_sync_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96   interface_inst/note_on_meta_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96   interface_inst/note_on_meta_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96   interface_inst/note_on_sync_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96   interface_inst/note_on_sync_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95   midi_input_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95   midi_input_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y96   interface_inst/midi_valid_meta_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y96   interface_inst/midi_valid_meta_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y96   interface_inst/midi_valid_sync_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y96   interface_inst/midi_valid_sync_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96   interface_inst/note_on_meta_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96   interface_inst/note_on_meta_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96   interface_inst/note_on_sync_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96   interface_inst/note_on_sync_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95   midi_input_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95   midi_input_inst/FSM_sequential_state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.027ns  (logic 1.565ns (17.340%)  route 7.462ns (82.660%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, routed)         6.393     7.834    synth_inst/wav_sel_inst/reset_IBUF
    SLICE_X63Y98         LUT2 (Prop_lut2_I1_O)        0.124     7.958 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, routed)           1.069     9.027    synth_inst/adsr_inst/mult_temp_reg[14]_0
    SLICE_X62Y94         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.509     4.850    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.027ns  (logic 1.565ns (17.340%)  route 7.462ns (82.660%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, routed)         6.393     7.834    synth_inst/wav_sel_inst/reset_IBUF
    SLICE_X63Y98         LUT2 (Prop_lut2_I1_O)        0.124     7.958 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, routed)           1.069     9.027    synth_inst/adsr_inst/mult_temp_reg[14]_0
    SLICE_X62Y94         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.509     4.850    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.027ns  (logic 1.565ns (17.340%)  route 7.462ns (82.660%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, routed)         6.393     7.834    synth_inst/wav_sel_inst/reset_IBUF
    SLICE_X63Y98         LUT2 (Prop_lut2_I1_O)        0.124     7.958 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, routed)           1.069     9.027    synth_inst/adsr_inst/mult_temp_reg[14]_0
    SLICE_X62Y94         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.509     4.850    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.027ns  (logic 1.565ns (17.340%)  route 7.462ns (82.660%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, routed)         6.393     7.834    synth_inst/wav_sel_inst/reset_IBUF
    SLICE_X63Y98         LUT2 (Prop_lut2_I1_O)        0.124     7.958 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, routed)           1.069     9.027    synth_inst/adsr_inst/mult_temp_reg[14]_0
    SLICE_X62Y94         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.509     4.850    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.725ns  (logic 1.565ns (17.941%)  route 7.159ns (82.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, routed)         6.393     7.834    synth_inst/wav_sel_inst/reset_IBUF
    SLICE_X63Y98         LUT2 (Prop_lut2_I1_O)        0.124     7.958 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, routed)           0.767     8.725    synth_inst/adsr_inst/mult_temp_reg[14]_0
    SLICE_X61Y96         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.508     4.849    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.725ns  (logic 1.565ns (17.941%)  route 7.159ns (82.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, routed)         6.393     7.834    synth_inst/wav_sel_inst/reset_IBUF
    SLICE_X63Y98         LUT2 (Prop_lut2_I1_O)        0.124     7.958 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, routed)           0.767     8.725    synth_inst/adsr_inst/mult_temp_reg[14]_0
    SLICE_X61Y96         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.508     4.849    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.725ns  (logic 1.565ns (17.941%)  route 7.159ns (82.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, routed)         6.393     7.834    synth_inst/wav_sel_inst/reset_IBUF
    SLICE_X63Y98         LUT2 (Prop_lut2_I1_O)        0.124     7.958 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, routed)           0.767     8.725    synth_inst/adsr_inst/mult_temp_reg[14]_0
    SLICE_X61Y96         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.508     4.849    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/envelope_level_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.362ns  (logic 1.441ns (17.236%)  route 6.921ns (82.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, routed)         6.921     8.362    synth_inst/adsr_inst/reset_IBUF
    SLICE_X63Y94         FDCE                                         f  synth_inst/adsr_inst/envelope_level_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.509     4.850    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/envelope_level_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.362ns  (logic 1.441ns (17.236%)  route 6.921ns (82.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, routed)         6.921     8.362    synth_inst/adsr_inst/reset_IBUF
    SLICE_X63Y94         FDCE                                         f  synth_inst/adsr_inst/envelope_level_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.509     4.850    synth_inst/adsr_inst/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/wav_sel_inst/wav_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.312ns  (logic 1.591ns (19.146%)  route 6.720ns (80.854%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=115, routed)         6.393     7.834    synth_inst/wav_sel_inst/reset_IBUF
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.150     7.984 r  synth_inst/wav_sel_inst/wav_out[7]_i_1/O
                         net (fo=1, routed)           0.328     8.312    synth_inst/wav_sel_inst/wav_out[7]_i_1_n_0
    SLICE_X64Y98         FDRE                                         r  synth_inst/wav_sel_inst/wav_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.510     4.851    synth_inst/wav_sel_inst/clk_IBUF_BUFG
    SLICE_X64Y98         FDRE                                         r  synth_inst/wav_sel_inst/wav_out_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/bit_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.273ns  (logic 0.210ns (9.218%)  route 2.063ns (90.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, routed)         2.063     2.273    midi_input_inst/reset_IBUF
    SLICE_X51Y93         FDCE                                         f  midi_input_inst/bit_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X51Y93         FDCE                                         r  midi_input_inst/bit_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/bit_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.273ns  (logic 0.210ns (9.218%)  route 2.063ns (90.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, routed)         2.063     2.273    midi_input_inst/reset_IBUF
    SLICE_X51Y93         FDCE                                         f  midi_input_inst/bit_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X51Y93         FDCE                                         r  midi_input_inst/bit_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/bit_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.273ns  (logic 0.210ns (9.218%)  route 2.063ns (90.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, routed)         2.063     2.273    midi_input_inst/reset_IBUF
    SLICE_X51Y93         FDCE                                         f  midi_input_inst/bit_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X51Y93         FDCE                                         r  midi_input_inst/bit_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/bit_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.273ns  (logic 0.210ns (9.218%)  route 2.063ns (90.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, routed)         2.063     2.273    midi_input_inst/reset_IBUF
    SLICE_X51Y93         FDCE                                         f  midi_input_inst/bit_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X51Y93         FDCE                                         r  midi_input_inst/bit_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/bit_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.317ns  (logic 0.210ns (9.043%)  route 2.108ns (90.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, routed)         2.108     2.317    midi_input_inst/reset_IBUF
    SLICE_X52Y94         FDCE                                         f  midi_input_inst/bit_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  midi_input_inst/bit_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/bit_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.336ns  (logic 0.210ns (8.968%)  route 2.127ns (91.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, routed)         2.127     2.336    midi_input_inst/reset_IBUF
    SLICE_X51Y94         FDCE                                         f  midi_input_inst/bit_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  midi_input_inst/bit_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/bit_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.336ns  (logic 0.210ns (8.968%)  route 2.127ns (91.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, routed)         2.127     2.336    midi_input_inst/reset_IBUF
    SLICE_X51Y94         FDCE                                         f  midi_input_inst/bit_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  midi_input_inst/bit_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/bit_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.336ns  (logic 0.210ns (8.968%)  route 2.127ns (91.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, routed)         2.127     2.336    midi_input_inst/reset_IBUF
    SLICE_X51Y94         FDCE                                         f  midi_input_inst/bit_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  midi_input_inst/bit_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/bit_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.336ns  (logic 0.210ns (8.968%)  route 2.127ns (91.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, routed)         2.127     2.336    midi_input_inst/reset_IBUF
    SLICE_X51Y94         FDCE                                         f  midi_input_inst/bit_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  midi_input_inst/bit_counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/bit_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.380ns  (logic 0.210ns (8.802%)  route 2.171ns (91.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, routed)         2.171     2.380    midi_input_inst/reset_IBUF
    SLICE_X52Y95         FDCE                                         f  midi_input_inst/bit_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  midi_input_inst/bit_counter_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  midi_clk
  To Clock:  sys_clk

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.452ns  (logic 1.859ns (34.103%)  route 3.593ns (65.897%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          2.142    66.103    midi_input_inst/midi_rx_IBUF
    SLICE_X54Y95         LUT2 (Prop_lut2_I1_O)        0.124    66.227 r  midi_input_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.824    67.051    midi_input_inst/FSM_sequential_state[2]_i_3_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.124    67.175 r  midi_input_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.626    67.802    midi_input_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.150    67.952 r  midi_input_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    67.952    midi_input_inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X54Y95         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.442     4.783    midi_input_inst/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.449ns  (logic 1.859ns (34.122%)  route 3.590ns (65.878%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          2.142    66.103    midi_input_inst/midi_rx_IBUF
    SLICE_X54Y95         LUT2 (Prop_lut2_I1_O)        0.124    66.227 r  midi_input_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.824    67.051    midi_input_inst/FSM_sequential_state[2]_i_3_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.124    67.175 r  midi_input_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.623    67.799    midi_input_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X54Y95         LUT3 (Prop_lut3_I1_O)        0.150    67.949 r  midi_input_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    67.949    midi_input_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X54Y95         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.442     4.783    midi_input_inst/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 1.939ns (35.665%)  route 3.498ns (64.335%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          2.233    66.195    midi_input_inst/midi_rx_IBUF
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.150    66.345 f  midi_input_inst/rx_data[6]_i_2/O
                         net (fo=7, routed)           1.265    67.609    midi_input_inst/rx_data[7]
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.328    67.937 f  midi_input_inst/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    67.937    midi_input_inst/rx_data[4]_i_1_n_0
    SLICE_X55Y97         FDCE                                         f  midi_input_inst/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.443     4.784    midi_input_inst/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  midi_input_inst/rx_data_reg[4]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.833ns (33.787%)  route 3.593ns (66.213%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          2.142    66.103    midi_input_inst/midi_rx_IBUF
    SLICE_X54Y95         LUT2 (Prop_lut2_I1_O)        0.124    66.227 r  midi_input_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.824    67.051    midi_input_inst/FSM_sequential_state[2]_i_3_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.124    67.175 r  midi_input_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.626    67.802    midi_input_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.124    67.926 r  midi_input_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    67.926    midi_input_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X54Y95         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.442     4.783    midi_input_inst/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.406ns  (logic 1.939ns (35.873%)  route 3.467ns (64.127%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          2.233    66.195    midi_input_inst/midi_rx_IBUF
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.150    66.345 f  midi_input_inst/rx_data[6]_i_2/O
                         net (fo=7, routed)           1.233    67.578    midi_input_inst/rx_data[7]
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.328    67.906 f  midi_input_inst/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    67.906    midi_input_inst/rx_data[2]_i_1_n_0
    SLICE_X55Y97         FDCE                                         f  midi_input_inst/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.443     4.784    midi_input_inst/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  midi_input_inst/rx_data_reg[2]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 1.939ns (36.806%)  route 3.330ns (63.194%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          2.233    66.195    midi_input_inst/midi_rx_IBUF
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.150    66.345 f  midi_input_inst/rx_data[6]_i_2/O
                         net (fo=7, routed)           1.096    67.441    midi_input_inst/rx_data[7]
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.328    67.769 f  midi_input_inst/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    67.769    midi_input_inst/rx_data[3]_i_1_n_0
    SLICE_X54Y97         FDCE                                         f  midi_input_inst/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.443     4.784    midi_input_inst/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  midi_input_inst/rx_data_reg[3]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.202ns  (logic 1.939ns (37.280%)  route 3.263ns (62.720%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          2.233    66.195    midi_input_inst/midi_rx_IBUF
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.150    66.345 f  midi_input_inst/rx_data[6]_i_2/O
                         net (fo=7, routed)           1.029    67.374    midi_input_inst/rx_data[7]
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.328    67.702 f  midi_input_inst/rx_data[1]_i_1/O
                         net (fo=1, routed)           0.000    67.702    midi_input_inst/rx_data[1]_i_1_n_0
    SLICE_X54Y97         FDCE                                         f  midi_input_inst/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.443     4.784    midi_input_inst/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  midi_input_inst/rx_data_reg[1]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.184ns  (logic 1.939ns (37.407%)  route 3.245ns (62.593%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          2.233    66.195    midi_input_inst/midi_rx_IBUF
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.150    66.345 f  midi_input_inst/rx_data[6]_i_2/O
                         net (fo=7, routed)           1.012    67.356    midi_input_inst/rx_data[7]
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.328    67.684 f  midi_input_inst/rx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    67.684    midi_input_inst/rx_data[0]_i_1_n_0
    SLICE_X55Y97         FDCE                                         f  midi_input_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.443     4.784    midi_input_inst/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  midi_input_inst/rx_data_reg[0]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.990ns  (logic 1.739ns (34.856%)  route 3.251ns (65.144%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          2.233    66.195    midi_input_inst/midi_rx_IBUF
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124    66.319 f  midi_input_inst/bit_counter[15]_i_6/O
                         net (fo=15, routed)          1.017    67.336    midi_input_inst/bit_counter[15]_i_6_n_0
    SLICE_X51Y93         LUT3 (Prop_lut3_I2_O)        0.154    67.490 f  midi_input_inst/bit_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    67.490    midi_input_inst/bit_counter[4]_i_1_n_0
    SLICE_X51Y93         FDCE                                         f  midi_input_inst/bit_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.442     4.783    midi_input_inst/clk_IBUF_BUFG
    SLICE_X51Y93         FDCE                                         r  midi_input_inst/bit_counter_reg[4]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.975ns  (logic 1.939ns (38.978%)  route 3.036ns (61.022%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          2.233    66.195    midi_input_inst/midi_rx_IBUF
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.150    66.345 f  midi_input_inst/rx_data[6]_i_2/O
                         net (fo=7, routed)           0.803    67.147    midi_input_inst/rx_data[7]
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.328    67.475 f  midi_input_inst/rx_data[5]_i_1/O
                         net (fo=1, routed)           0.000    67.475    midi_input_inst/rx_data[5]_i_1_n_0
    SLICE_X54Y97         FDCE                                         f  midi_input_inst/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.443     4.784    midi_input_inst/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  midi_input_inst/rx_data_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.274ns (26.570%)  route 0.758ns (73.430%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          0.758     0.987    midi_input_inst/midi_rx_IBUF
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.032 r  midi_input_inst/bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.032    midi_input_inst/bit_counter[0]_i_1_n_0
    SLICE_X52Y95         FDCE                                         r  midi_input_inst/bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  midi_input_inst/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.274ns (25.703%)  route 0.793ns (74.297%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          0.793     1.022    midi_input_inst/midi_rx_IBUF
    SLICE_X54Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.067 r  midi_input_inst/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.067    midi_input_inst/bit_index[2]
    SLICE_X54Y96         FDCE                                         r  midi_input_inst/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X54Y96         FDCE                                         r  midi_input_inst/bit_index_reg[2]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.319ns (28.855%)  route 0.787ns (71.145%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          0.649     0.878    midi_input_inst/midi_rx_IBUF
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.923 f  midi_input_inst/bit_index[3]_i_5/O
                         net (fo=9, routed)           0.138     1.061    midi_input_inst/bit_index[3]_i_5_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.106 r  midi_input_inst/rx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.106    midi_input_inst/rx_data[7]_i_1_n_0
    SLICE_X54Y95         FDCE                                         r  midi_input_inst/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  midi_input_inst/rx_data_reg[7]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_index_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.274ns (24.390%)  route 0.850ns (75.610%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          0.850     1.079    midi_input_inst/midi_rx_IBUF
    SLICE_X54Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.124 r  midi_input_inst/bit_index[3]_i_2/O
                         net (fo=1, routed)           0.000     1.124    midi_input_inst/bit_index[3]
    SLICE_X54Y96         FDCE                                         r  midi_input_inst/bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X54Y96         FDCE                                         r  midi_input_inst/bit_index_reg[3]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.273ns (24.289%)  route 0.852ns (75.711%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          0.852     1.081    midi_input_inst/midi_rx_IBUF
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.044     1.125 r  midi_input_inst/bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.125    midi_input_inst/bit_index[1]
    SLICE_X55Y96         FDCE                                         r  midi_input_inst/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X55Y96         FDCE                                         r  midi_input_inst/bit_index_reg[1]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.274ns (24.356%)  route 0.852ns (75.644%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          0.852     1.081    midi_input_inst/midi_rx_IBUF
    SLICE_X55Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.126 r  midi_input_inst/bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.126    midi_input_inst/bit_index[0]
    SLICE_X55Y96         FDCE                                         r  midi_input_inst/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.962    midi_input_inst/clk_IBUF_BUFG
    SLICE_X55Y96         FDCE                                         r  midi_input_inst/bit_index_reg[0]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.319ns (28.114%)  route 0.816ns (71.886%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          0.649     0.878    midi_input_inst/midi_rx_IBUF
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.923 f  midi_input_inst/bit_index[3]_i_5/O
                         net (fo=9, routed)           0.168     1.091    midi_input_inst/bit_index[3]_i_5_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.136 r  midi_input_inst/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.136    midi_input_inst/rx_data[4]_i_1_n_0
    SLICE_X55Y97         FDCE                                         r  midi_input_inst/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.835     1.963    midi_input_inst/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  midi_input_inst/rx_data_reg[4]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.319ns (28.089%)  route 0.817ns (71.911%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          0.649     0.878    midi_input_inst/midi_rx_IBUF
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.923 f  midi_input_inst/bit_index[3]_i_5/O
                         net (fo=9, routed)           0.169     1.092    midi_input_inst/bit_index[3]_i_5_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.137 r  midi_input_inst/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.137    midi_input_inst/rx_data[2]_i_1_n_0
    SLICE_X55Y97         FDCE                                         r  midi_input_inst/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.835     1.963    midi_input_inst/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  midi_input_inst/rx_data_reg[2]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.319ns (28.015%)  route 0.820ns (71.985%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          0.649     0.878    midi_input_inst/midi_rx_IBUF
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.923 f  midi_input_inst/bit_index[3]_i_5/O
                         net (fo=9, routed)           0.172     1.095    midi_input_inst/bit_index[3]_i_5_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.140 r  midi_input_inst/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.140    midi_input_inst/rx_data[3]_i_1_n_0
    SLICE_X54Y97         FDCE                                         r  midi_input_inst/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.835     1.963    midi_input_inst/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  midi_input_inst/rx_data_reg[3]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.319ns (28.015%)  route 0.820ns (71.985%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, routed)          0.649     0.878    midi_input_inst/midi_rx_IBUF
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.923 f  midi_input_inst/bit_index[3]_i_5/O
                         net (fo=9, routed)           0.172     1.095    midi_input_inst/bit_index[3]_i_5_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.140 r  midi_input_inst/rx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.140    midi_input_inst/rx_data[5]_i_1_n_0
    SLICE_X54Y97         FDCE                                         r  midi_input_inst/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.835     1.963    midi_input_inst/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  midi_input_inst/rx_data_reg[5]/C





