{:input (genetic.crossover/dumb-crossover 620820676 (genetic.mutation/change-names-remove-clause 416303718 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif"))) (genetic.mutation/change-constant-value 1226247311 (genetic.mutation/change-names-remove-clause 416303718 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_:missing_7 , \\wire:missing_edge , wire3_17, wire4_17, \\wire11_:missing , wire12_21);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  output wire12_21;\n  wire wire12_21;\n  wire wire14;\n  wire wire15_16_17_1;\n  wire wire15_18;\n  wire wire16_17;\n  wire wire16_20;\n  wire wire17_19;\n  wire \\wire19_:missing ;\n  input \\wire1_:missing_7 ;\n  wire \\wire1_:missing_7 ;\n  output wire3_17;\n  wire wire3_17;\n  output wire4_17;\n  wire wire4_17;\n  wire wire5;\n  wire \\wire6_:missing_10 ;\n  wire wire7_10;\n  wire \\wire7_17_:missing ;\n  wire \\wire7_:missing_18 ;\n  wire \\wire7_:missing_8 ;\n  wire wire8_9;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_7_6 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_7_6  = 2'h1 >> \\wire6_:missing_10 ;\n  assign \\wire19_:missing  = 4'he >> { \\wire:missing_edge , wire17_19 };\n  assign \\wire7_:missing_8  = 4'h8 >> { \\wire1_:missing_7 , \\wire:missing_7_6  };\n  assign wire8_9 = 4'h8 >> { \\wire7_:missing_8 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'he >> { wire8_9, \\wire:missing_edge  };\n  assign wire15_18 = 2'h1 >> wire15_16_17_1;\n  assign wire16_20 = 4'h6 >> { wire16_17, wire15_16_17_1 };\n  assign wire3_17 = 4'h8 >> { \\wire7_17_:missing , wire15_16_17_1 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire7_:missing_18 , wire15_18 };\n  assign wire5 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire14 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_21 = \\wire:missing_edge ;\n  assign \\wire:missing_20  = wire16_20;\n  assign \\wire6_:missing_10  = wire7_10;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/32695C86.v:3.1-51.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_:missing_7 , \\wire:missing_edge , wire3_17, wire4_17, \\wire11_:missing , wire12_21);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32695C86.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32695C86.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32695C86.v:7.9-7.25\" *)\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32695C86.v:9.10-9.19\" *)\n  output wire12_21;\n  wire wire12_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32695C86.v:11.8-11.14\" *)\n  wire wire14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32695C86.v:12.8-12.22\" *)\n  wire wire15_16_17_1;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32695C86.v:18.9-18.26\" *)\n  input \\wire1_:missing_7 ;\n  wire \\wire1_:missing_7 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32695C86.v:20.10-20.18\" *)\n  output wire3_17;\n  wire wire3_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32695C86.v:22.10-22.18\" *)\n  output wire4_17;\n  wire wire4_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32695C86.v:24.8-24.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32695C86.v:27.8-27.26\" *)\n  wire \\wire7_17_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32695C86.v:33.10-33.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_21 = 1'h0;\n  assign wire14 = 1'h1;\n  assign wire15_16_17_1 = 1'hx;\n  assign wire3_17 = 1'hx;\n  assign wire4_17 = 1'hx;\n  assign wire5 = 1'h0;\n  assign \\wire7_17_:missing  = 1'hx;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:22:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw/src/top.v'.\nSBY  1:22:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] Copy '/tmp/fuzzmount2DDF5D8C/32695C86.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw/src/32695C86.v'.\nSBY  1:22:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] Copy '/tmp/fuzzmount2DDF5D8C/32695C86.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw/src/32695C86.post.v'.\nSBY  1:22:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] engine_0: abc pdr\nSBY  1:22:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:22:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/32695C86.v:43$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/32695C86.v:43$38.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:22:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/32695C86.v:39$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/32695C86.v:39$34.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:22:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] base: Warning: Wire presynth.\\wire4_17 is used but has no driver.\nSBY  1:22:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] base: Warning: Wire presynth.\\wire7_17_:missing is used but has no driver.\nSBY  1:22:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] base: Warning: Wire presynth.\\wire15_16_17_1 is used but has no driver.\nSBY  1:22:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] base: finished (returncode=0)\nSBY  1:22:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:22:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] aig: Warning: Wire presynth.\\wire4_17 is used but has no driver.\nSBY  1:22:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] aig: Warning: Wire presynth.\\wire7_17_:missing is used but has no driver.\nSBY  1:22:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] aig: Warning: Wire presynth.\\wire15_16_17_1 is used but has no driver.\nSBY  1:22:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] aig: finished (returncode=0)\nSBY  1:22:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:22:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:22:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] engine_0: Warning: The network has no constraints.\nSBY  1:22:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:22:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] engine_0: finished (returncode=0)\nSBY  1:22:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] engine_0: Status returned by engine: FAIL\nSBY  1:22:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:22:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:22:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:22:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw'.\nSBY  1:22:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplxrm3niw] DONE (FAIL, rc=2)\n", :err ""}}}