<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro L-2016.03L-1, Build 097R, Jul  4 2016
#install: C:\lscc\diamond\3.8_x64\synpbase
#OS: Windows 7 6.1
#Hostname: L-8X3YD72

# Tue May 02 15:30:06 2017

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_la0_trig_gen.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v" (library work)
Verilog syntax check successful!
Selecting top level module counter_top
@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp5u.v":1746:7:1746:10|Synthesizing module OSCG in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.







@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_la0_trig_gen.v":11:7:11:26|Synthesizing module counter_top_la0_trig in library work.



@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":12:7:12:21|Synthesizing module counter_top_la0 in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.

@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":2:7:2:20|Synthesizing module reveal_coretop in library work.

@W: CG360 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":15:29:15:39|Removing wire trigger_out, as there is no assignment to it.
@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":50:7:50:17|Synthesizing module counter_top in library work.

@N: CL159 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":51:7:51:13|Input reset_n is unused.
@N: CL159 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":62:7:62:16|Input trigger_en is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 02 15:30:07 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 02 15:30:08 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 02 15:30:08 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 02 15:30:09 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Public\DTS\reveal_ex\ECP5\impl1\Reveal_ecp5_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\Public\DTS\reveal_ex\ECP5\impl1\Reveal_ecp5_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=56  set on top level netlist counter_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock        Clock                     Clock
Clock                                     Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------
System                                    526.5 MHz     1.899         system       system_clkgroup           0    
counter_top|clk1                          2.4 MHz       412.903       inferred     Autoconstr_clkgroup_0     194  
reveal_coretop|jtck_inferred_clock[0]     328.1 MHz     3.048         inferred     Autoconstr_clkgroup_1     165  
==================================================================================================================


Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 02 15:30:10 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -1.55ns		 428 /       343
   2		0h:00m:02s		    -1.55ns		 423 /       343
   3		0h:00m:02s		    -1.31ns		 423 /       343
   4		0h:00m:02s		    -1.31ns		 423 /       343
   5		0h:00m:02s		    -1.31ns		 423 /       343
Timing driven replication report
Added 12 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   6		0h:00m:03s		    -1.95ns		 489 /       355
   7		0h:00m:03s		    -1.65ns		 491 /       355
   8		0h:00m:04s		    -1.37ns		 493 /       355
   9		0h:00m:04s		    -1.23ns		 495 /       355
  10		0h:00m:04s		    -1.11ns		 496 /       355
  11		0h:00m:04s		    -1.44ns		 496 /       355
Added 5 Registers via timing driven replication
Added 0 LUTs via timing driven replication


  12		0h:00m:04s		    -1.19ns		 488 /       360
  13		0h:00m:04s		    -1.41ns		 488 /       360
  14		0h:00m:04s		    -1.34ns		 490 /       360
  15		0h:00m:04s		    -1.53ns		 488 /       360
  16		0h:00m:04s		    -1.41ns		 488 /       360

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 169MB peak: 170MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 170MB peak: 171MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 360 clock pin(s) of sequential element(s)
0 instances converted, 360 sequential instances remain driven by gated/generated clocks

======================================================================================================================================================== Gated/Generated Clocks ========================================================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                                             Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCinst0                                                  OSCG                   193        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_precnt_val[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       counter_top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16             167        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr_d4         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 134MB peak: 171MB)

Writing Analyst data base C:\Users\Public\DTS\reveal_ex\ECP5\impl1\synwork\Reveal_ecp5_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 167MB peak: 171MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Public\DTS\reveal_ex\ECP5\impl1\Reveal_ecp5_impl1.edi
L-2016.03L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 171MB peak: 174MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 170MB peak: 174MB)

@W: MT246 :"c:\users\public\dts\reveal_ex\ecp5\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":40:15:40:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v":2159:8:2159:13|Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock counter_top|clk1 with period 412.90ns. Please declare a user-defined clock on object "n:clk1"
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 4.92ns. Please declare a user-defined clock on object "n:counter_top_reveal_coretop_instance.jtck[0]"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue May 02 15:30:17 2017
#


Top view:               counter_top
Requested Frequency:    2.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: -0.868

                                          Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type         Group                
------------------------------------------------------------------------------------------------------------------------------------------------
counter_top|clk1                          2.4 MHz       199.2 MHz     412.903       5.020         407.884     inferred     Autoconstr_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]     203.2 MHz     172.7 MHz     4.921         5.789         -0.868      inferred     Autoconstr_clkgroup_1
System                                    498.3 MHz     423.5 MHz     2.007         2.361         -0.354      system       system_clkgroup      
================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  2.007       -0.354   |  No paths    -       |  No paths    -      |  No paths    -    
System                                 counter_top|clk1                       |  412.903     411.702  |  No paths    -       |  No paths    -      |  No paths    -    
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  No paths    -       |  4.921       0.276  |  No paths    -    
counter_top|clk1                       System                                 |  412.903     409.313  |  No paths    -       |  No paths    -      |  No paths    -    
counter_top|clk1                       counter_top|clk1                       |  412.903     407.884  |  No paths    -       |  No paths    -      |  No paths    -    
counter_top|clk1                       reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  No paths    -       |  Diff grp    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -        |  No paths    -       |  No paths    -      |  4.921       1.155
reveal_coretop|jtck_inferred_clock[0]  counter_top|clk1                       |  No paths    -        |  No paths    -       |  No paths    -      |  Diff grp    -    
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  4.921       -0.868  |  No paths    -      |  No paths    -    
=======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter_top|clk1
====================================



Starting Points with Worst Slack
********************************

                                                                                               Starting                                                         Arrival            
Instance                                                                                       Reference            Type        Pin     Net                     Time        Slack  
                                                                                               Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture                        counter_top|clk1     FD1P3DX     Q       capture                 1.015       407.884
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[0]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[0]       0.907       407.991
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[1]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[1]       0.907       407.991
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[4]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[4]       0.907       407.991
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[5]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[5]       0.907       407.991
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[6]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[6]       0.907       407.991
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[7]       0.907       407.991
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.input_a_d1[2]           counter_top|clk1     FD1S3DX     Q       gt_2                    1.009       408.167
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.input_a_d1[4]           counter_top|clk1     FD1S3DX     Q       gt_4                    1.009       408.167
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.compare_reg\[0\][2]     counter_top|clk1     FD1P3DX     Q       compare_reg\[0\][2]     0.955       408.221
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                       Starting                                                          Required            
Instance                                                                               Reference            Type        Pin     Net                      Time         Slack  
                                                                                       Clock                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[7]      412.849      407.884
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[7]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[7]       412.849      407.884
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[7]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[7]     412.849      407.884
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[5]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[5]      412.849      407.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[6]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[6]      412.849      407.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[5]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[5]       412.849      407.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[6]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[6]       412.849      407.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[5]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[5]     412.849      407.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[6]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[6]     412.849      407.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[3]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[3]      412.849      408.005
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      412.903
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         412.849

    - Propagation time:                      4.966
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 407.883

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7] / D
    The start point is clocked by            counter_top|clk1 [rising] on pin CK
    The end   point is clocked by            counter_top|clk1 [rising] on pin CK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture                        FD1P3DX      Q        Out     1.015     1.015       -         
capture                                                                                        Net          -        -       -         -           6         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIJJT91[6]     ORCALUT4     A        In      0.000     1.015       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIJJT91[6]     ORCALUT4     Z        Out     0.606     1.621       -         
clear_5_0_292_1_o2_4                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIO1B24[2]     ORCALUT4     A        In      0.000     1.621       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIO1B24[2]     ORCALUT4     Z        Out     0.708     2.329       -         
N_123                                                                                          Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.start_d_RNILCNB4               ORCALUT4     A        In      0.000     2.329       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.start_d_RNILCNB4               ORCALUT4     Z        Out     0.856     3.185       -         
pre_trig_cntr                                                                                  Net          -        -       -         -           27        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2C        A1       In      0.000     3.185       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2C        COUT     Out     0.900     4.085       -         
post_trig_cntr_cry[0]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2C        CIN      In      0.000     4.085       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2C        COUT     Out     0.061     4.146       -         
post_trig_cntr_cry[2]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2C        CIN      In      0.000     4.146       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2C        COUT     Out     0.061     4.207       -         
post_trig_cntr_cry[4]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[5]        CCU2C        CIN      In      0.000     4.207       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[5]        CCU2C        COUT     Out     0.061     4.268       -         
post_trig_cntr_cry[6]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_s_0[7]          CCU2C        CIN      In      0.000     4.268       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_s_0[7]          CCU2C        S0       Out     0.698     4.966       -         
post_trig_cntr_s[7]                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]              FD1P3DX      D        In      0.000     4.966       -         
=============================================================================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                                             Starting                                                                             Arrival           
Instance                                                                                     Reference                                 Type        Pin     Net                    Time        Slack 
                                                                                             Clock                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[8]                1.063       -0.868
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_28_rep1      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_28_rep1      1.009       -0.814
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_29_rep1      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_29_rep1      1.009       -0.814
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[26]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[10]               0.955       -0.760
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[27]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[11]               0.955       -0.760
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast[17]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[17]     0.907       -0.712
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast[18]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[18]     0.907       -0.712
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]                1.131       -0.670
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast[19]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[19]     0.853       -0.658
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[18]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]                1.098       -0.638
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                              Starting                                                                                       Required           
Instance                                                                                      Reference                                 Type        Pin     Net                              Time         Slack 
                                                                                              Clock                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5                    4.867        -0.868
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     D       tm_crc_7[0]                      4.867        0.285 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[1]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_26_i                           4.867        0.744 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[2]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_24_i                           4.867        0.744 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[4]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_22_i                           4.867        0.744 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[0]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      tt_wr_addr_cntr_1_sqmuxa_i_0     4.727        0.958 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     SP      un1_jtdo_4_i                     4.727        1.096 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[1]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     SP      un1_jtdo_4_i                     4.727        1.096 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[2]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     SP      un1_jtdo_4_i                     4.727        1.096 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[3]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     SP      un1_jtdo_4_i                     4.727        1.096 
================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.921
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.867

    - Propagation time:                      5.735
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.868

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24]            FD1P3DX      Q        Out     1.063     1.063       -         
addr[8]                                                                                        Net          -        -       -         -           13        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     A        In      0.000     1.063       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     Z        Out     0.606     1.669       -         
un5_jtdo_first_bit_4                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     D        In      0.000     1.669       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     Z        Out     0.849     2.518       -         
un5_jtdo_first_bit_sn                                                                          Net          -        -       -         -           24        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46       ORCALUT4     B        In      0.000     2.518       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46       ORCALUT4     Z        Out     0.606     3.124       -         
parity_calc_RNO_46                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     A        In      0.000     3.124       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     Z        Out     0.606     3.730       -         
parity_calc_RNO_31                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19       ORCALUT4     C        In      0.000     3.730       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19       ORCALUT4     Z        Out     0.606     4.336       -         
parity_calc_RNO_19                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7        ORCALUT4     A        In      0.000     4.336       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7        ORCALUT4     Z        Out     0.606     4.942       -         
parity_calc_RNO_7                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1        PFUMX        BLUT     In      0.000     4.942       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1        PFUMX        Z        Out     0.403     5.345       -         
parity_calc_RNO_1                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     B        In      0.000     5.345       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     Z        Out     0.390     5.735       -         
parity_calc_5                                                                                  Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX      D        In      0.000     5.735       -         
=============================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.921
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.867

    - Propagation time:                      5.681
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.814

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_28_rep1 / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_28_rep1          FD1P3DX      Q        Out     1.009     1.009       -         
shift_reg_28_rep1                                                                                Net          -        -       -         -           5         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_1_0     ORCALUT4     A        In      0.000     1.009       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_1_0     ORCALUT4     Z        Out     0.606     1.615       -         
un5_jtdo_first_bit_1_0                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit         ORCALUT4     C        In      0.000     1.615       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit         ORCALUT4     Z        Out     0.849     2.464       -         
un5_jtdo_first_bit_sn                                                                            Net          -        -       -         -           24        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46         ORCALUT4     B        In      0.000     2.464       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46         ORCALUT4     Z        Out     0.606     3.070       -         
parity_calc_RNO_46                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31         ORCALUT4     A        In      0.000     3.070       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31         ORCALUT4     Z        Out     0.606     3.676       -         
parity_calc_RNO_31                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4     C        In      0.000     3.676       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4     Z        Out     0.606     4.282       -         
parity_calc_RNO_19                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4     A        In      0.000     4.282       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4     Z        Out     0.606     4.888       -         
parity_calc_RNO_7                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1          PFUMX        BLUT     In      0.000     4.888       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1          PFUMX        Z        Out     0.403     5.291       -         
parity_calc_RNO_1                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     B        In      0.000     5.291       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     Z        Out     0.390     5.681       -         
parity_calc_5                                                                                    Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     5.681       -         
===============================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.921
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.867

    - Propagation time:                      5.681
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.814

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_29_rep1 / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_29_rep1          FD1P3DX      Q        Out     1.009     1.009       -         
shift_reg_29_rep1                                                                                Net          -        -       -         -           5         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_1_0     ORCALUT4     B        In      0.000     1.009       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_1_0     ORCALUT4     Z        Out     0.606     1.615       -         
un5_jtdo_first_bit_1_0                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit         ORCALUT4     C        In      0.000     1.615       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit         ORCALUT4     Z        Out     0.849     2.464       -         
un5_jtdo_first_bit_sn                                                                            Net          -        -       -         -           24        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46         ORCALUT4     B        In      0.000     2.464       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46         ORCALUT4     Z        Out     0.606     3.070       -         
parity_calc_RNO_46                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31         ORCALUT4     A        In      0.000     3.070       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31         ORCALUT4     Z        Out     0.606     3.676       -         
parity_calc_RNO_31                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4     C        In      0.000     3.676       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4     Z        Out     0.606     4.282       -         
parity_calc_RNO_19                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4     A        In      0.000     4.282       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4     Z        Out     0.606     4.888       -         
parity_calc_RNO_7                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1          PFUMX        BLUT     In      0.000     4.888       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1          PFUMX        Z        Out     0.403     5.291       -         
parity_calc_RNO_1                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     B        In      0.000     5.291       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     Z        Out     0.390     5.681       -         
parity_calc_5                                                                                    Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     5.681       -         
===============================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.921
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.867

    - Propagation time:                      5.627
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.760

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[26] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[26]            FD1P3DX      Q        Out     0.955     0.955       -         
addr[10]                                                                                       Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     B        In      0.000     0.955       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     Z        Out     0.606     1.561       -         
un5_jtdo_first_bit_4                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     D        In      0.000     1.561       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     Z        Out     0.849     2.410       -         
un5_jtdo_first_bit_sn                                                                          Net          -        -       -         -           24        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46       ORCALUT4     B        In      0.000     2.410       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46       ORCALUT4     Z        Out     0.606     3.016       -         
parity_calc_RNO_46                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     A        In      0.000     3.016       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     Z        Out     0.606     3.622       -         
parity_calc_RNO_31                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19       ORCALUT4     C        In      0.000     3.622       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19       ORCALUT4     Z        Out     0.606     4.228       -         
parity_calc_RNO_19                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7        ORCALUT4     A        In      0.000     4.228       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7        ORCALUT4     Z        Out     0.606     4.834       -         
parity_calc_RNO_7                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1        PFUMX        BLUT     In      0.000     4.834       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1        PFUMX        Z        Out     0.403     5.237       -         
parity_calc_RNO_1                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     B        In      0.000     5.237       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     Z        Out     0.390     5.627       -         
parity_calc_5                                                                                  Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX      D        In      0.000     5.627       -         
=============================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.921
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.867

    - Propagation time:                      5.627
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.760

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[27] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[27]            FD1P3DX      Q        Out     0.955     0.955       -         
addr[11]                                                                                       Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     C        In      0.000     0.955       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     Z        Out     0.606     1.561       -         
un5_jtdo_first_bit_4                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     D        In      0.000     1.561       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     Z        Out     0.849     2.410       -         
un5_jtdo_first_bit_sn                                                                          Net          -        -       -         -           24        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46       ORCALUT4     B        In      0.000     2.410       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46       ORCALUT4     Z        Out     0.606     3.016       -         
parity_calc_RNO_46                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     A        In      0.000     3.016       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     Z        Out     0.606     3.622       -         
parity_calc_RNO_31                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19       ORCALUT4     C        In      0.000     3.622       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19       ORCALUT4     Z        Out     0.606     4.228       -         
parity_calc_RNO_19                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7        ORCALUT4     A        In      0.000     4.228       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7        ORCALUT4     Z        Out     0.606     4.834       -         
parity_calc_RNO_7                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1        PFUMX        BLUT     In      0.000     4.834       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1        PFUMX        Z        Out     0.403     5.237       -         
parity_calc_RNO_1                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     B        In      0.000     5.237       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     Z        Out     0.390     5.627       -         
parity_calc_5                                                                                  Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX      D        In      0.000     5.627       -         
=============================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                                            Arrival           
Instance                                                                            Reference     Type              Pin           Net                   Time        Slack 
                                                                                    Clock                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        ip_enable     ip_enable[0]          0.000       -0.354
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jce2          jce2[0]               0.000       -0.354
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jshift        jshift[0]             0.000       -0.354
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jrstn         jrstn[0]              0.000       1.401 
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jtdi          jtdi[0]               0.000       3.871 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[0]          trace_dout_int[0]     0.000       4.867 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[1]          trace_dout_int[1]     0.000       4.867 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[2]          trace_dout_int[2]     0.000       4.867 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[3]          trace_dout_int[3]     0.000       4.867 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[4]          trace_dout_int[4]     0.000       4.867 
==========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                      Starting                                                      Required           
Instance                                                                              Reference     Type              Pin         Net               Time         Slack 
                                                                                      Clock                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                 System        jtagconn16        er2_tdo     er2_tdo[0]        2.007        -0.354
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc     System        FD1P3DX           D           parity_calc_5     4.867        0.276 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem       System        pmi_ram_dp_Z4     Reset       reset_n_i         2.007        1.401 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]       System        FD1P3BX           D           tm_crc_7[0]       4.867        1.768 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]       System        FD1P3BX           SP          un1_jtdo_4_i      4.727        2.081 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[1]       System        FD1P3BX           SP          un1_jtdo_4_i      4.727        2.081 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[2]       System        FD1P3BX           SP          un1_jtdo_4_i      4.727        2.081 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[3]       System        FD1P3BX           SP          un1_jtdo_4_i      4.727        2.081 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[4]       System        FD1P3BX           SP          un1_jtdo_4_i      4.727        2.081 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[5]       System        FD1P3BX           SP          un1_jtdo_4_i      4.727        2.081 
=======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.007
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.007

    - Propagation time:                      2.361
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.354

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                                            Net            -             -       -         -           65        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.837     0.837       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -             -       -         -           20        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit_RNILUPH       ORCALUT4       A             In      0.000     0.837       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit_RNILUPH       ORCALUT4       Z             Out     0.738     1.575       -         
tt_crc_m[0]                                                                                             Net            -             -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       C             In      0.000     1.575       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       Z             Out     0.606     2.181       -         
g0_1                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       B             In      0.000     2.181       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       Z             Out     0.180     2.361       -         
jtdo                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo       In      0.000     2.361       -         
=============================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      2.007
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.007

    - Propagation time:                      2.361
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.354

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                    Type           Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                 Net            -           -       -         -           17        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       B           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z           Out     0.837     0.837       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -           -       -         -           20        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit_RNILUPH       ORCALUT4       A           In      0.000     0.837       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit_RNILUPH       ORCALUT4       Z           Out     0.738     1.575       -         
tt_crc_m[0]                                                                                             Net            -           -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       C           In      0.000     1.575       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       Z           Out     0.606     2.181       -         
g0_1                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       B           In      0.000     2.181       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       Z           Out     0.180     2.361       -         
jtdo                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo     In      0.000     2.361       -         
===========================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      2.007
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.007

    - Propagation time:                      2.361
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.354

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                    Type           Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jshift      Out     0.000     0.000       -         
jshift[0]                                                                                               Net            -           -       -         -           39        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       C           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z           Out     0.837     0.837       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -           -       -         -           20        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit_RNILUPH       ORCALUT4       A           In      0.000     0.837       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit_RNILUPH       ORCALUT4       Z           Out     0.738     1.575       -         
tt_crc_m[0]                                                                                             Net            -           -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       C           In      0.000     1.575       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       Z           Out     0.606     2.181       -         
g0_1                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       B           In      0.000     2.181       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       Z           Out     0.180     2.361       -         
jtdo                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo     In      0.000     2.361       -         
===========================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      2.007
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.007

    - Propagation time:                      2.283
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.276

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                                            Net            -             -       -         -           65        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.837     0.837       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -             -       -         -           20        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_29_rep1_RNIPDEE2        ORCALUT4       D             In      0.000     0.837       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_29_rep1_RNIPDEE2        ORCALUT4       Z             Out     0.606     1.443       -         
G_14_0_a4_1_1                                                                                           Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.rd_dout_trig_RNIB3G93[0]          ORCALUT4       A             In      0.000     1.443       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.rd_dout_trig_RNIB3G93[0]          ORCALUT4       Z             Out     0.660     2.103       -         
g0_5_0_0                                                                                                Net            -             -       -         -           2         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       C             In      0.000     2.103       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       Z             Out     0.180     2.283       -         
jtdo                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo       In      0.000     2.283       -         
=============================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      2.007
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.007

    - Propagation time:                      2.283
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.276

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                                            Net            -             -       -         -           65        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.837     0.837       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -             -       -         -           20        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.rd_dout_tm_RNI0JMA1[0]            ORCALUT4       D             In      0.000     0.837       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.rd_dout_tm_RNI0JMA1[0]            ORCALUT4       Z             Out     0.660     1.497       -         
rd_dout_tm_m_2[0]                                                                                       Net            -             -       -         -           2         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       B             In      0.000     1.497       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       Z             Out     0.606     2.103       -         
g0_1                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       B             In      0.000     2.103       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       Z             Out     0.180     2.283       -         
jtdo                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo       In      0.000     2.283       -         
=============================================================================================================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 170MB peak: 174MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 170MB peak: 174MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_25f-6

Register bits: 360 of 24288 (1%)
PIC Latch:       0
I/O cells:       5


Details:
CCU2C:          54
FD1P3AX:        18
FD1P3BX:        33
FD1P3DX:        230
FD1S3BX:        1
FD1S3DX:        78
GSR:            1
IB:             1
INV:            13
L6MUX21:        1
OB:             4
ORCALUT4:       470
OSCG:           1
PFUMX:          10
PUR:            1
VHI:            10
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 34MB peak: 174MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Tue May 02 15:30:17 2017

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
