Reading timing models for corner nom_ff_n40C_5v50…
Reading timing library for the 'nom_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading timing models for corner nom_tt_025C_5v00…
Reading timing library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading timing models for corner nom_ss_125C_4v50…
Reading timing library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/27-openroad-globalplacement/tiny_tonegen.odb'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 11 input buffers.
[INFO RSZ-0058] Using max wire length 11391um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       171
       10 |       0 |       0 |             0 |       161
       20 |       1 |       0 |             0 |       151
       30 |       2 |       0 |             0 |       141
       40 |       5 |       0 |             0 |       131
       50 |       5 |       0 |             0 |       121
       60 |      10 |       0 |             0 |       111
       70 |      10 |       0 |             0 |       101
       80 |      14 |       0 |             0 |        91
       90 |      16 |       0 |             0 |        81
      100 |      16 |       0 |             0 |        71
      110 |      19 |       0 |             0 |        61
      120 |      21 |       2 |             1 |        51
      130 |      21 |       2 |             1 |        41
      140 |      23 |       2 |             1 |        31
      150 |      37 |       6 |             2 |        21
      160 |      37 |       6 |             2 |        11
      170 |      37 |       6 |             2 |         1
    final |      37 |       6 |             2 |         0
---------------------------------------------------------
[INFO RSZ-0035] Found 2 fanout violations.
[INFO RSZ-0038] Inserted 6 buffers in 2 nets.
[INFO RSZ-0039] Resized 37 instances.
[INFO RSZ-0042] Inserted 10 tie gf180mcu_fd_sc_mcu7t5v0__tiel instances.
Placement Analysis
---------------------------------
total displacement        627.5 u
average displacement        2.1 u
max displacement           17.0 u
original HPWL            3037.5 u
legalized HPWL           3711.6 u
delta HPWL                   22 %

[INFO DPL-0020] Mirrored 62 instances
[INFO DPL-0021] HPWL before            3711.6 u
[INFO DPL-0022] HPWL after             3615.6 u
[INFO DPL-0023] HPWL delta               -2.6 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Endcap cell                              46     201.96
  Tap cell                                 87     381.96
  Tie cell                                 10      87.81
  Timing Repair Buffer                     17     263.42
  Inverter                                 25     219.52
  Sequential cell                          32    2399.35
  Multi-Input combinational cell           81    1767.14
  Total                                   298    5321.16
Writing OpenROAD database to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/31-openroad-repairdesignpostgpl/tiny_tonegen.odb'…
Writing netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/31-openroad-repairdesignpostgpl/tiny_tonegen.nl.v'…
Writing powered netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/31-openroad-repairdesignpostgpl/tiny_tonegen.pnl.v'…
Writing layout to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/31-openroad-repairdesignpostgpl/tiny_tonegen.def'…
Writing timing constraints to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/31-openroad-repairdesignpostgpl/tiny_tonegen.sdc'…
