# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/CLK_DIV_FS.v" \
"../../../../OTTER_FINAL233.srcs/sources_1/new/spi_master_2.v" \

sv xil_defaultlib  \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/ALU.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/BCD.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/BranchCondGen.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Downloads/CSR_v1_02.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/CU_Decoder.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/CathodeDriver.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/ControlFSM.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/ImmedGen.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/justf/Downloads/Mux2_1.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/justf/Documents/BubbleSortFullProj/BubbleSort.srcs/sources_1/new/Mux4_1.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/OTTER_MCU.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/OTTER_Wrapper.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/ProgramCounter.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/RegFile.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/SevSegDisp.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/debounce_one_shot.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Downloads/otter_memory.sv" \
"../../../../OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sim_1/new/OTTER_SIM.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
