
*** Running vivado
    with args -log design_1_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cnn_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_cnn_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chenq/MAG/code/vivadoHLS2019/cnn/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2019/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 831.773 ; gain = 177.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cnn_0_0' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/synth/design_1_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn.v:112]
INFO: [Synth 8-6157] synthesizing module 'cnn_flat_array' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_flat_array.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_flat_array_ram' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_flat_array.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_flat_array.v:19]
INFO: [Synth 8-3876] $readmem data file './cnn_flat_array_ram.dat' is read successfully [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_flat_array.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_flat_array_ram' (1#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_flat_array.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_flat_array' (2#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_flat_array.v:43]
INFO: [Synth 8-6157] synthesizing module 'cnn_CRTL_BUS_s_axi' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_CRTL_BUS_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'cnn_CRTL_BUS_s_axi' (3#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_0' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_1_input_0.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_0_ram' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_1_input_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_1_input_0.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_0_ram' (4#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_1_input_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_0' (5#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_1_input_0.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_1_out.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 21632 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_ram' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_1_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 21632 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_1_out.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_ram' (6#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_1_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out' (7#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_1_out.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_out' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_max_pool_1_out.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5408 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_out_ram' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_max_pool_1_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 5408 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_max_pool_1_out.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_out_ram' (8#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_max_pool_1_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_out' (9#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_max_pool_1_out.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_2_out.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 7744 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_ram' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_2_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 7744 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_2_out.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_ram' (10#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_2_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out' (11#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_conv_2_out.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_out' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_max_pool_2_out.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_out_ram' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_max_pool_2_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_max_pool_2_out.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_out_ram' (12#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_max_pool_2_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_out' (13#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_max_pool_2_out.v:40]
INFO: [Synth 8-6157] synthesizing module 'dense' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense.v:63]
INFO: [Synth 8-6157] synthesizing module 'dense_dense_weights' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense_dense_weights.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16000 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_dense_weights_rom' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense_dense_weights.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 16000 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_dense_weights_rom.dat' is read successfully [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense_dense_weights.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_dense_weights_rom' (14#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense_dense_weights.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_dense_weights' (15#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense_dense_weights.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_dense_array' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense_dense_array.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_dense_array_ram' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense_dense_array.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense_dense_array.v:19]
INFO: [Synth 8-6155] done synthesizing module 'dense_dense_array_ram' (16#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense_dense_array.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_dense_array' (17#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense_dense_array.v:40]
INFO: [Synth 8-6157] synthesizing module 'soft_max' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/soft_max.v:10]
	Parameter ap_ST_fsm_state1 bound to: 44'b00000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 44'b00000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 44'b00000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 44'b00000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 44'b00000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 44'b00000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 44'b00000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 44'b00000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 44'b00000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 44'b00000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 44'b00000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 44'b00000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 44'b00000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 44'b00000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 44'b00000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 44'b00000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 44'b00000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 44'b00000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 44'b00000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 44'b00000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 44'b00000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 44'b00000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 44'b00000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 44'b00000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 44'b00000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 44'b00000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 44'b00000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 44'b00000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 44'b00000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 44'b00000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 44'b00000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 44'b00000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 44'b00000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 44'b00000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 44'b00000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 44'b00000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 44'b00000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 44'b00000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 44'b00000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 44'b00001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 44'b00010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 44'b00100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 44'b01000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 44'b10000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/soft_max.v:95]
INFO: [Synth 8-6157] synthesizing module 'cnn_fadd_32ns_32ncud' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fadd_32ns_32ncud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fadd_3_full_dsp_32' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fadd_3_full_dsp_32' (35#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fadd_32ns_32ncud' (36#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fadd_32ns_32ncud.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_fdiv_32ns_32ng8j' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fdiv_32ns_32ng8j.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fdiv_14_no_dsp_32' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fdiv_14_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fdiv_14_no_dsp_32' (44#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fdiv_32ns_32ng8j' (45#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fdiv_32ns_32ng8j.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_fexp_32ns_32nhbi' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fexp_32ns_32nhbi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fexp_7_full_dsp_32' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fexp_7_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fexp_7_full_dsp_32.vhd:205]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fexp_7_full_dsp_32' (58#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fexp_7_full_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fexp_32ns_32nhbi' (59#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fexp_32ns_32nhbi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'soft_max' (60#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/soft_max.v:10]
INFO: [Synth 8-6157] synthesizing module 'cnn_fmul_32ns_32ndEe' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fmul_32ns_32ndEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fmul_2_max_dsp_32' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fmul_2_max_dsp_32' (67#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fmul_32ns_32ndEe' (68#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fmul_32ns_32ndEe.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense.v:463]
INFO: [Synth 8-6155] done synthesizing module 'dense' (69#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/dense.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2.v:75]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_bias' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2_conv_2_bias.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_bias_rom' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2_conv_2_bias.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_bias_rom.dat' is read successfully [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2_conv_2_bias.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_bias_rom' (70#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2_conv_2_bias.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_bias' (71#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2_conv_2_bias.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weifYi' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2_conv_2_weifYi.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weifYi_rom' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2_conv_2_weifYi.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weifYi_rom.dat' is read successfully [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2_conv_2_weifYi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weifYi_rom' (72#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2_conv_2_weifYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weifYi' (73#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2_conv_2_weifYi.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_fcmp_32ns_32neOg' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fcmp_32ns_32neOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' (76#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fcmp_32ns_32neOg' (77#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fcmp_32ns_32neOg.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2.v:788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2.v:814]
INFO: [Synth 8-6155] done synthesizing module 'conv_2' (78#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_1' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 26'b00000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 26'b00000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 26'b00000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 26'b00000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 26'b00000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 26'b00000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 26'b00000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 26'b00000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 26'b00000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 26'b00000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 26'b00000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 26'b00000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 26'b00000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 26'b00000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 26'b00000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 26'b00000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 26'b00000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 26'b00000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 26'b00000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 26'b00000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 26'b00000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 26'b00001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 26'b00010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 26'b00100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 26'b01000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 26'b10000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_bias' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1_conv_1_bias.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_bias_rom' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1_conv_1_bias.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_bias_rom.dat' is read successfully [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1_conv_1_bias.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_bias_rom' (79#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1_conv_1_bias.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_bias' (80#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1_conv_1_bias.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_weibkb' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1_conv_1_weibkb.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_weibkb_rom' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1_conv_1_weibkb.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 288 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1_conv_1_weibkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_weibkb_rom' (81#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1_conv_1_weibkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_weibkb' (82#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1_conv_1_weibkb.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1.v:712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1.v:714]
INFO: [Synth 8-6155] done synthesizing module 'conv_1' (83#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool_1' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_1.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_1.v:468]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_1.v:496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_1.v:520]
INFO: [Synth 8-6155] done synthesizing module 'max_pool_1' (84#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool_2' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_2.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_2.v:460]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_2.v:488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_2.v:512]
INFO: [Synth 8-6155] done synthesizing module 'max_pool_2' (85#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'flat' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/flat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/flat.v:53]
INFO: [Synth 8-6155] done synthesizing module 'flat' (86#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/flat.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (87#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cnn_0_0' (88#1) [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/synth/design_1_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized135 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized135 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized135 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized135 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized135 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized84 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized84 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized84 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized84 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized84 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized6 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized5 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized133 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized133 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized133 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized133 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized133 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design cnn_fcmp_32ns_32neOg has unconnected port reset
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1044.668 ; gain = 390.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.969 ; gain = 391.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.969 ; gain = 391.477
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2050 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/chenq/MAG/code/vivado2019/cnn/cnn.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chenq/MAG/code/vivado2019/cnn/cnn.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1151.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  FDE => FDRE: 14 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1163.340 ; gain = 11.973
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1163.340 ; gain = 508.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1163.340 ; gain = 508.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/chenq/MAG/code/vivado2019/cnn/cnn.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1163.340 ; gain = 508.848
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_754_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2.v:412]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln31_1_reg_619_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1.v:375]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln31_reg_614_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_1.v:376]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln12_2_reg_520_reg[5:0]' into 'zext_ln12_reg_515_reg[5:0]' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_1.v:312]
INFO: [Synth 8-4471] merging register 'shl_ln2_reg_551_reg[0:0]' into 'shl_ln_reg_538_reg[0:0]' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_1.v:494]
INFO: [Synth 8-4471] merging register 'mul_ln32_reg_574_reg[0:0]' into 'shl_ln_reg_538_reg[0:0]' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_1.v:428]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln12_1_reg_513_reg[6:0]' into 'zext_ln12_reg_508_reg[6:0]' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_2.v:304]
INFO: [Synth 8-4471] merging register 'shl_ln1_reg_544_reg[0:0]' into 'shl_ln_reg_526_reg[0:0]' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_2.v:486]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln32_reg_567_reg' and it is trimmed from '8' to '7' bits. [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_2.v:258]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln39_reg_531_reg' and it is trimmed from '6' to '5' bits. [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/max_pool_2.v:232]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_18_cast_reg_289_reg' and it is trimmed from '6' to '5' bits. [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/flat.v:165]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln24_reg_326_reg' and it is trimmed from '11' to '10' bits. [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn.v:584]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln24_reg_308_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn.v:598]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1163.340 ; gain = 508.848
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized9) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized20) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized20) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32ndEe:/cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fmul_32ns_32ndEe:/cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32ndEe:/cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fmul_32ns_32ndEe:/cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/ce_r_reg' into 'grp_soft_max_fu_129/cnn_fadd_32ns_32ncud_U26/ce_r_reg' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fdiv_32ns_32ng8j.v:50]
INFO: [Synth 8-4471] merging register 'grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/din0_buf1_reg[31:0]' into 'grp_soft_max_fu_129/cnn_fadd_32ns_32ncud_U26/din1_buf1_reg[31:0]' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fdiv_32ns_32ng8j.v:52]
INFO: [Synth 8-4471] merging register 'grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/din1_buf1_reg[31:0]' into 'grp_soft_max_fu_129/cnn_fadd_32ns_32ncud_U26/din0_buf1_reg[31:0]' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fdiv_32ns_32ng8j.v:54]
INFO: [Synth 8-4471] merging register 'grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/ce_r_reg' into 'grp_soft_max_fu_129/cnn_fadd_32ns_32ncud_U26/ce_r_reg' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fexp_32ns_32nhbi.v:45]
INFO: [Synth 8-4471] merging register 'cnn_fadd_32ns_32ncud_U32/ce_r_reg' into 'grp_soft_max_fu_129/cnn_fadd_32ns_32ncud_U26/ce_r_reg' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fadd_32ns_32ncud.v:50]
INFO: [Synth 8-4471] merging register 'cnn_fmul_32ns_32ndEe_U33/ce_r_reg' into 'grp_soft_max_fu_129/cnn_fadd_32ns_32ncud_U26/ce_r_reg' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fmul_32ns_32ndEe.v:50]
INFO: [Synth 8-4471] merging register 'cnn_fmul_32ns_32ndEe_U15/ce_r_reg' into 'cnn_fadd_32ns_32ncud_U14/ce_r_reg' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fmul_32ns_32ndEe.v:50]
INFO: [Synth 8-4471] merging register 'cnn_fcmp_32ns_32neOg_U16/ce_r_reg' into 'cnn_fadd_32ns_32ncud_U14/ce_r_reg' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fcmp_32ns_32neOg.v:99]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln31_reg_731_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/conv_2.v:421]
INFO: [Synth 8-4471] merging register 'cnn_fmul_32ns_32ndEe_U2/ce_r_reg' into 'cnn_fadd_32ns_32ncud_U1/ce_r_reg' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fmul_32ns_32ndEe.v:50]
INFO: [Synth 8-4471] merging register 'cnn_fcmp_32ns_32neOg_U3/ce_r_reg' into 'cnn_fadd_32ns_32ncud_U1/ce_r_reg' [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/cnn_fcmp_32ns_32neOg.v:99]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln14_reg_271_reg' and it is trimmed from '6' to '5' bits. [c:/Users/chenq/MAG/code/vivado2019/cnn/cnn.srcs/sources_1/bd/design_1/ipshared/30d4/hdl/verilog/flat.v:157]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\sub_ln24_reg_308_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\sub_ln24_reg_308_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/zext_ln39_12_reg_596_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/zext_ln39_12_reg_596_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/zext_ln39_12_reg_596_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/sub_ln31_1_reg_619_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/sub_ln31_1_reg_619_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_182/conv_1_weights_0_loa_reg_656_reg[27]' (FDE) to 'inst/grp_conv_1_fu_182/conv_1_weights_0_loa_reg_656_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_182/conv_1_weights_0_loa_reg_656_reg[28]' (FDE) to 'inst/grp_conv_1_fu_182/conv_1_weights_0_loa_reg_656_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_182/cnn_fmul_32ns_32ndEe_U2/din0_buf1_reg[27]' (FD) to 'inst/grp_conv_1_fu_182/cnn_fmul_32ns_32ndEe_U2/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_182/cnn_fmul_32ns_32ndEe_U2/din0_buf1_reg[28]' (FD) to 'inst/grp_conv_1_fu_182/cnn_fmul_32ns_32ndEe_U2/din0_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/conv_1_bias_U/conv_1_conv_1_bias_rom_U/q0_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_conv_1_fu_182/conv_1_bias_U/conv_1_conv_1_bias_rom_U/q0_reg[27] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_182/conv_1_bias_load_reg_601_reg[28]' (FDE) to 'inst/grp_conv_1_fu_182/conv_1_bias_load_reg_601_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_182/conv_1_bias_load_reg_601_reg[29]' (FDE) to 'inst/grp_conv_1_fu_182/conv_1_bias_load_reg_601_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/zext_ln15_reg_573_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/zext_ln15_reg_573_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/zext_ln15_reg_573_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/zext_ln15_reg_573_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_1_fu_182/zext_ln15_reg_573_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_reg_515_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_reg_515_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_reg_515_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_reg_515_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_reg_515_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_reg_515_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_reg_515_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_reg_515_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_reg_515_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/shl_ln_reg_538_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/cnn_fcmp_32ns_32neOg_U11/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_max_pool_1_fu_192/cnn_fcmp_32ns_32neOg_U11/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/cnn_fcmp_32ns_32neOg_U11/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/cnn_fcmp_32ns_32neOg_U11/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/cnn_fcmp_32ns_32neOg_U11/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_max_pool_1_fu_192/cnn_fcmp_32ns_32neOg_U11/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_2_reg_520_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_2_reg_520_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_2_reg_520_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_2_reg_520_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_2_reg_520_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_2_reg_520_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_max_pool_1_fu_192/zext_ln12_2_reg_520_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/zext_ln39_9_reg_713_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/zext_ln39_9_reg_713_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/zext_ln39_9_reg_713_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/zext_ln39_9_reg_713_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/zext_ln39_9_reg_713_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/zext_ln39_9_reg_713_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/zext_ln39_9_reg_713_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/tmp_10_reg_754_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/tmp_10_reg_754_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/tmp_10_reg_754_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/tmp_10_reg_754_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/tmp_10_reg_754_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/zext_ln39_9_reg_713_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/zext_ln33_reg_759_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/zext_ln33_reg_759_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/zext_ln33_reg_759_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/zext_ln33_reg_759_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/zext_ln33_reg_759_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_172/conv_2_weights_load_reg_796_reg[28]' (FDE) to 'inst/grp_conv_2_fu_172/conv_2_weights_load_reg_796_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_172/cnn_fmul_32ns_32ndEe_U15/din0_buf1_reg[28]' (FD) to 'inst/grp_conv_2_fu_172/cnn_fmul_32ns_32ndEe_U15/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_172/conv_2_bias_load_reg_718_reg[28]' (FDE) to 'inst/grp_conv_2_fu_172/conv_2_bias_load_reg_718_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_172/conv_2_bias_load_reg_718_reg[29]' (FDE) to 'inst/grp_conv_2_fu_172/conv_2_bias_load_reg_718_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/cnn_fcmp_32ns_32neOg_U16/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/cnn_fcmp_32ns_32neOg_U16/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/cnn_fcmp_32ns_32neOg_U16/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/cnn_fcmp_32ns_32neOg_U16/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/cnn_fcmp_32ns_32neOg_U16/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/cnn_fcmp_32ns_32neOg_U16/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_conv_2_fu_172/cnn_fcmp_32ns_32neOg_U16/din1_buf1_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pool_2_fu_198/shl_ln_reg_526_reg[1]' (FDE) to 'inst/grp_max_pool_2_fu_198/add_ln39_reg_531_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pool_2_fu_198/shl_ln_reg_526_reg[2]' (FDE) to 'inst/grp_max_pool_2_fu_198/add_ln39_reg_531_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/zext_ln43_reg_269_reg[0]' (FDE) to 'inst/grp_dense_fu_162/dense_array_addr_reg_274_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/zext_ln43_reg_269_reg[1]' (FDE) to 'inst/grp_dense_fu_162/dense_array_addr_reg_274_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/zext_ln43_reg_269_reg[2]' (FDE) to 'inst/grp_dense_fu_162/dense_array_addr_reg_274_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/zext_ln43_reg_269_reg[3]' (FDE) to 'inst/grp_dense_fu_162/dense_array_addr_reg_274_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/dense_weights_load_reg_306_reg[28]' (FDE) to 'inst/grp_dense_fu_162/dense_weights_load_reg_306_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/cnn_fmul_32ns_32ndEe_U33/din0_buf1_reg[28]' (FD) to 'inst/grp_dense_fu_162/cnn_fmul_32ns_32ndEe_U33/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]' (FDE) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Fr_less_than_one_at_res_exp/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[4]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[5]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[6]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/cnn_CRTL_BUS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fadd_32ns_32ncud_U26/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fadd_32ns_32ncud_U26/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
WARNING: [Synth 8-3332] Sequential element (cnn_CRTL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module cnn.
WARNING: [Synth 8-3332] Sequential element (cnn_CRTL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module cnn.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:03:23 . Memory (MB): peak = 1163.340 ; gain = 508.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_15/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_17/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_17/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_17/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_17/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_17/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_17/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_17/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_17/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_18/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_18/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/grp_dense_fu_162/dense_weights_U/dense_dense_weights_rom_U/q0_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_82/grp_conv_2_fu_172/conv_2_bias_U/conv_2_conv_2_bias_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_82/grp_conv_2_fu_172/conv_2_bias_U/conv_2_conv_2_bias_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_96/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_138/grp_conv_1_fu_182/conv_1_weights_0_U/conv_1_conv_1_weibkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_138/grp_conv_1_fu_182/conv_1_weights_0_U/conv_1_conv_1_weibkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:03:32 . Memory (MB): peak = 1239.480 ; gain = 584.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:03:34 . Memory (MB): peak = 1283.340 ; gain = 628.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:36 ; elapsed = 00:03:38 . Memory (MB): peak = 1322.973 ; gain = 668.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \grp_conv_2_fu_172/zext_ln39_9_reg_713 [0] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_conv_2_fu_172/zext_ln39_9_reg_713 [1] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_conv_2_fu_172/zext_ln39_9_reg_713 [2] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_conv_2_fu_172/zext_ln39_9_reg_713 [3] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_conv_2_fu_172/zext_ln39_9_reg_713 [4] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_2_out_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net max_pool_1_out_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_conv_2_fu_172_input_r_ce0 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_we0 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[0] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[1] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[2] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[3] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[4] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[5] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[6] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[7] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[8] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[9] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[10] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[11] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[12] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[13] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_address0[14] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net conv_1_out_ce0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:37 ; elapsed = 00:03:40 . Memory (MB): peak = 1340.895 ; gain = 686.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:03:40 . Memory (MB): peak = 1340.895 ; gain = 686.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:03:41 . Memory (MB): peak = 1340.895 ; gain = 686.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:03:41 . Memory (MB): peak = 1340.895 ; gain = 686.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:03:41 . Memory (MB): peak = 1341.938 ; gain = 687.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:38 ; elapsed = 00:03:42 . Memory (MB): peak = 1341.938 ; gain = 687.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |    64|
|2     |DSP48E1     |     4|
|3     |DSP48E1_1   |     4|
|4     |DSP48E1_2   |     6|
|5     |DSP48E1_3   |     2|
|6     |DSP48E1_4   |     1|
|7     |DSP48E1_5   |     1|
|8     |DSP48E1_6   |     3|
|9     |DSP48E1_7   |     3|
|10    |LUT1        |    56|
|11    |LUT2        |   472|
|12    |LUT3        |  1448|
|13    |LUT4        |   704|
|14    |LUT5        |   511|
|15    |LUT6        |   976|
|16    |MUXCY       |  1149|
|17    |MUXF7       |   193|
|18    |MUXF8       |     2|
|19    |RAM16X1S    |    32|
|20    |RAMB18E1_3  |     1|
|21    |RAMB18E1_4  |     1|
|22    |RAMB18E1_5  |     1|
|23    |RAMB36E1_2  |    32|
|24    |RAMB36E1_3  |     8|
|25    |RAMB36E1_4  |     2|
|26    |RAMB36E1_51 |     1|
|27    |RAMB36E1_52 |     1|
|28    |RAMB36E1_53 |     1|
|29    |RAMB36E1_54 |     1|
|30    |RAMB36E1_55 |     1|
|31    |RAMB36E1_56 |     1|
|32    |RAMB36E1_57 |     1|
|33    |RAMB36E1_58 |     8|
|34    |RAMB36E1_59 |     1|
|35    |RAMB36E1_60 |     1|
|36    |RAMB36E1_61 |     2|
|37    |RAMB36E1_62 |     1|
|38    |RAMB36E1_63 |     1|
|39    |RAMB36E1_64 |     1|
|40    |RAMB36E1_65 |     1|
|41    |RAMB36E1_66 |     1|
|42    |RAMB36E1_67 |     1|
|43    |RAMB36E1_68 |     1|
|44    |RAMB36E1_69 |     1|
|45    |RAMB36E1_70 |     1|
|46    |RAMB36E1_71 |     1|
|47    |RAMB36E1_72 |     1|
|48    |RAMB36E1_73 |     1|
|49    |RAMB36E1_74 |     1|
|50    |RAMB36E1_75 |     1|
|51    |RAMB36E1_76 |     1|
|52    |RAMB36E1_77 |     1|
|53    |RAMB36E1_78 |     1|
|54    |RAMB36E1_79 |     1|
|55    |RAMB36E1_80 |     1|
|56    |RAMB36E1_81 |     1|
|57    |RAMB36E1_82 |     1|
|58    |RAMB36E1_83 |     1|
|59    |RAMB36E1_84 |     1|
|60    |RAMB36E1_85 |     1|
|61    |RAMB36E1_86 |     1|
|62    |RAMB36E1_87 |     1|
|63    |RAMB36E1_88 |     1|
|64    |RAMB36E1_89 |     1|
|65    |RAMB36E1_90 |     1|
|66    |RAMB36E1_91 |     1|
|67    |RAMB36E1_92 |     1|
|68    |RAMB36E1_93 |     1|
|69    |RAMB36E1_94 |     1|
|70    |RAMB36E1_95 |     1|
|71    |RAMB36E1_96 |     1|
|72    |RAMB36E1_97 |     1|
|73    |RAMB36E1_98 |     1|
|74    |RAMB36E1_99 |     1|
|75    |SRL16E      |    53|
|76    |XORCY       |   782|
|77    |FDE         |    14|
|78    |FDRE        |  3697|
|79    |FDSE        |    15|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:03:42 . Memory (MB): peak = 1341.938 ; gain = 687.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 823 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:17 ; elapsed = 00:03:36 . Memory (MB): peak = 1341.938 ; gain = 570.074
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:03:42 . Memory (MB): peak = 1341.938 ; gain = 687.445
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2362 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1361.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 375 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 329 instances
  FDE => FDRE: 14 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
486 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:45 ; elapsed = 00:03:52 . Memory (MB): peak = 1361.758 ; gain = 975.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1361.758 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/vivado2019/cnn/cnn.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cnn_0_0, cache-ID = 46ce9bb57eba7bbb
INFO: [Coretcl 2-1174] Renamed 697 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1361.758 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/vivado2019/cnn/cnn.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cnn_0_0_utilization_synth.rpt -pb design_1_cnn_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 21 12:49:48 2023...
