"use strict";(self.webpackChunk=self.webpackChunk||[]).push([[92916],{603905:(e,t,r)=>{r.d(t,{Zo:()=>m,kt:()=>f});var i=r(667294);function a(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function o(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);t&&(i=i.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),r.push.apply(r,i)}return r}function n(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?o(Object(r),!0).forEach((function(t){a(e,t,r[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):o(Object(r)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))}))}return e}function s(e,t){if(null==e)return{};var r,i,a=function(e,t){if(null==e)return{};var r,i,a={},o=Object.keys(e);for(i=0;i<o.length;i++)r=o[i],t.indexOf(r)>=0||(a[r]=e[r]);return a}(e,t);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);for(i=0;i<o.length;i++)r=o[i],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(a[r]=e[r])}return a}var c=i.createContext({}),p=function(e){var t=i.useContext(c),r=t;return e&&(r="function"==typeof e?e(t):n(n({},t),e)),r},m=function(e){var t=p(e.components);return i.createElement(c.Provider,{value:t},e.children)},h="mdxType",d={inlineCode:"code",wrapper:function(e){var t=e.children;return i.createElement(i.Fragment,{},t)}},l=i.forwardRef((function(e,t){var r=e.components,a=e.mdxType,o=e.originalType,c=e.parentName,m=s(e,["components","mdxType","originalType","parentName"]),h=p(r),l=a,f=h["".concat(c,".").concat(l)]||h[l]||d[l]||o;return r?i.createElement(f,n(n({ref:t},m),{},{components:r})):i.createElement(f,n({ref:t},m))}));function f(e,t){var r=arguments,a=t&&t.mdxType;if("string"==typeof e||a){var o=r.length,n=new Array(o);n[0]=l;var s={};for(var c in t)hasOwnProperty.call(t,c)&&(s[c]=t[c]);s.originalType=e,s[h]="string"==typeof e?e:a,n[1]=s;for(var p=2;p<o;p++)n[p]=r[p];return i.createElement.apply(null,n)}return i.createElement.apply(null,r)}l.displayName="MDXCreateElement"},794318:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>c,contentTitle:()=>n,default:()=>d,frontMatter:()=>o,metadata:()=>s,toc:()=>p});var i=r(487462),a=(r(667294),r(603905));const o={},n="DRAM",s={unversionedId:"computer-science/operating-system/dram",id:"computer-science/operating-system/dram",title:"DRAM",description:"Dynamic random-access memory(DRAM) is a type of random accesssemiconductor memory that stores each bit of data in a memory cell) consisting of a tiny capacitor and a transistor, both typically based on metal-oxide-semiconductor(MOS) technology. The capacitor can either be charged or discharged; these two states are taken to represent the two values of a bit, conventionally called 0 and 1. The electric charge on the capacitors slowly leaks off, so without intervention the data on the chip would soon be lost. To prevent this, DRAM requires an external memory refresh circuit which periodically rewrites the data in the capacitors, restoring them to their original charge. This refresh process is the defining characteristic of dynamic random-access memory, in contrast to static random-access memory(SRAM) which does not require data to be refreshed. Unlike flash memory, DRAM is volatile memory(vs.non-volatile memory), since it loses its data quickly when power is removed. However, DRAM does exhibit limited data remanence.",source:"@site/docs/computer-science/operating-system/dram.md",sourceDirName:"computer-science/operating-system",slug:"/computer-science/operating-system/dram",permalink:"/computer-science/operating-system/dram",draft:!1,editUrl:"https://github.com/deepaksood619/deepaksood619.github.io/tree/main/docs/computer-science/operating-system/dram.md",tags:[],version:"current",lastUpdatedAt:1677955187,formattedLastUpdatedAt:"Mar 4, 2023",frontMatter:{},sidebar:"tutorialSidebar",previous:{title:"Disk IO",permalink:"/computer-science/operating-system/disk-io"},next:{title:"Intro",permalink:"/computer-science/operating-system/intro"}},c={},p=[],m={toc:p},h="wrapper";function d(e){let{components:t,...o}=e;return(0,a.kt)(h,(0,i.Z)({},m,o,{components:t,mdxType:"MDXLayout"}),(0,a.kt)("h1",{id:"dram"},"DRAM"),(0,a.kt)("p",null,"Dynamic random-access memory(DRAM) is a type of ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Random-access_memory"},"random access"),(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Semiconductor_memory"},"semiconductor memory")," that stores each ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Bit"},"bit")," of data in a ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Memory_cell_(computing)"},"memory cell")," consisting of a tiny ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Capacitor"},"capacitor")," and a ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Transistor"},"transistor"),", both typically based on ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Metal-oxide-semiconductor"},"metal-oxide-semiconductor"),"(MOS) technology. The capacitor can either be charged or discharged; these two states are taken to represent the two values of a bit, conventionally called 0 and 1. The ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Electric_charge"},"electric charge")," on the capacitors slowly leaks off, so without intervention the data on the chip would soon be lost. To prevent this, DRAM requires an external ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Memory_refresh"},"memory refresh")," circuit which periodically rewrites the data in the capacitors, restoring them to their original charge. This refresh process is the defining characteristic of dynamic random-access memory, in contrast to ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Static_random-access_memory"},"static random-access memory"),"(SRAM) which does not require data to be refreshed. Unlike ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Flash_memory"},"flash memory"),", DRAM is ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Volatile_memory"},"volatile memory"),"(vs.",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Non-volatile_memory"},"non-volatile memory"),"), since it loses its data quickly when power is removed. However, DRAM does exhibit limited ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Data_remanence"},"data remanence"),".\nDRAM typically takes the form of an ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Integrated_circuit"},"integrated circuit")," chip, which can consist of dozens to billions of DRAM memory cells. DRAM chips are widely used in ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Digital_electronics"},"digital electronics")," where low-cost and high-capacity ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Computer_memory"},"computer memory")," is required. One of the largest applications for DRAM is the ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Main_memory"},"main memory"),'(colloquially called the "RAM") in modern ',(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Computer"},"computers")," and ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Graphics_card"},"graphics cards"),'(where the "main memory" is called thegraphics memory). It is also used in many portable devices and ',(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Video_game"},"video game")," consoles. In contrast, SRAM, which is faster and more expensive than DRAM, is typically used where speed is of greater concern than cost and size, such as the ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/CPU_cache"},"cache memories")," in ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Central_processing_unit"},"processors"),".\nDue to its need of a system to perform refreshing, DRAM has more complicated circuitry and timing requirements than SRAM, but it is much more widely used. The advantage of DRAM is the structural simplicity of its ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Memory_cell_(computing)"},"memory cells"),": only one ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Transistor"},"transistor")," and a capacitor are required per bit, compared to four or six transistors in SRAM. This allows DRAM to reach very high ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Computer_storage_density"},"densities"),", making DRAM much cheaper per bit. The transistors and capacitors used are extremely small; billions can fit on a single memory chip. Due to the dynamic nature of its ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Memory_cell_(computing)"},"memory cells"),", DRAM consumes relatively large amounts of power, with different ways for managing the power consumption.\nDRAM had a 47% increase in the price-per-bit in 2017, the largest jump in 30 years since the 45% percent jump in 1988, while in recent years the price has been going down.\n",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Dynamic_random-access_memory"},"https://en.wikipedia.org/wiki/Dynamic_random-access_memory"),"\nIn ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Dynamic_RAM"},"dynamic RAM"),"(DRAM), each ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Bit"},"bit")," of stored data occupies a separate memory cell that is electrically implemented with one ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Capacitor"},"capacitor")," and one ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Transistor"},"transistor"),'. The charge state of a capacitor (charged or discharged) is what determines whether a DRAM cell stores "1" or "0" as a ',(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Binary_value"},"binary value"),". Huge numbers of DRAM memory cells are packed into ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Integrated_circuit"},"integrated circuits"),", together with some additional logic that organises the cells for the purposes of reading, writing, and ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Memory_refresh"},"refreshing")," the data.\nMemory cells (blue squares in the illustration) are further organised into ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Matrix_(mathematics)"},"matrices")," and addressed through rows and columns. A memory address applied to a matrix is broken into the row address and column address, which are processed by the row and column ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Address_decoder"},"address decoders"),"(in the illustration, vertical and horizontal green rectangles, respectively). After a row address selects the row for a read operation (the selection is also known as ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Row_activation"},"row activation"),"), bits from all cells in the row are transferred into the ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Sense_amplifier"},"sense amplifiers")," that form the row buffer (red squares in the illustration), from which the exact bit is selected using the column address. Consequently, read operations are of a destructive nature because the design of DRAM requires memory cells to be rewritten after their values have been read by transferring the cell charges into the row buffer. Write operations decode the addresses in a similar way, but as a result of the design entire rows must be rewritten for the value of a single bit to be changed.\nAs a result of storing data bits using capacitors that have a natural discharge rate, DRAM memory cells lose their state over time and require periodic ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Memory_refresh"},"rewriting")," of all memory cells, which is a process known as refreshing.As another result of the design, DRAM memory is susceptible to random changes in stored data, which are known as ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Soft_error"},"soft memory errors")," and attributed to ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Cosmic_ray#Effect_on_electronics"},"cosmic rays")," and other causes. There are different techniques that counteract soft memory errors and improve the reliability of DRAM, of which ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/ECC_memory"},"error-correcting code (ECC) memory")," and its advanced variants (such as ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Lockstep_memory"},"lockstep memory"),") are most commonly used.\n",(0,a.kt)("img",{alt:"image",src:r(792862).Z,width:"310",height:"310"})),(0,a.kt)("p",null,"A high-level illustration of DRAM organization, which includes ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Memory_cell_(computing)"},"memory cells"),"(blue squares), ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Address_decoder"},"address decoders"),"(green rectangles), and ",(0,a.kt)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Sense_amplifier"},"sense amplifiers"),"(red squares)"))}d.isMDXComponent=!0},792862:(e,t,r)=>{r.d(t,{Z:()=>i});const i=r.p+"assets/images/DRAM-image1-63f834dfd0668dc53bad139fb4b67c68.jpg"}}]);