// Seed: 139005733
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output tri0 id_2,
    output tri0 id_3,
    input uwire id_4,
    output wire id_5
);
  assign id_5 = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1,
    input  wire  id_2,
    input  tri0  id_3,
    output uwire id_4,
    output tri   id_5
);
  wire id_7, id_8 = id_8;
  assign id_7 = id_8;
  wire id_9;
  assign id_1 = 1;
  module_0(
      id_3, id_3, id_1, id_0, id_3, id_5
  );
  if (1) assign id_7 = id_9;
endmodule
