;redcode
;assert 1
	SPL 0, <-404
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-420
	SUB 38, 3
	ADD @120, 6
	JMZ 270, 60
	JMZ 270, 60
	ADD 200, 60
	MOV 0, <-20
	CMP @0, 2
	ADD #72, @200
	SUB #732, 159
	SUB -13, <15
	SUB @120, 6
	SUB @120, 6
	ADD 100, 0
	SUB @127, 106
	SUB @127, 106
	JMP 208, <80
	ADD @0, @2
	SLT 213, 0
	SUB 38, 3
	JMP 208, <80
	JMZ 980, 60
	CMP @0, 2
	ADD -13, <15
	MOV 0, <-20
	ADD -0, 0
	ADD @0, 904
	ADD @0, 904
	JMZ 130, 9
	SPL 0, <-404
	MOV 0, <-20
	MOV 0, <-20
	JMZ 130, 9
	SPL 0, <-404
	SPL 0, <-404
	SUB @120, 6
	SUB @120, 6
	SPL 0, <-404
	SPL 0, <-404
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-404
	MOV -1, <-20
	SPL 0, <-404
	CMP -7, <-420
