/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sat May 13 00:15:33 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_multicore_h__
#define __mktop_multicore_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_multicore module */
class MOD_mktop_multicore : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_is_downgrade;
  MOD_Reg<tUInt8> INST_cache1_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheD_working;
  MOD_Reg<tUWide> INST_cache1_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_is_downgrade;
  MOD_Reg<tUInt8> INST_cache1_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheI_working;
  MOD_Reg<tUWide> INST_cache1_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache1_order_req;
  MOD_Fifo<tUInt32> INST_cache1_respD;
  MOD_Fifo<tUInt32> INST_cache1_respI;
  MOD_Fifo<tUWide> INST_cache1_upreqs;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_is_downgrade;
  MOD_Reg<tUInt8> INST_cache2_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheD_working;
  MOD_Reg<tUWide> INST_cache2_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_is_downgrade;
  MOD_Reg<tUInt8> INST_cache2_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheI_working;
  MOD_Reg<tUWide> INST_cache2_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache2_order_req;
  MOD_Fifo<tUInt32> INST_cache2_respD;
  MOD_Fifo<tUInt32> INST_cache2_respI;
  MOD_Fifo<tUWide> INST_cache2_upreqs;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq1;
  MOD_Reg<tUWide> INST_dreq2;
  MOD_Reg<tUWide> INST_ireq1;
  MOD_Reg<tUWide> INST_ireq2;
  MOD_Fifo<tUWide> INST_mmioreq1;
  MOD_Fifo<tUWide> INST_mmioreq2;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_ppp_cacheL2_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_writeWithResp;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_hitQ;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_lockL1;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memReqQ;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memRespQ;
  MOD_Reg<tUWide> INST_ppp_cacheL2_missReq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_mshr;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_start_fill;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_stb;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working_line;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_working_v;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ppp_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_9_rv;
  MOD_Fifo<tUInt8> INST_ppp_order_req;
  MOD_mkpipelined INST_rv_core1;
  MOD_mkpipelined INST_rv_core2;
 
 /* Constructor */
 public:
  MOD_mktop_multicore(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache1_order_req_first____d2674;
  tUInt8 DEF_ppp_order_req_first____d2663;
  tUInt8 DEF_cache2_order_req_first____d2665;
  tUInt8 DEF_ppp_cacheL2_stb_first__281_BITS_537_TO_512_282_ETC___d2284;
  tUInt8 DEF_NOT_IF_ppp_cacheL2_bram_serverAdapter_outData__ETC___d2301;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty____d2277;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_notEmpty__277___d2278;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty__277_AND_ppp_cacheL2__ETC___d2285;
  tUInt8 DEF_x__h128748;
  tUInt8 DEF_NOT_cache2_cacheI_working_756_BITS_67_TO_49_77_ETC___d1778;
  tUInt8 DEF_NOT_cache2_cacheD_working_213_BITS_67_TO_49_23_ETC___d1235;
  tUInt8 DEF_NOT_cache1_cacheI_working_45_BITS_67_TO_49_64__ETC___d667;
  tUInt8 DEF_NOT_cache1_cacheD_working_02_BITS_67_TO_49_21__ETC___d124;
  tUWide DEF_ppp_cacheL2_working___d2274;
  tUWide DEF_cache2_upreqs_first____d2649;
  tUWide DEF_cache2_cacheD_memReqQ_first____d2206;
  tUWide DEF_cache1_upreqs_first____d2622;
  tUWide DEF_cache1_cacheD_memReqQ_first____d1095;
  tUWide DEF_ppp_cacheL2_stb_first____d2281;
  tUWide DEF_ppp_cacheL2_working_line___d2334;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_enqw_wget____d2230;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_first____d2288;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port0__read____d2598;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port1__read____d2580;
  tUWide DEF_cache2_cacheI_working___d1756;
  tUWide DEF_cache2_cacheD_working___d1213;
  tUWide DEF_cache1_cacheI_working___d645;
  tUWide DEF_cache1_cacheD_working___d102;
  tUWide DEF_cache2_cacheI_stb_first____d1951;
  tUWide DEF_cache2_cacheD_stb_first____d1408;
  tUWide DEF_cache1_cacheI_stb_first____d840;
  tUWide DEF_cache1_cacheD_stb_first____d297;
  tUInt32 DEF_cache2_cacheI_working_line___d1953;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_enqw_ETC___d1662;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d1759;
  tUInt32 DEF_cache2_cacheD_working_line___d1410;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_enqw_ETC___d1119;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d1216;
  tUInt32 DEF_cache1_cacheI_working_line___d842;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_enqw_ETC___d551;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d648;
  tUInt32 DEF_cache1_cacheD_working_line___d299;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_enqw_ETC___d7;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d105;
  tUInt8 DEF_b__h130610;
  tUInt8 DEF_b__h127133;
  tUInt8 DEF_b__h100424;
  tUInt8 DEF_b__h95238;
  tUInt8 DEF_b__h69241;
  tUInt8 DEF_b__h64055;
  tUInt8 DEF_b__h37365;
  tUInt8 DEF_b__h32179;
  tUInt8 DEF_b__h6172;
  tUInt8 DEF_b__h974;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1___d2409;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1___d2256;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1___d1736;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1___d1688;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1___d1193;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1___d1145;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1___d625;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1___d577;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1___d82;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1___d34;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_3_whas____d2388;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_2_whas____d2386;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_1_whas____d2385;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_outData_ff_i_no_ETC___d2379;
  tUInt8 DEF_ppp_cacheL2_memRespQ_notEmpty____d2359;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_3_whas____d2235;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_2_whas____d2233;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_1_whas____d2232;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_no_ETC___d2227;
  tUInt8 DEF_cache2_cacheI_memRespQ_notEmpty____d2010;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_3_whas____d1715;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_2_whas____d1713;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_1_whas____d1712;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d1707;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_3_whas____d1667;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_2_whas____d1665;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_1_whas____d1664;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d1659;
  tUInt8 DEF_cache2_cacheD_memRespQ_notEmpty____d1467;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_3_whas____d1172;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_2_whas____d1170;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_1_whas____d1169;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d1164;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_3_whas____d1124;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_2_whas____d1122;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_1_whas____d1121;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d1116;
  tUInt8 DEF_cache1_cacheI_memRespQ_notEmpty____d899;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_3_whas____d604;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_2_whas____d602;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_1_whas____d601;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d596;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_3_whas____d556;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_2_whas____d554;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_1_whas____d553;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d548;
  tUInt8 DEF_cache1_cacheD_memRespQ_notEmpty____d356;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_3_whas____d61;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_2_whas____d59;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_1_whas____d58;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d53;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_3_whas____d12;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_2_whas____d10;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_1_whas____d9;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d4;
  tUInt32 DEF__read_memReq_addr__h128705;
  tUInt32 DEF_y__h109958;
  tUInt32 DEF_x__h109979;
  tUInt32 DEF_y__h78775;
  tUInt32 DEF_x__h78796;
  tUInt32 DEF_y__h46899;
  tUInt32 DEF_x__h46920;
  tUInt32 DEF_y__h15712;
  tUInt32 DEF_x__h15733;
  tUInt32 DEF_din_datain_tag__h116546;
  tUInt32 DEF_din_datain_tag__h85363;
  tUInt32 DEF_din_datain_tag__h53487;
  tUInt32 DEF_din_datain_tag__h22302;
  tUInt32 DEF__read_tag__h114420;
  tUInt32 DEF_x_wget_tag__h94796;
  tUInt32 DEF_x_first_tag__h105863;
  tUInt32 DEF__read_tag__h83237;
  tUInt32 DEF_x_wget_tag__h63613;
  tUInt32 DEF_x_first_tag__h74680;
  tUInt32 DEF__read_tag__h51361;
  tUInt32 DEF_x_wget_tag__h31737;
  tUInt32 DEF_x_first_tag__h42804;
  tUInt32 DEF__read_tag__h20176;
  tUInt32 DEF_x_first_tag__h11617;
  tUInt32 DEF_x_wget_tag__h532;
  tUInt32 DEF_y__h128744;
  tUInt32 DEF_x__h128929;
  tUInt32 DEF__read_tag__h128958;
  tUInt32 DEF_x_first_tag__h128584;
  tUInt32 DEF_x_wget_tag__h126665;
  tUInt8 DEF_n__h110786;
  tUInt8 DEF_n__h79603;
  tUInt8 DEF_n__h47727;
  tUInt8 DEF_n__h16540;
  tUInt8 DEF_x__h129201;
  tUInt8 DEF_x_first_valid__h128583;
  tUInt8 DEF_x_wget_valid__h126664;
  tUInt8 DEF_x__h116756;
  tUInt8 DEF_x_wget_valid__h94795;
  tUInt8 DEF_x_first_valid__h105862;
  tUInt8 DEF_x__h85573;
  tUInt8 DEF_x_wget_valid__h63612;
  tUInt8 DEF_x_first_valid__h74679;
  tUInt8 DEF_x__h53697;
  tUInt8 DEF_x_wget_valid__h31736;
  tUInt8 DEF_x_first_valid__h42803;
  tUInt8 DEF_x__h22512;
  tUInt8 DEF_x_first_valid__h11616;
  tUInt8 DEF_x_wget_valid__h531;
  tUInt8 DEF_ppp_cacheL2_working_274_BIT_538___d2275;
  tUInt8 DEF_cache2_upreqs_first__649_BIT_538___d2650;
  tUInt8 DEF_cache1_upreqs_first__622_BIT_538___d2623;
  tUInt8 DEF_cache2_cacheD_memReqQ_first__206_BIT_538___d2207;
  tUInt8 DEF_cache1_cacheD_memReqQ_first__095_BIT_538___d1096;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1_409_BIT_0___d2410;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1_256_BIT_0___d2257;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1_736_BIT_0___d1737;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1_688_BIT_0___d1689;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1_193_BIT_0___d1194;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1_145_BIT_0___d1146;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1_25_BIT_0___d626;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1_77_BIT_0___d578;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1_2_BIT_0___d83;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1_4_BIT_0___d35;
  tUInt32 DEF_x__h109957;
  tUInt32 DEF_x__h78774;
  tUInt32 DEF_x__h46898;
  tUInt32 DEF_x__h15711;
  tUInt32 DEF_x__h128743;
  tUInt8 DEF_x__h109962;
  tUInt8 DEF_x__h78779;
  tUInt8 DEF_x__h46903;
  tUInt8 DEF_x__h15716;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_71_TO_68_757_EQ_0___d1758;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_71_TO_68_214_EQ_0___d1215;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_71_TO_68_46_EQ_0___d647;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_71_TO_68_03_EQ_0___d104;
  tUInt8 DEF_cache2_cacheI_stb_first__951_BITS_67_TO_49_952_ETC___d1955;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_67_TO_49_775_EQ_ETC___d1776;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d1765;
  tUInt8 DEF_cache2_cacheD_stb_first__408_BITS_67_TO_49_409_ETC___d1412;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_67_TO_49_232_EQ_ETC___d1233;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1222;
  tUInt8 DEF_cache1_cacheI_stb_first__40_BITS_67_TO_49_41_E_ETC___d844;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_67_TO_49_64_EQ_I_ETC___d665;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d654;
  tUInt8 DEF_cache1_cacheD_stb_first__97_BITS_67_TO_49_98_E_ETC___d301;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_67_TO_49_21_EQ_I_ETC___d122;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d111;
  tUInt8 DEF_ppp_cacheL2_stb_first__281_BITS_537_TO_520_333_ETC___d2336;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2294;
  tUInt8 DEF_ppp_cacheL2_working_line_334_BITS_531_TO_530_3_ETC___d2348;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2300;
  tUInt8 DEF_cache2_cacheI_working_line_953_BITS_20_TO_19_9_ETC___d1997;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d1771;
  tUInt8 DEF_cache2_cacheD_working_line_410_BITS_20_TO_19_4_ETC___d1454;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1228;
  tUInt8 DEF_cache1_cacheI_working_line_42_BITS_20_TO_19_85_ETC___d886;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d660;
  tUInt8 DEF_cache1_cacheD_working_line_99_BITS_20_TO_19_42_ETC___d343;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d117;
  tUInt8 DEF_NOT_cache1_order_req_first__674___d2677;
  tUInt8 DEF_NOT_cache2_order_req_first__665___d2668;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_first__281_BITS_537_TO_520_ETC___d2337;
  tUInt8 DEF_NOT_cache2_cacheI_stb_first__951_BITS_67_TO_49_ETC___d1956;
  tUInt8 DEF_NOT_IF_cache2_cacheI_bram1_serverAdapter_outDa_ETC___d1772;
  tUInt8 DEF_NOT_cache2_cacheD_stb_first__408_BITS_67_TO_49_ETC___d1413;
  tUInt8 DEF_NOT_IF_cache2_cacheD_bram1_serverAdapter_outDa_ETC___d1229;
  tUInt8 DEF_NOT_cache1_cacheI_stb_first__40_BITS_67_TO_49__ETC___d845;
  tUInt8 DEF_NOT_IF_cache1_cacheI_bram1_serverAdapter_outDa_ETC___d661;
  tUInt8 DEF_NOT_cache1_cacheD_stb_first__97_BITS_67_TO_49__ETC___d302;
  tUInt8 DEF_NOT_IF_cache1_cacheD_bram1_serverAdapter_outDa_ETC___d118;
  tUInt8 DEF_NOT_ppp_cacheL2_working_274_BIT_538_275___d2317;
  tUInt8 DEF_NOT_cache2_cacheI_working_756_BITS_71_TO_68_75_ETC___d1801;
  tUInt8 DEF_NOT_cache2_cacheD_working_213_BITS_71_TO_68_21_ETC___d1258;
  tUInt8 DEF_NOT_cache1_cacheI_working_45_BITS_71_TO_68_46__ETC___d690;
  tUInt8 DEF_NOT_cache1_cacheD_working_02_BITS_71_TO_68_03__ETC___d147;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h109935;
  tUInt8 DEF__read_offset__h78752;
  tUInt8 DEF__read_offset__h46876;
  tUInt8 DEF__read_offset__h15689;
  tUWide DEF_rv_core2_getMMIOReq___d2804;
  tUWide DEF_rv_core2_getDReq___d2784;
  tUWide DEF_rv_core2_getIReq___d2763;
  tUWide DEF_rv_core1_getMMIOReq___d2740;
  tUWide DEF_rv_core1_getDReq___d2720;
  tUWide DEF_rv_core1_getIReq___d2699;
  tUWide DEF_ppp_cacheL2_memReqQ_first____d2592;
  tUWide DEF_cache2_cacheI_memReqQ_first____d2204;
  tUWide DEF_cache1_cacheI_memReqQ_first____d1093;
  tUWide DEF_ppp_cacheL2_bram_memory_read____d2263;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port1__read____d2427;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port1__read____d2436;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port0__read____d2425;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port1__read____d2444;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port0__read____d2434;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port1__read____d2452;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port0__read____d2442;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port1__read____d2460;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port0__read____d2450;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port1__read____d2468;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port0__read____d2458;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port1__read____d2476;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port0__read____d2466;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port1__read____d2484;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port0__read____d2474;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port1__read____d2492;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port0__read____d2482;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port1__read____d2500;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port0__read____d2490;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port1__read____d2508;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port0__read____d2498;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port1__read____d2516;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port0__read____d2506;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port1__read____d2524;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port0__read____d2514;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port1__read____d2532;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port0__read____d2522;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port1__read____d2540;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port0__read____d2530;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port1__read____d2548;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port0__read____d2538;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port1__read____d2556;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port0__read____d2546;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port1__read____d2564;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port0__read____d2554;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port1__read____d2572;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port0__read____d2562;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port0__read____d2570;
  tUWide DEF_x_wget__h130117;
  tUWide DEF_x_first__h130002;
  tUWide DEF_v__h131180;
  tUWide DEF_data__h129359;
  tUWide DEF_v__h147225;
  tUWide DEF_cache2_cacheI_memRespQ_first____d2023;
  tUWide DEF_cache2_cacheI_working_data__h118765;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_enqw_ETC___d1710;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d1795;
  tUWide DEF_cache2_cacheI_bram2_memory_read____d1743;
  tUWide DEF_cache2_cacheD_memRespQ_first____d1480;
  tUWide DEF_cache2_cacheD_working_data__h87582;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_enqw_ETC___d1167;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d1252;
  tUWide DEF_cache2_cacheD_bram2_memory_read____d1200;
  tUWide DEF_cache1_cacheI_memRespQ_first____d912;
  tUWide DEF_cache1_cacheI_working_data__h55706;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_enqw_ETC___d599;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d684;
  tUWide DEF_cache1_cacheI_bram2_memory_read____d632;
  tUWide DEF_cache1_cacheD_memRespQ_first____d369;
  tUWide DEF_cache1_cacheD_working_data__h24523;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_enqw_ETC___d56;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d141;
  tUWide DEF_cache1_cacheD_bram2_memory_read____d89;
  tUWide DEF_cache2_cacheD_upgrades_first____d2642;
  tUWide DEF_cache1_cacheD_upgrades_first____d2613;
  tUWide DEF_mmioreq2_first____d2821;
  tUWide DEF_dreq2___d2797;
  tUWide DEF_ireq2___d2773;
  tUWide DEF_mmioreq1_first____d2757;
  tUWide DEF_dreq1___d2733;
  tUWide DEF_ireq1___d2709;
  tUInt8 DEF_cache2_cacheI_is_downgrade__h110024;
  tUInt8 DEF_cache2_cacheD_is_downgrade__h78841;
  tUInt8 DEF_cache1_cacheI_is_downgrade__h46965;
  tUInt8 DEF_cache1_cacheD_is_downgrade__h15778;
  tUWide DEF_ppp_cacheL2_working_274_BITS_538_TO_0___d2332;
  tUWide DEF_ppp_cacheL2_working_274_BITS_537_TO_0___d2316;
  tUWide DEF_din_datain_data__h129577;
  tUWide DEF_x3__h141361;
  tUWide DEF_x__h128783;
  tUWide DEF_x_data__h129238;
  tUWide DEF_x_first_data__h128585;
  tUWide DEF_x_wget_data__h126666;
  tUWide DEF_x__h141540;
  tUWide DEF_x__h141051;
  tUWide DEF_x__h140793;
  tUWide DEF_x__h140535;
  tUWide DEF_x__h140277;
  tUWide DEF_x__h140019;
  tUWide DEF_x__h139761;
  tUWide DEF_x__h139503;
  tUWide DEF_x__h139245;
  tUWide DEF_x__h138987;
  tUWide DEF_x__h138729;
  tUWide DEF_x__h138471;
  tUWide DEF_x__h138213;
  tUWide DEF_x__h137955;
  tUWide DEF_x__h137697;
  tUWide DEF_x__h137439;
  tUWide DEF_x__h137181;
  tUWide DEF_x__h136923;
  tUWide DEF_x__h136665;
  tUWide DEF_x__h136407;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_511_TO_480___d2039;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_479_TO_448___d2038;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_447_TO_416___d2037;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_415_TO_384___d2036;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_383_TO_352___d2035;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_351_TO_320___d2034;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_319_TO_288___d2033;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_287_TO_256___d2032;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_255_TO_224___d2031;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_223_TO_192___d2030;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_191_TO_160___d2029;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_159_TO_128___d2028;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_127_TO_96___d2027;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_95_TO_64___d2026;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_63_TO_32___d2025;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__023_BITS_31_TO_0___d2024;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_511_TO_480___d1496;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_479_TO_448___d1495;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_447_TO_416___d1494;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_415_TO_384___d1493;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_383_TO_352___d1492;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_351_TO_320___d1491;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_319_TO_288___d1490;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_287_TO_256___d1489;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_255_TO_224___d1488;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_223_TO_192___d1487;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_191_TO_160___d1486;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_159_TO_128___d1485;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_127_TO_96___d1484;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_95_TO_64___d1483;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_63_TO_32___d1482;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__480_BITS_31_TO_0___d1481;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_511_TO_480___d928;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_479_TO_448___d927;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_447_TO_416___d926;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_415_TO_384___d925;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_383_TO_352___d924;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_351_TO_320___d923;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_319_TO_288___d922;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_287_TO_256___d921;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_255_TO_224___d920;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_223_TO_192___d919;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_191_TO_160___d918;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_159_TO_128___d917;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_127_TO_96___d916;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_95_TO_64___d915;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_63_TO_32___d914;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__12_BITS_31_TO_0___d913;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_511_TO_480___d385;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_479_TO_448___d384;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_447_TO_416___d383;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_415_TO_384___d382;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_383_TO_352___d381;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_351_TO_320___d380;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_319_TO_288___d379;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_287_TO_256___d378;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_255_TO_224___d377;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_223_TO_192___d376;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_191_TO_160___d375;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_159_TO_128___d374;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_127_TO_96___d373;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_95_TO_64___d372;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_63_TO_32___d371;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__69_BITS_31_TO_0___d370;
  tUInt32 DEF_x__h120981;
  tUInt32 DEF_x__h89798;
  tUInt32 DEF_x__h57922;
  tUInt32 DEF_x__h26739;
  tUInt8 DEF__read_idx__h128699;
  tUInt8 DEF__read_idx__h109933;
  tUInt8 DEF__read_idx__h78750;
  tUInt8 DEF__read_idx__h46874;
  tUInt8 DEF__read_idx__h15687;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2315;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2314;
  tUWide DEF_v__h141407;
  tUWide DEF_IF_ppp_mainMem_bram_serverAdapter_outData_ff_i_ETC___d2585;
  tUWide DEF_x__h130215;
  tUWide DEF_IF_ppp_cacheL2_stb_notEmpty__277_AND_ppp_cache_ETC___d2327;
  tUWide DEF_x__h128798;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2325;
  tUWide DEF_IF_cache2_cacheI_working_756_BIT_71_046_THEN_I_ETC___d2198;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2154;
  tUWide DEF_IF_cache2_cacheI_working_756_BIT_70_048_THEN_I_ETC___d2197;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2178;
  tUWide DEF_IF_cache2_cacheI_working_756_BIT_69_049_THEN_I_ETC___d2196;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2186;
  tUWide DEF_IF_cache2_cacheI_working_756_BIT_68_050_THEN_I_ETC___d2195;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2194;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_f_ETC___d1797;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_e_ETC___d1796;
  tUWide DEF_IF_cache2_cacheD_working_213_BIT_71_503_THEN_I_ETC___d1655;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1611;
  tUWide DEF_IF_cache2_cacheD_working_213_BIT_70_505_THEN_I_ETC___d1654;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1635;
  tUWide DEF_IF_cache2_cacheD_working_213_BIT_69_506_THEN_I_ETC___d1653;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1643;
  tUWide DEF_IF_cache2_cacheD_working_213_BIT_68_507_THEN_I_ETC___d1652;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1651;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_f_ETC___d1254;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_e_ETC___d1253;
  tUWide DEF_IF_cache1_cacheI_working_45_BIT_71_35_THEN_IF__ETC___d1087;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1043;
  tUWide DEF_IF_cache1_cacheI_working_45_BIT_70_37_THEN_IF__ETC___d1086;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1067;
  tUWide DEF_IF_cache1_cacheI_working_45_BIT_69_38_THEN_IF__ETC___d1085;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1075;
  tUWide DEF_IF_cache1_cacheI_working_45_BIT_68_39_THEN_IF__ETC___d1084;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1083;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_f_ETC___d686;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_e_ETC___d685;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_71_92_THEN_IF__ETC___d544;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d500;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_70_94_THEN_IF__ETC___d543;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d524;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_69_95_THEN_IF__ETC___d542;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d532;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_68_96_THEN_IF__ETC___d541;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d540;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_f_ETC___d143;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_e_ETC___d142;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_0___d1917;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_1___d1915;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_2___d1912;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_3___d1910;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_4___d1907;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_5___d1905;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_6___d1902;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_7___d1900;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_8___d1897;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_9___d1895;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_10___d1892;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_11___d1890;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_12___d1887;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_13___d1885;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_14___d1882;
  tUInt8 DEF_cache2_cacheI_working_756_BITS_3_TO_0_877_EQ_15___d1880;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_0___d1374;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_1___d1372;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_2___d1369;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_3___d1367;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_4___d1364;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_5___d1362;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_6___d1359;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_7___d1357;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_8___d1354;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_9___d1352;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_10___d1349;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_11___d1347;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_12___d1344;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_13___d1342;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_14___d1339;
  tUInt8 DEF_cache2_cacheD_working_213_BITS_3_TO_0_334_EQ_15___d1337;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_0___d806;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_1___d804;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_2___d801;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_3___d799;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_4___d796;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_5___d794;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_6___d791;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_7___d789;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_8___d786;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_9___d784;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_10___d781;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_11___d779;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_12___d776;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_13___d774;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_14___d771;
  tUInt8 DEF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ_15___d769;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_0___d263;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_1___d261;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_2___d258;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_3___d256;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_4___d253;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_5___d251;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_6___d248;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_7___d246;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_8___d243;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_9___d241;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_10___d238;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_11___d236;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_12___d233;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_13___d231;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_15___d226;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ_14___d228;
  tUInt8 DEF__0_CONCAT_DONTCARE___d25;
  tUInt8 DEF_NOT_cache2_cacheI_is_downgrade_803___d1808;
  tUInt8 DEF_NOT_cache2_cacheD_is_downgrade_260___d1265;
  tUInt8 DEF_NOT_cache1_cacheI_is_downgrade_92___d697;
  tUInt8 DEF_NOT_cache1_cacheD_is_downgrade_49___d154;
  tUWide DEF_cache1_upreqs_first__622_BITS_537_TO_512_631_C_ETC___d2632;
  tUWide DEF_cache2_upreqs_first__649_BITS_537_TO_512_657_C_ETC___d2658;
  tUWide DEF__1_CONCAT_ppp_cacheL2_stb_first__281___d2346;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_line_334_BITS_529_ETC___d2356;
  tUWide DEF__1_CONCAT_cache2_cacheI_working_line_953_BITS_1_ETC___d2005;
  tUWide DEF__1_CONCAT_cache2_cacheD_working_line_410_BITS_1_ETC___d1462;
  tUWide DEF__1_CONCAT_cache1_cacheD_working_line_99_BITS_18_ETC___d351;
  tUWide DEF__1_CONCAT_cache1_cacheI_working_line_42_BITS_18_ETC___d894;
  tUWide DEF__0_CONCAT_cache2_cacheI_working_756_BITS_97_TO__ETC___d2009;
  tUWide DEF__0_CONCAT_cache2_cacheD_working_213_BITS_97_TO__ETC___d1466;
  tUWide DEF__0_CONCAT_cache1_cacheD_working_02_BITS_97_TO_7_ETC___d355;
  tUWide DEF__0_CONCAT_cache1_cacheI_working_45_BITS_97_TO_7_ETC___d898;
  tUWide DEF__2_CONCAT_ppp_cacheL2_stb_first__281_BITS_537_T_ETC___d2345;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_274_BITS_564_TO_5_ETC___d2371;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_274_BITS_564_TO_5_ETC___d2375;
  tUWide DEF__1_CONCAT_IF_ppp_mainMem_bram_serverAdapter_out_ETC___d2586;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_0_rv_port0__read__57_ETC___d2577;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_1_rv_port0__read__56_ETC___d2569;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_2_rv_port0__read__55_ETC___d2561;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_3_rv_port0__read__54_ETC___d2553;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_4_rv_port0__read__53_ETC___d2545;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_5_rv_port0__read__53_ETC___d2537;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_6_rv_port0__read__52_ETC___d2529;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_7_rv_port0__read__51_ETC___d2521;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_8_rv_port0__read__50_ETC___d2513;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_9_rv_port0__read__49_ETC___d2505;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_10_rv_port0__read__4_ETC___d2497;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_11_rv_port0__read__4_ETC___d2489;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_12_rv_port0__read__4_ETC___d2481;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_13_rv_port0__read__4_ETC___d2473;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_14_rv_port0__read__4_ETC___d2465;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_15_rv_port0__read__4_ETC___d2457;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_16_rv_port0__read__4_ETC___d2449;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_18_rv_port0__read__4_ETC___d2433;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_17_rv_port0__read__4_ETC___d2441;
  tUWide DEF__0_CONCAT_DONTCARE___d2431;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2193;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2185;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2175;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2143;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1990;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1987;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1945;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1942;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1650;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1642;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1632;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1600;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1447;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1444;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1402;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1399;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1082;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1074;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1064;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1032;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d879;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d876;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d834;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d831;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d539;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d531;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d521;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d489;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d291;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d288;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d336;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d333;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2192;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2184;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2172;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2132;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1984;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1939;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1649;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1641;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1629;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1589;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1441;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1396;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1081;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1073;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1061;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1021;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d873;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d828;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d538;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d530;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d518;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d478;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d285;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d330;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2191;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2183;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2169;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2121;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1981;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1936;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1648;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1640;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1626;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1578;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1438;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1393;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1080;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1072;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1058;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1010;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d870;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d825;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d537;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d529;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d515;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d467;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d282;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d327;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2190;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2182;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2166;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2110;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1978;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1933;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1647;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1639;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1623;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1567;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1435;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1390;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1079;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1071;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1055;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d999;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d867;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d822;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d536;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d528;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d512;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d456;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d279;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d324;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2189;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2181;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2163;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2099;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1975;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1930;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1646;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1638;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1620;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1556;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1432;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1387;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1078;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1070;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1052;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d988;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d864;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d819;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d535;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d527;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d509;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d445;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d276;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d321;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2188;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2180;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2160;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d2088;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1972;
  tUWide DEF_IF_cache2_cacheI_working_756_BITS_3_TO_0_877_E_ETC___d1927;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1645;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1637;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1617;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1545;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1429;
  tUWide DEF_IF_cache2_cacheD_working_213_BITS_3_TO_0_334_E_ETC___d1384;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1077;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1069;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d1049;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d977;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d861;
  tUWide DEF_IF_cache1_cacheI_working_45_BITS_3_TO_0_66_EQ__ETC___d816;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d534;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d526;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d506;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d434;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d273;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_23_EQ__ETC___d318;
  tUWide DEF_rv_core2_getDReq_784_BITS_63_TO_38_789_CONCAT__ETC___d2791;
  tUWide DEF_rv_core2_getIReq_763_BITS_63_TO_38_765_CONCAT__ETC___d2767;
  tUWide DEF_rv_core1_getDReq_720_BITS_63_TO_38_725_CONCAT__ETC___d2727;
  tUWide DEF_rv_core1_getIReq_699_BITS_63_TO_38_701_CONCAT__ETC___d2703;
  tUWide DEF_cache1_cacheD_upgrades_first__613_BITS_63_TO_3_ETC___d2617;
  tUWide DEF_cache2_cacheD_upgrades_first__642_BITS_63_TO_3_ETC___d2646;
  tUWide DEF_dreq2_797_BITS_67_TO_32_798_CONCAT_cache2_resp_ETC___d2800;
  tUWide DEF_ireq2_773_BITS_67_TO_32_774_CONCAT_cache2_resp_ETC___d2776;
  tUWide DEF_ireq1_709_BITS_67_TO_32_710_CONCAT_cache1_resp_ETC___d2712;
  tUWide DEF_dreq1_733_BITS_67_TO_32_734_CONCAT_cache1_resp_ETC___d2736;
 
 /* Rules */
 public:
  void RL_cache1_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram1_serverAdapter_overRun();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram2_serverAdapter_overRun();
  void RL_cache1_cacheD_req_process();
  void RL_cache1_cacheD_mvStbToL1();
  void RL_cache1_cacheD_startMiss();
  void RL_cache1_cacheD_sendFillReq();
  void RL_cache1_cacheD_waitFillResp_Ld();
  void RL_cache1_cacheD_waitFillResp_St();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram1_serverAdapter_overRun();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram2_serverAdapter_overRun();
  void RL_cache1_cacheI_req_process();
  void RL_cache1_cacheI_mvStbToL1();
  void RL_cache1_cacheI_startMiss();
  void RL_cache1_cacheI_sendFillReq();
  void RL_cache1_cacheI_waitFillResp_Ld();
  void RL_cache1_cacheI_waitFillResp_St();
  void RL_cache1_connectCacheInstrPPP();
  void RL_cache1_connectCacheDataPPP();
  void RL_cache1_respsI();
  void RL_cache1_respsD();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram1_serverAdapter_overRun();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram2_serverAdapter_overRun();
  void RL_cache2_cacheD_req_process();
  void RL_cache2_cacheD_mvStbToL1();
  void RL_cache2_cacheD_startMiss();
  void RL_cache2_cacheD_sendFillReq();
  void RL_cache2_cacheD_waitFillResp_Ld();
  void RL_cache2_cacheD_waitFillResp_St();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram1_serverAdapter_overRun();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram2_serverAdapter_overRun();
  void RL_cache2_cacheI_req_process();
  void RL_cache2_cacheI_mvStbToL1();
  void RL_cache2_cacheI_startMiss();
  void RL_cache2_cacheI_sendFillReq();
  void RL_cache2_cacheI_waitFillResp_Ld();
  void RL_cache2_cacheI_waitFillResp_St();
  void RL_cache2_connectCacheInstrPPP();
  void RL_cache2_connectCacheDataPPP();
  void RL_cache2_respsI();
  void RL_cache2_respsD();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_enqueue();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_dequeue();
  void RL_ppp_cacheL2_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_cacheL2_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_cacheL2_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_cacheL2_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_cacheL2_bram_serverAdapter_overRun();
  void RL_ppp_cacheL2_req_process();
  void RL_ppp_cacheL2_mvStbToL1();
  void RL_ppp_cacheL2_startMiss();
  void RL_ppp_cacheL2_sendFillReq();
  void RL_ppp_cacheL2_waitFillResp_Ld();
  void RL_ppp_cacheL2_waitFillResp_St();
  void RL_ppp_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_ppp_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_ppp_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_mainMem_bram_serverAdapter_overRun();
  void RL_ppp_mainMem_dl_try_move();
  void RL_ppp_mainMem_dl_try_move_1();
  void RL_ppp_mainMem_dl_try_move_2();
  void RL_ppp_mainMem_dl_try_move_3();
  void RL_ppp_mainMem_dl_try_move_4();
  void RL_ppp_mainMem_dl_try_move_5();
  void RL_ppp_mainMem_dl_try_move_6();
  void RL_ppp_mainMem_dl_try_move_7();
  void RL_ppp_mainMem_dl_try_move_8();
  void RL_ppp_mainMem_dl_try_move_9();
  void RL_ppp_mainMem_dl_try_move_10();
  void RL_ppp_mainMem_dl_try_move_11();
  void RL_ppp_mainMem_dl_try_move_12();
  void RL_ppp_mainMem_dl_try_move_13();
  void RL_ppp_mainMem_dl_try_move_14();
  void RL_ppp_mainMem_dl_try_move_15();
  void RL_ppp_mainMem_dl_try_move_16();
  void RL_ppp_mainMem_dl_try_move_17();
  void RL_ppp_mainMem_dl_try_move_18();
  void RL_ppp_mainMem_deq();
  void RL_ppp_connectCacheDram();
  void RL_ppp_connectDramCache();
  void RL_ppp_processUpgrade1();
  void RL_ppp_processReq1();
  void RL_ppp_processUpgrade2();
  void RL_ppp_processReq2();
  void RL_ppp_processReqRes();
  void RL_tic();
  void RL_requestI1();
  void RL_responseI1();
  void RL_requestD1();
  void RL_responseD1();
  void RL_requestMMIO1();
  void RL_responseMMIO1();
  void RL_requestI2();
  void RL_responseI2();
  void RL_requestD2();
  void RL_responseD2();
  void RL_requestMMIO2();
  void RL_responseMMIO2();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
};

#endif /* ifndef __mktop_multicore_h__ */
