TRACE::2024-05-03.04:20:42::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:42::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:42::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:42::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:42::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-03.04:20:43::SCWPlatform::Opened new HwDB with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:43::SCWWriter::formatted JSON is {
	"platformName":	"mb_two_pmod_bridge_usb_ddr3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_two_pmod_bridge_usb_ddr3",
	"platHandOff":	"C:/Users/Wildh/Desktop/mb_two_pmod_bridge_usb_ddr3.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_two_pmod_bridge_usb_ddr3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-05-03.04:20:43::SCWWriter::formatted JSON is {
	"platformName":	"mb_two_pmod_bridge_usb_ddr3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_two_pmod_bridge_usb_ddr3",
	"platHandOff":	"C:/Users/Wildh/Desktop/mb_two_pmod_bridge_usb_ddr3.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_two_pmod_bridge_usb_ddr3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_two_pmod_bridge_usb_ddr3",
	"systems":	[{
			"systemName":	"mb_two_pmod_bridge_usb_ddr3",
			"systemDesc":	"mb_two_pmod_bridge_usb_ddr3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_two_pmod_bridge_usb_ddr3"
		}]
}
TRACE::2024-05-03.04:20:43::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-05-03.04:20:43::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-05-03.04:20:43::SCWWriter::formatted JSON is {
	"platformName":	"mb_two_pmod_bridge_usb_ddr3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_two_pmod_bridge_usb_ddr3",
	"platHandOff":	"C:/Users/Wildh/Desktop/mb_two_pmod_bridge_usb_ddr3.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_two_pmod_bridge_usb_ddr3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_two_pmod_bridge_usb_ddr3",
	"systems":	[{
			"systemName":	"mb_two_pmod_bridge_usb_ddr3",
			"systemDesc":	"mb_two_pmod_bridge_usb_ddr3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_two_pmod_bridge_usb_ddr3"
		}]
}
TRACE::2024-05-03.04:20:43::SCWWriter::formatted JSON is {
	"platformName":	"mb_two_pmod_bridge_usb_ddr3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_two_pmod_bridge_usb_ddr3",
	"platHandOff":	"C:/Users/Wildh/Desktop/mb_two_pmod_bridge_usb_ddr3.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_two_pmod_bridge_usb_ddr3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_two_pmod_bridge_usb_ddr3",
	"systems":	[{
			"systemName":	"mb_two_pmod_bridge_usb_ddr3",
			"systemDesc":	"mb_two_pmod_bridge_usb_ddr3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_two_pmod_bridge_usb_ddr3"
		}]
}
TRACE::2024-05-03.04:20:43::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:43::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:43::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:43::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:43::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:43::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:43::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:43::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:43::SCWDomain::checking for install qemu data   : 
TRACE::2024-05-03.04:20:43::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:43::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:43::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:43::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:43::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:43::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:43::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:43::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:43::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:43::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:43::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:43::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:43::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-05-03.04:20:43::SCWMssOS::No sw design opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:43::SCWMssOS::mss does not exists at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:43::SCWMssOS::Creating sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:43::SCWMssOS::Adding the swdes entry, created swdb C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:43::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:43::SCWMssOS::Writing mss at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:43::SCWMssOS::Completed writing the mss file at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-03.04:20:43::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-05-03.04:20:43::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-05-03.04:20:43::SCWMssOS::Completed writing the mss file at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-03.04:20:43::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-05-03.04:20:45::SCWMssOS::Saving the mss changes C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-03.04:20:45::SCWMssOS::Writing the mss file completed C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWMssOS::Commit changes completed.
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:45::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:45::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:45::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:45::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:45::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:45::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:45::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:45::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:45::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWWriter::formatted JSON is {
	"platformName":	"mb_two_pmod_bridge_usb_ddr3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_two_pmod_bridge_usb_ddr3",
	"platHandOff":	"C:/Users/Wildh/Desktop/mb_two_pmod_bridge_usb_ddr3.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_two_pmod_bridge_usb_ddr3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_two_pmod_bridge_usb_ddr3",
	"systems":	[{
			"systemName":	"mb_two_pmod_bridge_usb_ddr3",
			"systemDesc":	"mb_two_pmod_bridge_usb_ddr3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_two_pmod_bridge_usb_ddr3",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"73bddc902bedf5e7b47ca473537d02d0",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-03.04:20:45::SCWPlatform::Started generating the artifacts platform mb_two_pmod_bridge_usb_ddr3
TRACE::2024-05-03.04:20:45::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-03.04:20:45::SCWPlatform::Started generating the artifacts for system configuration mb_two_pmod_bridge_usb_ddr3
LOG::2024-05-03.04:20:45::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-03.04:20:45::SCWSystem::Not a boot domain 
LOG::2024-05-03.04:20:45::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-03.04:20:45::SCWDomain::Generating domain artifcats
TRACE::2024-05-03.04:20:45::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-03.04:20:45::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:45::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:45::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:45::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWMssOS::Completed writing the mss file at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-03.04:20:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-05-03.04:20:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-05-03.04:20:45::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2024-05-03.04:20:45::SCWMssOS::skipping the bsp build ... 
TRACE::2024-05-03.04:20:45::SCWMssOS::Copying to export directory.
TRACE::2024-05-03.04:20:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-03.04:20:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-03.04:20:45::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-03.04:20:45::SCWSystem::Completed Processing the sysconfig mb_two_pmod_bridge_usb_ddr3
LOG::2024-05-03.04:20:45::SCWPlatform::Completed generating the artifacts for system configuration mb_two_pmod_bridge_usb_ddr3
TRACE::2024-05-03.04:20:45::SCWPlatform::Started preparing the platform 
TRACE::2024-05-03.04:20:45::SCWSystem::Writing the bif file for system config mb_two_pmod_bridge_usb_ddr3
TRACE::2024-05-03.04:20:45::SCWSystem::dir created 
TRACE::2024-05-03.04:20:45::SCWSystem::Writing the bif 
TRACE::2024-05-03.04:20:45::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-03.04:20:45::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-03.04:20:45::SCWPlatform::Completed generating the platform
TRACE::2024-05-03.04:20:45::SCWMssOS::Saving the mss changes C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-03.04:20:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-03.04:20:45::SCWMssOS::Commit changes completed.
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:45::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:45::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:45::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:45::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:45::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:45::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:45::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:45::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:45::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:45::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:45::SCWWriter::formatted JSON is {
	"platformName":	"mb_two_pmod_bridge_usb_ddr3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_two_pmod_bridge_usb_ddr3",
	"platHandOff":	"C:/Users/Wildh/Desktop/mb_two_pmod_bridge_usb_ddr3.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_two_pmod_bridge_usb_ddr3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_two_pmod_bridge_usb_ddr3",
	"systems":	[{
			"systemName":	"mb_two_pmod_bridge_usb_ddr3",
			"systemDesc":	"mb_two_pmod_bridge_usb_ddr3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_two_pmod_bridge_usb_ddr3",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"73bddc902bedf5e7b47ca473537d02d0",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-03.04:20:45::SCWPlatform::updated the xpfm file.
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:46::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:46::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::Saving the mss changes C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-03.04:20:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-03.04:20:46::SCWMssOS::Commit changes completed.
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:46::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:46::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:46::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:46::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:46::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:46::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWWriter::formatted JSON is {
	"platformName":	"mb_two_pmod_bridge_usb_ddr3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_two_pmod_bridge_usb_ddr3",
	"platHandOff":	"C:/Users/Wildh/Desktop/mb_two_pmod_bridge_usb_ddr3.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_two_pmod_bridge_usb_ddr3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_two_pmod_bridge_usb_ddr3",
	"systems":	[{
			"systemName":	"mb_two_pmod_bridge_usb_ddr3",
			"systemDesc":	"mb_two_pmod_bridge_usb_ddr3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_two_pmod_bridge_usb_ddr3",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"73bddc902bedf5e7b47ca473537d02d0",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:46::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:46::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:46::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:46::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::Saving the mss changes C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-03.04:20:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-03.04:20:46::SCWMssOS::Commit changes completed.
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:46::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:46::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:46::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:46::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:46::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:46::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWWriter::formatted JSON is {
	"platformName":	"mb_two_pmod_bridge_usb_ddr3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_two_pmod_bridge_usb_ddr3",
	"platHandOff":	"C:/Users/Wildh/Desktop/mb_two_pmod_bridge_usb_ddr3.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_two_pmod_bridge_usb_ddr3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_two_pmod_bridge_usb_ddr3",
	"systems":	[{
			"systemName":	"mb_two_pmod_bridge_usb_ddr3",
			"systemDesc":	"mb_two_pmod_bridge_usb_ddr3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_two_pmod_bridge_usb_ddr3",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"73bddc902bedf5e7b47ca473537d02d0",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-03.04:20:46::SCWPlatform::Started generating the artifacts platform mb_two_pmod_bridge_usb_ddr3
TRACE::2024-05-03.04:20:46::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-03.04:20:46::SCWPlatform::Started generating the artifacts for system configuration mb_two_pmod_bridge_usb_ddr3
LOG::2024-05-03.04:20:46::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-03.04:20:46::SCWDomain::Generating domain artifcats
TRACE::2024-05-03.04:20:46::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-03.04:20:46::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:46::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:46::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::Completed writing the mss file at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-03.04:20:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-05-03.04:20:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-05-03.04:20:46::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-05-03.04:20:46::SCWMssOS::skipping the bsp build ... 
TRACE::2024-05-03.04:20:46::SCWMssOS::Copying to export directory.
TRACE::2024-05-03.04:20:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-03.04:20:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-03.04:20:46::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-03.04:20:46::SCWSystem::Completed Processing the sysconfig mb_two_pmod_bridge_usb_ddr3
LOG::2024-05-03.04:20:46::SCWPlatform::Completed generating the artifacts for system configuration mb_two_pmod_bridge_usb_ddr3
TRACE::2024-05-03.04:20:46::SCWPlatform::Started preparing the platform 
TRACE::2024-05-03.04:20:46::SCWSystem::Writing the bif file for system config mb_two_pmod_bridge_usb_ddr3
TRACE::2024-05-03.04:20:46::SCWSystem::dir created 
TRACE::2024-05-03.04:20:46::SCWSystem::Writing the bif 
TRACE::2024-05-03.04:20:46::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-03.04:20:46::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-03.04:20:46::SCWPlatform::Completed generating the platform
TRACE::2024-05-03.04:20:46::SCWMssOS::Saving the mss changes C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-03.04:20:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-03.04:20:46::SCWMssOS::Commit changes completed.
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:46::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:46::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:46::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:46::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:20:46::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:20:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:20:46::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:20:46::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:20:46::SCWWriter::formatted JSON is {
	"platformName":	"mb_two_pmod_bridge_usb_ddr3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_two_pmod_bridge_usb_ddr3",
	"platHandOff":	"C:/Users/Wildh/Desktop/mb_two_pmod_bridge_usb_ddr3.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_two_pmod_bridge_usb_ddr3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_two_pmod_bridge_usb_ddr3",
	"systems":	[{
			"systemName":	"mb_two_pmod_bridge_usb_ddr3",
			"systemDesc":	"mb_two_pmod_bridge_usb_ddr3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_two_pmod_bridge_usb_ddr3",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"73bddc902bedf5e7b47ca473537d02d0",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-03.04:20:46::SCWPlatform::updated the xpfm file.
LOG::2024-05-03.04:24:27::SCWPlatform::Started generating the artifacts platform mb_two_pmod_bridge_usb_ddr3
TRACE::2024-05-03.04:24:27::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-03.04:24:27::SCWPlatform::Started generating the artifacts for system configuration mb_two_pmod_bridge_usb_ddr3
LOG::2024-05-03.04:24:27::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-03.04:24:27::SCWSystem::Not a boot domain 
LOG::2024-05-03.04:24:27::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-03.04:24:27::SCWDomain::Generating domain artifcats
TRACE::2024-05-03.04:24:27::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-03.04:24:27::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-03.04:24:27::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:27::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:27::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:27::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:24:27::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:24:27::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:24:27::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:24:27::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:24:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:24:27::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:24:27::SCWMssOS::Completed writing the mss file at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-03.04:24:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:24:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-05-03.04:24:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-05-03.04:24:27::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-05-03.04:24:27::SCWMssOS::doing bsp build ... 
TRACE::2024-05-03.04:24:27::SCWMssOS::System Command Ran  C: & cd  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-05-03.04:24:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-05-03.04:24:27::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-05-03.04:24:27::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-05-03.04:24:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-03.04:24:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-03.04:24:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2024-05-03.04:24:27::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-05-03.04:24:27::SCWMssOS::tterns"

TRACE::2024-05-03.04:24:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-03.04:24:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-03.04:24:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2024-05-03.04:24:27::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-05-03.04:24:27::SCWMssOS::tterns"

TRACE::2024-05-03.04:24:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-05-03.04:24:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-03.04:24:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2024-05-03.04:24:27::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-05-03.04:24:27::SCWMssOS::atterns"

TRACE::2024-05-03.04:24:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2024-05-03.04:24:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-05-03.04:24:27::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2024-05-03.04:24:27::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-05-03.04:24:27::SCWMssOS::terns"

TRACE::2024-05-03.04:24:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-03.04:24:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-05-03.04:24:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multip
TRACE::2024-05-03.04:24:27::SCWMssOS::ly-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-05-03.04:24:27::SCWMssOS::ute-patterns"

TRACE::2024-05-03.04:24:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-05-03.04:24:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-05-03.04:24:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2024-05-03.04:24:27::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-05-03.04:24:27::SCWMssOS::patterns"

TRACE::2024-05-03.04:24:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-03.04:24:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-05-03.04:24:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2024-05-03.04:24:27::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-05-03.04:24:27::SCWMssOS::e-patterns"

TRACE::2024-05-03.04:24:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-03.04:24:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-03.04:24:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2024-05-03.04:24:28::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-05-03.04:24:28::SCWMssOS::rns"

TRACE::2024-05-03.04:24:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-03.04:24:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-03.04:24:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2024-05-03.04:24:28::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-05-03.04:24:28::SCWMssOS::rns"

TRACE::2024-05-03.04:24:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-05-03.04:24:28::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-05-03.04:24:28::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2024-05-03.04:24:28::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2024-05-03.04:24:28::SCWMssOS::erns"

TRACE::2024-05-03.04:24:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2024-05-03.04:24:28::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-05-03.04:24:28::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -m
TRACE::2024-05-03.04:24:28::SCWMssOS::xl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patter
TRACE::2024-05-03.04:24:28::SCWMssOS::ns"

TRACE::2024-05-03.04:24:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-03.04:24:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-05-03.04:24:28::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-
TRACE::2024-05-03.04:24:28::SCWMssOS::high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-05-03.04:24:28::SCWMssOS::-patterns"

TRACE::2024-05-03.04:24:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-05-03.04:24:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-05-03.04:24:29::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2024-05-03.04:24:29::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-05-03.04:24:29::SCWMssOS::terns"

TRACE::2024-05-03.04:24:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-03.04:24:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-03.04:24:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2024-05-03.04:24:29::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-05-03.04:24:29::SCWMssOS::atterns"

TRACE::2024-05-03.04:24:31::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-05-03.04:24:31::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-05-03.04:24:31::SCWMssOS::make --no-print-directory archive

TRACE::2024-05-03.04:24:31::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-05-03.04:24:31::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-05-03.04:24:31::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-05-03.04:24:31::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-05-03.04:24:31::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-05-03.04:24:31::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-05-03.04:24:31::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-05-03.04:24:31::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-05-03.04:24:31::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-05-03.04:24:31::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-05-03.04:24:31::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-05-03.04:24:31::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-05-03.04:24:31::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microbla
TRACE::2024-05-03.04:24:31::SCWMssOS::ze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze
TRACE::2024-05-03.04:24:31::SCWMssOS::_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib
TRACE::2024-05-03.04:24:31::SCWMssOS::/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o micro
TRACE::2024-05-03.04:24:31::SCWMssOS::blaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/x
TRACE::2024-05-03.04:24:31::SCWMssOS::intc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selft
TRACE::2024-05-03.04:24:31::SCWMssOS::est.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xspi.o micro
TRACE::2024-05-03.04:24:31::SCWMssOS::blaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_
TRACE::2024-05-03.04:24:31::SCWMssOS::0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtm
TRACE::2024-05-03.04:24:31::SCWMssOS::rctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/l
TRACE::2024-05-03.04:24:31::SCWMssOS::ib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/l
TRACE::2024-05-03.04:24:31::SCWMssOS::ib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-05-03.04:24:31::SCWMssOS::'Finished building libraries'

TRACE::2024-05-03.04:24:31::SCWMssOS::Copying to export directory.
TRACE::2024-05-03.04:24:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-03.04:24:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-03.04:24:32::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-03.04:24:32::SCWSystem::Completed Processing the sysconfig mb_two_pmod_bridge_usb_ddr3
LOG::2024-05-03.04:24:32::SCWPlatform::Completed generating the artifacts for system configuration mb_two_pmod_bridge_usb_ddr3
TRACE::2024-05-03.04:24:32::SCWPlatform::Started preparing the platform 
TRACE::2024-05-03.04:24:32::SCWSystem::Writing the bif file for system config mb_two_pmod_bridge_usb_ddr3
TRACE::2024-05-03.04:24:32::SCWSystem::dir created 
TRACE::2024-05-03.04:24:32::SCWSystem::Writing the bif 
TRACE::2024-05-03.04:24:32::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-03.04:24:32::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-03.04:24:32::SCWPlatform::Completed generating the platform
TRACE::2024-05-03.04:24:32::SCWMssOS::Saving the mss changes C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:24:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-03.04:24:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-03.04:24:32::SCWMssOS::Commit changes completed.
TRACE::2024-05-03.04:24:32::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:32::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:32::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:32::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:24:32::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:24:32::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:24:32::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:24:32::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:24:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:24:32::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:24:32::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:32::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:32::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:32::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:24:32::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:24:32::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:24:32::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:24:32::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:24:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:24:32::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:24:32::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:32::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:32::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:32::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:24:32::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:24:32::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:24:32::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:24:32::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:24:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:24:32::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:24:32::SCWWriter::formatted JSON is {
	"platformName":	"mb_two_pmod_bridge_usb_ddr3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_two_pmod_bridge_usb_ddr3",
	"platHandOff":	"C:/Users/Wildh/Desktop/mb_two_pmod_bridge_usb_ddr3.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_two_pmod_bridge_usb_ddr3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_two_pmod_bridge_usb_ddr3",
	"systems":	[{
			"systemName":	"mb_two_pmod_bridge_usb_ddr3",
			"systemDesc":	"mb_two_pmod_bridge_usb_ddr3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_two_pmod_bridge_usb_ddr3",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"73bddc902bedf5e7b47ca473537d02d0",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-03.04:24:32::SCWPlatform::updated the xpfm file.
TRACE::2024-05-03.04:24:33::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:33::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:33::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:33::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:24:33::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:24:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:24:33::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:24:33::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:24:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:24:33::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:24:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:24:33::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:25:12::SCWMssOS::cleaning the bsp 
TRACE::2024-05-03.04:25:12::SCWMssOS::System Command Ran  C: & cd  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2024-05-03.04:25:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2024-05-03.04:25:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2024-05-03.04:25:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2024-05-03.04:25:12::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s clean 

TRACE::2024-05-03.04:25:12::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2024-05-03.04:25:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2024-05-03.04:25:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2024-05-03.04:25:13::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-05-03.04:25:16::SCWPlatform::Started generating the artifacts platform mb_two_pmod_bridge_usb_ddr3
TRACE::2024-05-03.04:25:16::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-03.04:25:16::SCWPlatform::Started generating the artifacts for system configuration mb_two_pmod_bridge_usb_ddr3
LOG::2024-05-03.04:25:16::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-03.04:25:16::SCWSystem::Not a boot domain 
LOG::2024-05-03.04:25:16::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-03.04:25:16::SCWDomain::Generating domain artifcats
TRACE::2024-05-03.04:25:16::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-03.04:25:16::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-03.04:25:16::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:16::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:16::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:16::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:25:16::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:25:16::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:25:16::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:25:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:25:16::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:25:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:25:16::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:25:16::SCWMssOS::Completed writing the mss file at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-03.04:25:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:25:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-05-03.04:25:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-05-03.04:25:16::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-05-03.04:25:16::SCWMssOS::doing bsp build ... 
TRACE::2024-05-03.04:25:16::SCWMssOS::System Command Ran  C: & cd  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-05-03.04:25:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-05-03.04:25:16::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-05-03.04:25:16::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-05-03.04:25:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-03.04:25:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-03.04:25:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2024-05-03.04:25:16::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-05-03.04:25:16::SCWMssOS::tterns"

TRACE::2024-05-03.04:25:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-03.04:25:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-03.04:25:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2024-05-03.04:25:16::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-05-03.04:25:16::SCWMssOS::tterns"

TRACE::2024-05-03.04:25:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-05-03.04:25:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-03.04:25:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2024-05-03.04:25:16::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-05-03.04:25:16::SCWMssOS::atterns"

TRACE::2024-05-03.04:25:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2024-05-03.04:25:16::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-05-03.04:25:16::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2024-05-03.04:25:16::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-05-03.04:25:16::SCWMssOS::terns"

TRACE::2024-05-03.04:25:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-03.04:25:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-05-03.04:25:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multip
TRACE::2024-05-03.04:25:16::SCWMssOS::ly-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-05-03.04:25:16::SCWMssOS::ute-patterns"

TRACE::2024-05-03.04:25:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-05-03.04:25:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-05-03.04:25:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2024-05-03.04:25:16::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-05-03.04:25:16::SCWMssOS::patterns"

TRACE::2024-05-03.04:25:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-03.04:25:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-05-03.04:25:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2024-05-03.04:25:16::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-05-03.04:25:16::SCWMssOS::e-patterns"

TRACE::2024-05-03.04:25:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-03.04:25:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-03.04:25:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2024-05-03.04:25:16::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-05-03.04:25:16::SCWMssOS::rns"

TRACE::2024-05-03.04:25:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-03.04:25:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-03.04:25:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2024-05-03.04:25:16::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-05-03.04:25:16::SCWMssOS::rns"

TRACE::2024-05-03.04:25:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-05-03.04:25:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-05-03.04:25:16::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2024-05-03.04:25:16::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2024-05-03.04:25:16::SCWMssOS::erns"

TRACE::2024-05-03.04:25:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2024-05-03.04:25:16::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-05-03.04:25:16::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -m
TRACE::2024-05-03.04:25:16::SCWMssOS::xl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patter
TRACE::2024-05-03.04:25:16::SCWMssOS::ns"

TRACE::2024-05-03.04:25:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-03.04:25:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-05-03.04:25:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-
TRACE::2024-05-03.04:25:16::SCWMssOS::high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-05-03.04:25:16::SCWMssOS::-patterns"

TRACE::2024-05-03.04:25:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-05-03.04:25:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-05-03.04:25:16::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2024-05-03.04:25:16::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-05-03.04:25:16::SCWMssOS::terns"

TRACE::2024-05-03.04:25:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-03.04:25:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-03.04:25:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2024-05-03.04:25:17::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-05-03.04:25:17::SCWMssOS::atterns"

TRACE::2024-05-03.04:25:19::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-05-03.04:25:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-05-03.04:25:19::SCWMssOS::make --no-print-directory archive

TRACE::2024-05-03.04:25:19::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-05-03.04:25:19::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-05-03.04:25:19::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-05-03.04:25:19::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-05-03.04:25:19::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-05-03.04:25:19::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-05-03.04:25:19::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-05-03.04:25:19::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-05-03.04:25:19::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-05-03.04:25:19::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-05-03.04:25:19::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-05-03.04:25:19::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-05-03.04:25:19::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microbla
TRACE::2024-05-03.04:25:19::SCWMssOS::ze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze
TRACE::2024-05-03.04:25:19::SCWMssOS::_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib
TRACE::2024-05-03.04:25:19::SCWMssOS::/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o micro
TRACE::2024-05-03.04:25:19::SCWMssOS::blaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/x
TRACE::2024-05-03.04:25:19::SCWMssOS::intc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selft
TRACE::2024-05-03.04:25:19::SCWMssOS::est.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xspi.o micro
TRACE::2024-05-03.04:25:19::SCWMssOS::blaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_
TRACE::2024-05-03.04:25:19::SCWMssOS::0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtm
TRACE::2024-05-03.04:25:19::SCWMssOS::rctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/l
TRACE::2024-05-03.04:25:19::SCWMssOS::ib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/l
TRACE::2024-05-03.04:25:19::SCWMssOS::ib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-05-03.04:25:19::SCWMssOS::'Finished building libraries'

TRACE::2024-05-03.04:25:20::SCWMssOS::Copying to export directory.
TRACE::2024-05-03.04:25:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-03.04:25:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-03.04:25:20::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-03.04:25:20::SCWSystem::Completed Processing the sysconfig mb_two_pmod_bridge_usb_ddr3
LOG::2024-05-03.04:25:20::SCWPlatform::Completed generating the artifacts for system configuration mb_two_pmod_bridge_usb_ddr3
TRACE::2024-05-03.04:25:20::SCWPlatform::Started preparing the platform 
TRACE::2024-05-03.04:25:20::SCWSystem::Writing the bif file for system config mb_two_pmod_bridge_usb_ddr3
TRACE::2024-05-03.04:25:20::SCWSystem::dir created 
TRACE::2024-05-03.04:25:20::SCWSystem::Writing the bif 
TRACE::2024-05-03.04:25:20::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-03.04:25:20::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-03.04:25:20::SCWPlatform::Completed generating the platform
TRACE::2024-05-03.04:25:20::SCWMssOS::Saving the mss changes C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:25:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-03.04:25:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-03.04:25:20::SCWMssOS::Commit changes completed.
TRACE::2024-05-03.04:25:20::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:20::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:20::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:20::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:25:20::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:25:20::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:25:20::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:25:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:25:20::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:25:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:25:20::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:25:20::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:20::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:20::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:20::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:25:20::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:25:20::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:25:20::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:25:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:25:20::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:25:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:25:20::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:25:20::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:20::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:20::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:20::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:25:20::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:25:20::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:25:20::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:25:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:25:20::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:25:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:25:20::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:25:20::SCWWriter::formatted JSON is {
	"platformName":	"mb_two_pmod_bridge_usb_ddr3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_two_pmod_bridge_usb_ddr3",
	"platHandOff":	"C:/Users/Wildh/Desktop/mb_two_pmod_bridge_usb_ddr3.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_two_pmod_bridge_usb_ddr3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_two_pmod_bridge_usb_ddr3",
	"systems":	[{
			"systemName":	"mb_two_pmod_bridge_usb_ddr3",
			"systemDesc":	"mb_two_pmod_bridge_usb_ddr3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_two_pmod_bridge_usb_ddr3",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"73bddc902bedf5e7b47ca473537d02d0",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-03.04:25:20::SCWPlatform::updated the xpfm file.
TRACE::2024-05-03.04:25:21::SCWPlatform::Trying to open the hw design at C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:21::SCWPlatform::DSA given C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:21::SCWPlatform::DSA absoulate path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:21::SCWPlatform::DSA directory C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw
TRACE::2024-05-03.04:25:21::SCWPlatform:: Platform Path C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/hw/mb_two_pmod_bridge_usb_ddr3.xsa
TRACE::2024-05-03.04:25:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-05-03.04:25:21::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-05-03.04:25:21::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-05-03.04:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-03.04:25:21::SCWMssOS::Checking the sw design at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-03.04:25:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-03.04:25:21::SCWMssOS::Sw design exists and opened at  C:/Users/Wildh/Documents/GitHub/ECE385/FP_USB_DDR3_two_screen/mb_two_pmod_bridge_usb_ddr3/microblaze_0/standalone_microblaze_0/bsp/system.mss
