
obd_monitoring_device.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8dc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ff4  0800aa70  0800aa70  0001aa70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca64  0800ca64  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800ca64  0800ca64  0001ca64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca6c  0800ca6c  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca6c  0800ca6c  0001ca6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ca70  0800ca70  0001ca70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800ca74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005c8  200001ec  0800cc60  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007b4  0800cc60  000207b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014758  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032eb  00000000  00000000  00034974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001090  00000000  00000000  00037c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f38  00000000  00000000  00038cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023755  00000000  00000000  00039c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001606a  00000000  00000000  0005d37d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc2f0  00000000  00000000  000733e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013f6d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054e4  00000000  00000000  0013f728  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ec 	.word	0x200001ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aa54 	.word	0x0800aa54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f0 	.word	0x200001f0
 80001cc:	0800aa54 	.word	0x0800aa54

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <MX_CAN1_Init>:
extern IWDG_HandleTypeDef hiwdg;
CAN_HandleTypeDef hcan1;
uint32_t tx_mailbox;

void MX_CAN1_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
	hcan1.Instance = CAN1;
 8000f50:	4b17      	ldr	r3, [pc, #92]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f52:	4a18      	ldr	r2, [pc, #96]	; (8000fb4 <MX_CAN1_Init+0x68>)
 8000f54:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 16;
 8000f56:	4b16      	ldr	r3, [pc, #88]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f58:	2210      	movs	r2, #16
 8000f5a:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000f5c:	4b14      	ldr	r3, [pc, #80]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f62:	4b13      	ldr	r3, [pc, #76]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8000f68:	4b11      	ldr	r3, [pc, #68]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f6a:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8000f6e:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000f70:	4b0f      	ldr	r3, [pc, #60]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8000f76:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8000f82:	4b0b      	ldr	r3, [pc, #44]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8000f88:	4b09      	ldr	r3, [pc, #36]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000f8e:	4b08      	ldr	r3, [pc, #32]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8000f94:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000f9a:	4805      	ldr	r0, [pc, #20]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f9c:	f001 feec 	bl	8002d78 <HAL_CAN_Init>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_CAN1_Init+0x5e>
	{
	  Error_Handler();
 8000fa6:	f001 f931 	bl	800220c <Error_Handler>
	}
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	20000208 	.word	0x20000208
 8000fb4:	40006400 	.word	0x40006400

08000fb8 <canConfig>:

void canConfig(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	; 0x28
 8000fbc:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef can_filter;
	can_filter.FilterBank = 0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
	can_filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61bb      	str	r3, [r7, #24]
	can_filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	61fb      	str	r3, [r7, #28]
	can_filter.FilterIdHigh = 0x7E8 << 5;
 8000fca:	f44f 437d 	mov.w	r3, #64768	; 0xfd00
 8000fce:	603b      	str	r3, [r7, #0]
	can_filter.FilterIdLow = 0x0000;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	607b      	str	r3, [r7, #4]
	can_filter.FilterMaskIdHigh = 0x7F8 << 5;
 8000fd4:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000fd8:	60bb      	str	r3, [r7, #8]
	can_filter.FilterMaskIdLow = 0x0000;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
	can_filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
	can_filter.FilterActivation = ENABLE;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	623b      	str	r3, [r7, #32]

	if(HAL_CAN_ConfigFilter(&hcan1, &can_filter) != HAL_OK)
 8000fe6:	463b      	mov	r3, r7
 8000fe8:	4619      	mov	r1, r3
 8000fea:	480c      	ldr	r0, [pc, #48]	; (800101c <canConfig+0x64>)
 8000fec:	f001 ffbf 	bl	8002f6e <HAL_CAN_ConfigFilter>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <canConfig+0x42>
	{
		Error_Handler();
 8000ff6:	f001 f909 	bl	800220c <Error_Handler>
	}

	if(HAL_CAN_Start(&hcan1) != HAL_OK)
 8000ffa:	4808      	ldr	r0, [pc, #32]	; (800101c <canConfig+0x64>)
 8000ffc:	f002 f881 	bl	8003102 <HAL_CAN_Start>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <canConfig+0x52>
	{
		Error_Handler();
 8001006:	f001 f901 	bl	800220c <Error_Handler>
	}
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800100a:	2102      	movs	r1, #2
 800100c:	4803      	ldr	r0, [pc, #12]	; (800101c <canConfig+0x64>)
 800100e:	f002 fa9e 	bl	800354e <HAL_CAN_ActivateNotification>
}
 8001012:	bf00      	nop
 8001014:	3728      	adds	r7, #40	; 0x28
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000208 	.word	0x20000208

08001020 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08c      	sub	sp, #48	; 0x30
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rx_header;
	uint8_t rx_data[RX_DATA_LENGTH];

	HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rx_header, rx_data);
 8001028:	f107 0308 	add.w	r3, r7, #8
 800102c:	f107 0210 	add.w	r2, r7, #16
 8001030:	2100      	movs	r1, #0
 8001032:	480a      	ldr	r0, [pc, #40]	; (800105c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001034:	f002 f979 	bl	800332a <HAL_CAN_GetRxMessage>

	float resp_value = OBD2_PID_Parse(rx_data);
 8001038:	f107 0308 	add.w	r3, r7, #8
 800103c:	4618      	mov	r0, r3
 800103e:	f000 fb23 	bl	8001688 <OBD2_PID_Parse>
 8001042:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c

	OBD2_ShowOnDisplay(resp_value);
 8001046:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 800104a:	f000 ff03 	bl	8001e54 <OBD2_ShowOnDisplay>

	HAL_IWDG_Refresh(&hiwdg);
 800104e:	4804      	ldr	r0, [pc, #16]	; (8001060 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001050:	f004 f866 	bl	8005120 <HAL_IWDG_Refresh>
}
 8001054:	bf00      	nop
 8001056:	3730      	adds	r7, #48	; 0x30
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000208 	.word	0x20000208
 8001060:	2000032c 	.word	0x2000032c

08001064 <CAN_SEND_MESSAGE>:

void CAN_SEND_MESSAGE(uint8_t *tx_frame)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
	CAN_TxHeaderTypeDef tx_header;
	tx_header.StdId = DEVICE_CAN_ID;
 800106c:	f240 73df 	movw	r3, #2015	; 0x7df
 8001070:	60bb      	str	r3, [r7, #8]
	tx_header.DLC = TX_DATA_LENGTH;
 8001072:	2308      	movs	r3, #8
 8001074:	61bb      	str	r3, [r7, #24]
	tx_header.IDE = CAN_ID_STD;
 8001076:	2300      	movs	r3, #0
 8001078:	613b      	str	r3, [r7, #16]
	tx_header.RTR = CAN_RTR_DATA;
 800107a:	2300      	movs	r3, #0
 800107c:	617b      	str	r3, [r7, #20]

	if(HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_frame, &tx_mailbox) != HAL_OK)
 800107e:	f107 0108 	add.w	r1, r7, #8
 8001082:	4b07      	ldr	r3, [pc, #28]	; (80010a0 <CAN_SEND_MESSAGE+0x3c>)
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	4807      	ldr	r0, [pc, #28]	; (80010a4 <CAN_SEND_MESSAGE+0x40>)
 8001088:	f002 f87f 	bl	800318a <HAL_CAN_AddTxMessage>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <CAN_SEND_MESSAGE+0x32>
	{
		Error_Handler();
 8001092:	f001 f8bb 	bl	800220c <Error_Handler>
	}

}
 8001096:	bf00      	nop
 8001098:	3720      	adds	r7, #32
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000230 	.word	0x20000230
 80010a4:	20000208 	.word	0x20000208

080010a8 <KLine_Init>:
static void MX_GPIO_KLineUART_Init(void);
static void UART_PIN_State(uint8_t state);
static uint8_t Verify_Checksum (uint8_t *data, uint8_t lenght);
static void MX_USART1_UART_Init(uint16_t baud_rate);

obd_protocol KLine_Init(void){
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
	MX_GPIO_KLineUART_Init();
 80010ae:	f000 f911 	bl	80012d4 <MX_GPIO_KLineUART_Init>
//	5 Baud address 0x33
	HAL_Delay(3000);
 80010b2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80010b6:	f001 fe3b 	bl	8002d30 <HAL_Delay>
	UART_PIN_State(0); //0
 80010ba:	2000      	movs	r0, #0
 80010bc:	f000 f920 	bl	8001300 <UART_PIN_State>
	HAL_Delay(200);
 80010c0:	20c8      	movs	r0, #200	; 0xc8
 80010c2:	f001 fe35 	bl	8002d30 <HAL_Delay>
	UART_PIN_State(1);//11
 80010c6:	2001      	movs	r0, #1
 80010c8:	f000 f91a 	bl	8001300 <UART_PIN_State>
	HAL_Delay(400);
 80010cc:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80010d0:	f001 fe2e 	bl	8002d30 <HAL_Delay>
	UART_PIN_State(0);//00
 80010d4:	2000      	movs	r0, #0
 80010d6:	f000 f913 	bl	8001300 <UART_PIN_State>
	HAL_Delay(400);
 80010da:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80010de:	f001 fe27 	bl	8002d30 <HAL_Delay>
	UART_PIN_State(1);//11
 80010e2:	2001      	movs	r0, #1
 80010e4:	f000 f90c 	bl	8001300 <UART_PIN_State>
	HAL_Delay(400);
 80010e8:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80010ec:	f001 fe20 	bl	8002d30 <HAL_Delay>
	UART_PIN_State(0);//00
 80010f0:	2000      	movs	r0, #0
 80010f2:	f000 f905 	bl	8001300 <UART_PIN_State>
	HAL_Delay(400);
 80010f6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80010fa:	f001 fe19 	bl	8002d30 <HAL_Delay>
	UART_PIN_State(1);//1
 80010fe:	2001      	movs	r0, #1
 8001100:	f000 f8fe 	bl	8001300 <UART_PIN_State>

	MX_USART1_UART_Init(10400);
 8001104:	f642 00a0 	movw	r0, #10400	; 0x28a0
 8001108:	f000 fa12 	bl	8001530 <MX_USART1_UART_Init>

	HAL_UART_Receive(&huart1, uartBuf, 3, 500);
 800110c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001110:	2203      	movs	r2, #3
 8001112:	492d      	ldr	r1, [pc, #180]	; (80011c8 <KLine_Init+0x120>)
 8001114:	482d      	ldr	r0, [pc, #180]	; (80011cc <KLine_Init+0x124>)
 8001116:	f005 fad2 	bl	80066be <HAL_UART_Receive>

	if(uartBuf[0] != 0x55)
 800111a:	4b2b      	ldr	r3, [pc, #172]	; (80011c8 <KLine_Init+0x120>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b55      	cmp	r3, #85	; 0x55
 8001120:	d001      	beq.n	8001126 <KLine_Init+0x7e>
	{
		return OBD_NONE;
 8001122:	2300      	movs	r3, #0
 8001124:	e04b      	b.n	80011be <KLine_Init+0x116>
	}
	else if(uartBuf[1] == uartBuf[2])
 8001126:	4b28      	ldr	r3, [pc, #160]	; (80011c8 <KLine_Init+0x120>)
 8001128:	785a      	ldrb	r2, [r3, #1]
 800112a:	4b27      	ldr	r3, [pc, #156]	; (80011c8 <KLine_Init+0x120>)
 800112c:	789b      	ldrb	r3, [r3, #2]
 800112e:	429a      	cmp	r2, r3
 8001130:	d126      	bne.n	8001180 <KLine_Init+0xd8>
	{
		if(uartBuf[1] == 0x08 || 0x94)
		{
			uint8_t inv_kb = ~uartBuf[1];
 8001132:	4b25      	ldr	r3, [pc, #148]	; (80011c8 <KLine_Init+0x120>)
 8001134:	785b      	ldrb	r3, [r3, #1]
 8001136:	43db      	mvns	r3, r3
 8001138:	b2db      	uxtb	r3, r3
 800113a:	71fb      	strb	r3, [r7, #7]
			HAL_Delay(25);
 800113c:	2019      	movs	r0, #25
 800113e:	f001 fdf7 	bl	8002d30 <HAL_Delay>
			HAL_UART_Transmit(&huart1, &inv_kb, 1, 50);
 8001142:	1df9      	adds	r1, r7, #7
 8001144:	2332      	movs	r3, #50	; 0x32
 8001146:	2201      	movs	r2, #1
 8001148:	4820      	ldr	r0, [pc, #128]	; (80011cc <KLine_Init+0x124>)
 800114a:	f005 fa24 	bl	8006596 <HAL_UART_Transmit>
			HAL_Delay(25);
 800114e:	2019      	movs	r0, #25
 8001150:	f001 fdee 	bl	8002d30 <HAL_Delay>
			__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 8001154:	4b1d      	ldr	r3, [pc, #116]	; (80011cc <KLine_Init+0x124>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	8b1b      	ldrh	r3, [r3, #24]
 800115a:	b29a      	uxth	r2, r3
 800115c:	4b1b      	ldr	r3, [pc, #108]	; (80011cc <KLine_Init+0x124>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f042 0208 	orr.w	r2, r2, #8
 8001164:	b292      	uxth	r2, r2
 8001166:	831a      	strh	r2, [r3, #24]
			HAL_UART_Receive(&huart1, &ecu_addr, 1, 100);
 8001168:	2364      	movs	r3, #100	; 0x64
 800116a:	2201      	movs	r2, #1
 800116c:	4918      	ldr	r1, [pc, #96]	; (80011d0 <KLine_Init+0x128>)
 800116e:	4817      	ldr	r0, [pc, #92]	; (80011cc <KLine_Init+0x124>)
 8001170:	f005 faa5 	bl	80066be <HAL_UART_Receive>
//			__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
			kline_kb = uartBuf[1];
 8001174:	4b14      	ldr	r3, [pc, #80]	; (80011c8 <KLine_Init+0x120>)
 8001176:	785a      	ldrb	r2, [r3, #1]
 8001178:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <KLine_Init+0x12c>)
 800117a:	701a      	strb	r2, [r3, #0]
			return OBD_PROTO_ISO9141;
 800117c:	2301      	movs	r3, #1
 800117e:	e01e      	b.n	80011be <KLine_Init+0x116>
		}
	}
	else
	{
		uint8_t inv_kb = ~uartBuf[1];
 8001180:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <KLine_Init+0x120>)
 8001182:	785b      	ldrb	r3, [r3, #1]
 8001184:	43db      	mvns	r3, r3
 8001186:	b2db      	uxtb	r3, r3
 8001188:	71bb      	strb	r3, [r7, #6]
		HAL_Delay(25);
 800118a:	2019      	movs	r0, #25
 800118c:	f001 fdd0 	bl	8002d30 <HAL_Delay>
		HAL_UART_Transmit(&huart1, &inv_kb, 1, 50);
 8001190:	1db9      	adds	r1, r7, #6
 8001192:	2332      	movs	r3, #50	; 0x32
 8001194:	2201      	movs	r2, #1
 8001196:	480d      	ldr	r0, [pc, #52]	; (80011cc <KLine_Init+0x124>)
 8001198:	f005 f9fd 	bl	8006596 <HAL_UART_Transmit>
		__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 800119c:	4b0b      	ldr	r3, [pc, #44]	; (80011cc <KLine_Init+0x124>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	8b1b      	ldrh	r3, [r3, #24]
 80011a2:	b29a      	uxth	r2, r3
 80011a4:	4b09      	ldr	r3, [pc, #36]	; (80011cc <KLine_Init+0x124>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f042 0208 	orr.w	r2, r2, #8
 80011ac:	b292      	uxth	r2, r2
 80011ae:	831a      	strh	r2, [r3, #24]
		HAL_UART_Receive(&huart1, &ecu_addr, 1, 100);
 80011b0:	2364      	movs	r3, #100	; 0x64
 80011b2:	2201      	movs	r2, #1
 80011b4:	4906      	ldr	r1, [pc, #24]	; (80011d0 <KLine_Init+0x128>)
 80011b6:	4805      	ldr	r0, [pc, #20]	; (80011cc <KLine_Init+0x124>)
 80011b8:	f005 fa81 	bl	80066be <HAL_UART_Receive>
		return OBD_PROTO_KWP2000_SLOW;
 80011bc:	2302      	movs	r3, #2
	}
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000384 	.word	0x20000384
 80011cc:	20000250 	.word	0x20000250
 80011d0:	2000024a 	.word	0x2000024a
 80011d4:	2000024b 	.word	0x2000024b

080011d8 <KWP2000_Fast_Init>:

obd_protocol KWP2000_Fast_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
	uint8_t start_msg[5]={0xC1, 0x33, 0xF1, 0x81, 0x66};
 80011de:	4a39      	ldr	r2, [pc, #228]	; (80012c4 <KWP2000_Fast_Init+0xec>)
 80011e0:	f107 030c 	add.w	r3, r7, #12
 80011e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011e8:	6018      	str	r0, [r3, #0]
 80011ea:	3304      	adds	r3, #4
 80011ec:	7019      	strb	r1, [r3, #0]
	uint8_t resp_msg[7]={0};
 80011ee:	2300      	movs	r3, #0
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	f107 0308 	add.w	r3, r7, #8
 80011f6:	2100      	movs	r1, #0
 80011f8:	460a      	mov	r2, r1
 80011fa:	801a      	strh	r2, [r3, #0]
 80011fc:	460a      	mov	r2, r1
 80011fe:	709a      	strb	r2, [r3, #2]
	checksum = 0;
 8001200:	4b31      	ldr	r3, [pc, #196]	; (80012c8 <KWP2000_Fast_Init+0xf0>)
 8001202:	2200      	movs	r2, #0
 8001204:	701a      	strb	r2, [r3, #0]

	HAL_UART_DeInit(&huart1);
 8001206:	4831      	ldr	r0, [pc, #196]	; (80012cc <KWP2000_Fast_Init+0xf4>)
 8001208:	f005 f98c 	bl	8006524 <HAL_UART_DeInit>
	HAL_Delay(3000);
 800120c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001210:	f001 fd8e 	bl	8002d30 <HAL_Delay>
	MX_GPIO_KLineUART_Init();
 8001214:	f000 f85e 	bl	80012d4 <MX_GPIO_KLineUART_Init>
	UART_PIN_State(0);
 8001218:	2000      	movs	r0, #0
 800121a:	f000 f871 	bl	8001300 <UART_PIN_State>
	HAL_Delay(25);
 800121e:	2019      	movs	r0, #25
 8001220:	f001 fd86 	bl	8002d30 <HAL_Delay>
	UART_PIN_State(1);
 8001224:	2001      	movs	r0, #1
 8001226:	f000 f86b 	bl	8001300 <UART_PIN_State>
	HAL_Delay(25);
 800122a:	2019      	movs	r0, #25
 800122c:	f001 fd80 	bl	8002d30 <HAL_Delay>
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001230:	4826      	ldr	r0, [pc, #152]	; (80012cc <KWP2000_Fast_Init+0xf4>)
 8001232:	f005 f929 	bl	8006488 <HAL_UART_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <KWP2000_Fast_Init+0x68>
	{
		Error_Handler();
 800123c:	f000 ffe6 	bl	800220c <Error_Handler>
	}
	HAL_UART_Transmit(&huart1, start_msg, 5, 50);
 8001240:	f107 010c 	add.w	r1, r7, #12
 8001244:	2332      	movs	r3, #50	; 0x32
 8001246:	2205      	movs	r2, #5
 8001248:	4820      	ldr	r0, [pc, #128]	; (80012cc <KWP2000_Fast_Init+0xf4>)
 800124a:	f005 f9a4 	bl	8006596 <HAL_UART_Transmit>
	HAL_Delay(20);
 800124e:	2014      	movs	r0, #20
 8001250:	f001 fd6e 	bl	8002d30 <HAL_Delay>
	__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 8001254:	4b1d      	ldr	r3, [pc, #116]	; (80012cc <KWP2000_Fast_Init+0xf4>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	8b1b      	ldrh	r3, [r3, #24]
 800125a:	b29a      	uxth	r2, r3
 800125c:	4b1b      	ldr	r3, [pc, #108]	; (80012cc <KWP2000_Fast_Init+0xf4>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f042 0208 	orr.w	r2, r2, #8
 8001264:	b292      	uxth	r2, r2
 8001266:	831a      	strh	r2, [r3, #24]
	HAL_UART_Receive(&huart1, resp_msg, 7, 500);
 8001268:	1d39      	adds	r1, r7, #4
 800126a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800126e:	2207      	movs	r2, #7
 8001270:	4816      	ldr	r0, [pc, #88]	; (80012cc <KWP2000_Fast_Init+0xf4>)
 8001272:	f005 fa24 	bl	80066be <HAL_UART_Receive>
	for(int i = 0; i < 6; i++)
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
 800127a:	e00c      	b.n	8001296 <KWP2000_Fast_Init+0xbe>
	{
		checksum = checksum + resp_msg[i];
 800127c:	1d3a      	adds	r2, r7, #4
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	4413      	add	r3, r2
 8001282:	781a      	ldrb	r2, [r3, #0]
 8001284:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <KWP2000_Fast_Init+0xf0>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	4413      	add	r3, r2
 800128a:	b2da      	uxtb	r2, r3
 800128c:	4b0e      	ldr	r3, [pc, #56]	; (80012c8 <KWP2000_Fast_Init+0xf0>)
 800128e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 6; i++)
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	3301      	adds	r3, #1
 8001294:	617b      	str	r3, [r7, #20]
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	2b05      	cmp	r3, #5
 800129a:	ddef      	ble.n	800127c <KWP2000_Fast_Init+0xa4>
	}
	checksum = checksum % 256;
 800129c:	4b0a      	ldr	r3, [pc, #40]	; (80012c8 <KWP2000_Fast_Init+0xf0>)
 800129e:	781a      	ldrb	r2, [r3, #0]
 80012a0:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <KWP2000_Fast_Init+0xf0>)
 80012a2:	701a      	strb	r2, [r3, #0]
	if(checksum == resp_msg[6])
 80012a4:	7aba      	ldrb	r2, [r7, #10]
 80012a6:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <KWP2000_Fast_Init+0xf0>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d104      	bne.n	80012b8 <KWP2000_Fast_Init+0xe0>
	{
		ecu_addr = resp_msg[2];
 80012ae:	79ba      	ldrb	r2, [r7, #6]
 80012b0:	4b07      	ldr	r3, [pc, #28]	; (80012d0 <KWP2000_Fast_Init+0xf8>)
 80012b2:	701a      	strb	r2, [r3, #0]
		return OBD_PROTO_KWP2000_FAST;
 80012b4:	2303      	movs	r3, #3
 80012b6:	e000      	b.n	80012ba <KWP2000_Fast_Init+0xe2>
	}
	else
		return OBD_NONE;
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	0800aa70 	.word	0x0800aa70
 80012c8:	20000249 	.word	0x20000249
 80012cc:	20000250 	.word	0x20000250
 80012d0:	2000024a 	.word	0x2000024a

080012d4 <MX_GPIO_KLineUART_Init>:

static void MX_GPIO_KLineUART_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.Pin = KLine_TX_Pin;
 80012da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012de:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e0:	2301      	movs	r3, #1
 80012e2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e8:	2303      	movs	r3, #3
 80012ea:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(KLine_TX_GPIO_Port, &GPIO_InitStruct);
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	4619      	mov	r1, r3
 80012f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012f4:	f002 ffcc 	bl	8004290 <HAL_GPIO_Init>
}
 80012f8:	bf00      	nop
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <UART_PIN_State>:

static void UART_PIN_State(uint8_t state)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
	/*KLine has inverted logic, HIGH = 0, LOW = 1*/
	if(state == 1)
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d10e      	bne.n	800132e <UART_PIN_State+0x2e>
	{
		HAL_GPIO_WritePin(KLine_TX_GPIO_Port, KLine_TX_Pin, GPIO_PIN_RESET);
 8001310:	2200      	movs	r2, #0
 8001312:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001316:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800131a:	f003 fa0d 	bl	8004738 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LLine_GPIO_Port, LLine_Pin, GPIO_PIN_RESET);
 800131e:	2200      	movs	r2, #0
 8001320:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001324:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001328:	f003 fa06 	bl	8004738 <HAL_GPIO_WritePin>
	else
	{
		HAL_GPIO_WritePin(KLine_TX_GPIO_Port, KLine_TX_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(LLine_GPIO_Port, LLine_Pin, GPIO_PIN_SET);
	}
}
 800132c:	e00d      	b.n	800134a <UART_PIN_State+0x4a>
		HAL_GPIO_WritePin(KLine_TX_GPIO_Port, KLine_TX_Pin, GPIO_PIN_SET);
 800132e:	2201      	movs	r2, #1
 8001330:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001334:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001338:	f003 f9fe 	bl	8004738 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LLine_GPIO_Port, LLine_Pin, GPIO_PIN_SET);
 800133c:	2201      	movs	r2, #1
 800133e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001342:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001346:	f003 f9f7 	bl	8004738 <HAL_GPIO_WritePin>
}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <KLine_SEND_MESSAGE>:

void KLine_SEND_MESSAGE(uint8_t* tx_frame)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
	uint8_t kline_msg[6] = {0x68, 0x6A, 0xF1, tx_frame[0], tx_frame[1], 0};
 800135c:	2368      	movs	r3, #104	; 0x68
 800135e:	733b      	strb	r3, [r7, #12]
 8001360:	236a      	movs	r3, #106	; 0x6a
 8001362:	737b      	strb	r3, [r7, #13]
 8001364:	23f1      	movs	r3, #241	; 0xf1
 8001366:	73bb      	strb	r3, [r7, #14]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	73fb      	strb	r3, [r7, #15]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	785b      	ldrb	r3, [r3, #1]
 8001372:	743b      	strb	r3, [r7, #16]
 8001374:	2300      	movs	r3, #0
 8001376:	747b      	strb	r3, [r7, #17]

	pid_length = PID_Get_Lenght(tx_frame[1]);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3301      	adds	r3, #1
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f000 fda0 	bl	8001ec4 <PID_Get_Lenght>
 8001384:	4603      	mov	r3, r0
 8001386:	461a      	mov	r2, r3
 8001388:	4b1e      	ldr	r3, [pc, #120]	; (8001404 <KLine_SEND_MESSAGE+0xb0>)
 800138a:	701a      	strb	r2, [r3, #0]
	checksum = 0;
 800138c:	4b1e      	ldr	r3, [pc, #120]	; (8001408 <KLine_SEND_MESSAGE+0xb4>)
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i < sizeof(kline_msg) - 1; i++)
 8001392:	2300      	movs	r3, #0
 8001394:	617b      	str	r3, [r7, #20]
 8001396:	e00d      	b.n	80013b4 <KLine_SEND_MESSAGE+0x60>
	{
		checksum += kline_msg[i];
 8001398:	f107 020c 	add.w	r2, r7, #12
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	4413      	add	r3, r2
 80013a0:	781a      	ldrb	r2, [r3, #0]
 80013a2:	4b19      	ldr	r3, [pc, #100]	; (8001408 <KLine_SEND_MESSAGE+0xb4>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	4413      	add	r3, r2
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	4b17      	ldr	r3, [pc, #92]	; (8001408 <KLine_SEND_MESSAGE+0xb4>)
 80013ac:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(kline_msg) - 1; i++)
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	3301      	adds	r3, #1
 80013b2:	617b      	str	r3, [r7, #20]
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	2b04      	cmp	r3, #4
 80013b8:	d9ee      	bls.n	8001398 <KLine_SEND_MESSAGE+0x44>
	}

	kline_msg[sizeof(kline_msg)-1] = checksum;
 80013ba:	4b13      	ldr	r3, [pc, #76]	; (8001408 <KLine_SEND_MESSAGE+0xb4>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	747b      	strb	r3, [r7, #17]

	HAL_UART_Transmit(&huart1, kline_msg, sizeof(kline_msg), 12);
 80013c0:	f107 010c 	add.w	r1, r7, #12
 80013c4:	230c      	movs	r3, #12
 80013c6:	2206      	movs	r2, #6
 80013c8:	4810      	ldr	r0, [pc, #64]	; (800140c <KLine_SEND_MESSAGE+0xb8>)
 80013ca:	f005 f8e4 	bl	8006596 <HAL_UART_Transmit>

	__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 80013ce:	4b0f      	ldr	r3, [pc, #60]	; (800140c <KLine_SEND_MESSAGE+0xb8>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	8b1b      	ldrh	r3, [r3, #24]
 80013d4:	b29a      	uxth	r2, r3
 80013d6:	4b0d      	ldr	r3, [pc, #52]	; (800140c <KLine_SEND_MESSAGE+0xb8>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f042 0208 	orr.w	r2, r2, #8
 80013de:	b292      	uxth	r2, r2
 80013e0:	831a      	strh	r2, [r3, #24]

	HAL_UART_Receive_DMA(&huart1, kline_rx_buf, pid_length + 4);
 80013e2:	4b08      	ldr	r3, [pc, #32]	; (8001404 <KLine_SEND_MESSAGE+0xb0>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	3304      	adds	r3, #4
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	461a      	mov	r2, r3
 80013ee:	4908      	ldr	r1, [pc, #32]	; (8001410 <KLine_SEND_MESSAGE+0xbc>)
 80013f0:	4806      	ldr	r0, [pc, #24]	; (800140c <KLine_SEND_MESSAGE+0xb8>)
 80013f2:	f005 fa35 	bl	8006860 <HAL_UART_Receive_DMA>

	HAL_Delay(60);
 80013f6:	203c      	movs	r0, #60	; 0x3c
 80013f8:	f001 fc9a 	bl	8002d30 <HAL_Delay>
}
 80013fc:	bf00      	nop
 80013fe:	3718      	adds	r7, #24
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	2000024c 	.word	0x2000024c
 8001408:	20000249 	.word	0x20000249
 800140c:	20000250 	.word	0x20000250
 8001410:	20000234 	.word	0x20000234

08001414 <KWP2000_SEND_MESSAGE>:

void KWP2000_SEND_MESSAGE(uint8_t* tx_frame)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b086      	sub	sp, #24
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
	uint8_t kwp_msg[] = {0xC2, ecu_addr, 0xF1, tx_frame[0], tx_frame[1], 0};
 800141c:	23c2      	movs	r3, #194	; 0xc2
 800141e:	733b      	strb	r3, [r7, #12]
 8001420:	4b29      	ldr	r3, [pc, #164]	; (80014c8 <KWP2000_SEND_MESSAGE+0xb4>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	737b      	strb	r3, [r7, #13]
 8001426:	23f1      	movs	r3, #241	; 0xf1
 8001428:	73bb      	strb	r3, [r7, #14]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	73fb      	strb	r3, [r7, #15]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	785b      	ldrb	r3, [r3, #1]
 8001434:	743b      	strb	r3, [r7, #16]
 8001436:	2300      	movs	r3, #0
 8001438:	747b      	strb	r3, [r7, #17]

	pid_length = PID_Get_Lenght(tx_frame[1]);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	3301      	adds	r3, #1
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	4618      	mov	r0, r3
 8001442:	f000 fd3f 	bl	8001ec4 <PID_Get_Lenght>
 8001446:	4603      	mov	r3, r0
 8001448:	461a      	mov	r2, r3
 800144a:	4b20      	ldr	r3, [pc, #128]	; (80014cc <KWP2000_SEND_MESSAGE+0xb8>)
 800144c:	701a      	strb	r2, [r3, #0]
	checksum = 0;
 800144e:	4b20      	ldr	r3, [pc, #128]	; (80014d0 <KWP2000_SEND_MESSAGE+0xbc>)
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i < sizeof(kwp_msg) - 1; i++)
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
 8001458:	e00d      	b.n	8001476 <KWP2000_SEND_MESSAGE+0x62>
	{
		checksum += kwp_msg[i];
 800145a:	f107 020c 	add.w	r2, r7, #12
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	4413      	add	r3, r2
 8001462:	781a      	ldrb	r2, [r3, #0]
 8001464:	4b1a      	ldr	r3, [pc, #104]	; (80014d0 <KWP2000_SEND_MESSAGE+0xbc>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	4413      	add	r3, r2
 800146a:	b2da      	uxtb	r2, r3
 800146c:	4b18      	ldr	r3, [pc, #96]	; (80014d0 <KWP2000_SEND_MESSAGE+0xbc>)
 800146e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(kwp_msg) - 1; i++)
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	3301      	adds	r3, #1
 8001474:	617b      	str	r3, [r7, #20]
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	2b04      	cmp	r3, #4
 800147a:	d9ee      	bls.n	800145a <KWP2000_SEND_MESSAGE+0x46>
	}

	kwp_msg[sizeof(kwp_msg)-1] = checksum;
 800147c:	4b14      	ldr	r3, [pc, #80]	; (80014d0 <KWP2000_SEND_MESSAGE+0xbc>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	747b      	strb	r3, [r7, #17]

	HAL_UART_Transmit(&huart1, kwp_msg, sizeof(kwp_msg), 12);
 8001482:	f107 010c 	add.w	r1, r7, #12
 8001486:	230c      	movs	r3, #12
 8001488:	2206      	movs	r2, #6
 800148a:	4812      	ldr	r0, [pc, #72]	; (80014d4 <KWP2000_SEND_MESSAGE+0xc0>)
 800148c:	f005 f883 	bl	8006596 <HAL_UART_Transmit>

	__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 8001490:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <KWP2000_SEND_MESSAGE+0xc0>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	8b1b      	ldrh	r3, [r3, #24]
 8001496:	b29a      	uxth	r2, r3
 8001498:	4b0e      	ldr	r3, [pc, #56]	; (80014d4 <KWP2000_SEND_MESSAGE+0xc0>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f042 0208 	orr.w	r2, r2, #8
 80014a0:	b292      	uxth	r2, r2
 80014a2:	831a      	strh	r2, [r3, #24]

	HAL_UART_Receive_DMA(&huart1, kline_rx_buf, pid_length + 4);
 80014a4:	4b09      	ldr	r3, [pc, #36]	; (80014cc <KWP2000_SEND_MESSAGE+0xb8>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	3304      	adds	r3, #4
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	461a      	mov	r2, r3
 80014b0:	4909      	ldr	r1, [pc, #36]	; (80014d8 <KWP2000_SEND_MESSAGE+0xc4>)
 80014b2:	4808      	ldr	r0, [pc, #32]	; (80014d4 <KWP2000_SEND_MESSAGE+0xc0>)
 80014b4:	f005 f9d4 	bl	8006860 <HAL_UART_Receive_DMA>

	HAL_Delay(60);
 80014b8:	203c      	movs	r0, #60	; 0x3c
 80014ba:	f001 fc39 	bl	8002d30 <HAL_Delay>
}
 80014be:	bf00      	nop
 80014c0:	3718      	adds	r7, #24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	2000024a 	.word	0x2000024a
 80014cc:	2000024c 	.word	0x2000024c
 80014d0:	20000249 	.word	0x20000249
 80014d4:	20000250 	.word	0x20000250
 80014d8:	20000234 	.word	0x20000234

080014dc <Verify_Checksum>:

static uint8_t Verify_Checksum (uint8_t *data, uint8_t lenght)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	460b      	mov	r3, r1
 80014e6:	70fb      	strb	r3, [r7, #3]
	uint8_t checksum = 0;
 80014e8:	2300      	movs	r3, #0
 80014ea:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < lenght; i++)
 80014ec:	2300      	movs	r3, #0
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	e009      	b.n	8001506 <Verify_Checksum+0x2a>
	{
		checksum += data[i];
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	4413      	add	r3, r2
 80014f8:	781a      	ldrb	r2, [r3, #0]
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	4413      	add	r3, r2
 80014fe:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < lenght; i++)
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	3301      	adds	r3, #1
 8001504:	60bb      	str	r3, [r7, #8]
 8001506:	78fb      	ldrb	r3, [r7, #3]
 8001508:	68ba      	ldr	r2, [r7, #8]
 800150a:	429a      	cmp	r2, r3
 800150c:	dbf1      	blt.n	80014f2 <Verify_Checksum+0x16>
	}
	checksum = checksum % 256;
	if(data[lenght - 1] == checksum)
 800150e:	78fb      	ldrb	r3, [r7, #3]
 8001510:	3b01      	subs	r3, #1
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	4413      	add	r3, r2
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	7bfa      	ldrb	r2, [r7, #15]
 800151a:	429a      	cmp	r2, r3
 800151c:	d101      	bne.n	8001522 <Verify_Checksum+0x46>
	{
		return 1;
 800151e:	2301      	movs	r3, #1
 8001520:	e000      	b.n	8001524 <Verify_Checksum+0x48>
	}
	return 0;
 8001522:	2300      	movs	r3, #0
}
 8001524:	4618      	mov	r0, r3
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <MX_USART1_UART_Init>:

void MX_USART1_UART_Init(uint16_t baud_rate)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	80fb      	strh	r3, [r7, #6]
  huart1.Instance = USART1;
 800153a:	4b17      	ldr	r3, [pc, #92]	; (8001598 <MX_USART1_UART_Init+0x68>)
 800153c:	4a17      	ldr	r2, [pc, #92]	; (800159c <MX_USART1_UART_Init+0x6c>)
 800153e:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = baud_rate;
 8001540:	88fb      	ldrh	r3, [r7, #6]
 8001542:	4a15      	ldr	r2, [pc, #84]	; (8001598 <MX_USART1_UART_Init+0x68>)
 8001544:	6053      	str	r3, [r2, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001546:	4b14      	ldr	r3, [pc, #80]	; (8001598 <MX_USART1_UART_Init+0x68>)
 8001548:	2200      	movs	r2, #0
 800154a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800154c:	4b12      	ldr	r3, [pc, #72]	; (8001598 <MX_USART1_UART_Init+0x68>)
 800154e:	2200      	movs	r2, #0
 8001550:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <MX_USART1_UART_Init+0x68>)
 8001554:	2200      	movs	r2, #0
 8001556:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001558:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <MX_USART1_UART_Init+0x68>)
 800155a:	220c      	movs	r2, #12
 800155c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800155e:	4b0e      	ldr	r3, [pc, #56]	; (8001598 <MX_USART1_UART_Init+0x68>)
 8001560:	2200      	movs	r2, #0
 8001562:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001564:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <MX_USART1_UART_Init+0x68>)
 8001566:	2200      	movs	r2, #0
 8001568:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800156a:	4b0b      	ldr	r3, [pc, #44]	; (8001598 <MX_USART1_UART_Init+0x68>)
 800156c:	2200      	movs	r2, #0
 800156e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT;
 8001570:	4b09      	ldr	r3, [pc, #36]	; (8001598 <MX_USART1_UART_Init+0x68>)
 8001572:	2201      	movs	r2, #1
 8001574:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 8001576:	4b08      	ldr	r3, [pc, #32]	; (8001598 <MX_USART1_UART_Init+0x68>)
 8001578:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800157c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800157e:	4806      	ldr	r0, [pc, #24]	; (8001598 <MX_USART1_UART_Init+0x68>)
 8001580:	f004 ff82 	bl	8006488 <HAL_UART_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_USART1_UART_Init+0x5e>
  {
    Error_Handler();
 800158a:	f000 fe3f 	bl	800220c <Error_Handler>
  }
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000250 	.word	0x20000250
 800159c:	40013800 	.word	0x40013800

080015a0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
	if(Verify_Checksum(kline_rx_buf, pid_length + 4))
 80015a8:	4b18      	ldr	r3, [pc, #96]	; (800160c <HAL_UART_RxCpltCallback+0x6c>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	3304      	adds	r3, #4
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	4619      	mov	r1, r3
 80015b2:	4817      	ldr	r0, [pc, #92]	; (8001610 <HAL_UART_RxCpltCallback+0x70>)
 80015b4:	f7ff ff92 	bl	80014dc <Verify_Checksum>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d022      	beq.n	8001604 <HAL_UART_RxCpltCallback+0x64>
	{
		uint8_t j = 0;
 80015be:	2300      	movs	r3, #0
 80015c0:	73fb      	strb	r3, [r7, #15]
		for(uint8_t i = 2; i <= pid_length + 4; i++)
 80015c2:	2302      	movs	r3, #2
 80015c4:	73bb      	strb	r3, [r7, #14]
 80015c6:	e00b      	b.n	80015e0 <HAL_UART_RxCpltCallback+0x40>
		{
			rx_frame[j] = kline_rx_buf[i];
 80015c8:	7bba      	ldrb	r2, [r7, #14]
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	4910      	ldr	r1, [pc, #64]	; (8001610 <HAL_UART_RxCpltCallback+0x70>)
 80015ce:	5c89      	ldrb	r1, [r1, r2]
 80015d0:	4a10      	ldr	r2, [pc, #64]	; (8001614 <HAL_UART_RxCpltCallback+0x74>)
 80015d2:	54d1      	strb	r1, [r2, r3]
			j++;
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
 80015d6:	3301      	adds	r3, #1
 80015d8:	73fb      	strb	r3, [r7, #15]
		for(uint8_t i = 2; i <= pid_length + 4; i++)
 80015da:	7bbb      	ldrb	r3, [r7, #14]
 80015dc:	3301      	adds	r3, #1
 80015de:	73bb      	strb	r3, [r7, #14]
 80015e0:	7bba      	ldrb	r2, [r7, #14]
 80015e2:	4b0a      	ldr	r3, [pc, #40]	; (800160c <HAL_UART_RxCpltCallback+0x6c>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	3304      	adds	r3, #4
 80015e8:	429a      	cmp	r2, r3
 80015ea:	dded      	ble.n	80015c8 <HAL_UART_RxCpltCallback+0x28>
		}

		OBD2_ShowOnDisplay(OBD2_PID_Parse(rx_frame));
 80015ec:	4809      	ldr	r0, [pc, #36]	; (8001614 <HAL_UART_RxCpltCallback+0x74>)
 80015ee:	f000 f84b 	bl	8001688 <OBD2_PID_Parse>
 80015f2:	eef0 7a40 	vmov.f32	s15, s0
 80015f6:	eeb0 0a67 	vmov.f32	s0, s15
 80015fa:	f000 fc2b 	bl	8001e54 <OBD2_ShowOnDisplay>

		HAL_IWDG_Refresh(&hiwdg);
 80015fe:	4806      	ldr	r0, [pc, #24]	; (8001618 <HAL_UART_RxCpltCallback+0x78>)
 8001600:	f003 fd8e 	bl	8005120 <HAL_IWDG_Refresh>
	}
}
 8001604:	bf00      	nop
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	2000024c 	.word	0x2000024c
 8001610:	20000234 	.word	0x20000234
 8001614:	20000244 	.word	0x20000244
 8001618:	2000032c 	.word	0x2000032c

0800161c <OBD2_Request>:
//	strcat(txTest2, "\r\n");
//	HAL_UART_Transmit(&huart2, (uint8_t *)txTest2, sizeof(txTest2),10);
//}

void OBD2_Request(OBD obd)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af00      	add	r7, sp, #0
 8001622:	80b8      	strh	r0, [r7, #4]
	if(obd.used_protocol == OBD_PROTO_CAN)
 8001624:	793b      	ldrb	r3, [r7, #4]
 8001626:	2b04      	cmp	r3, #4
 8001628:	d115      	bne.n	8001656 <OBD2_Request+0x3a>
	{
		uint8_t tx_data_CAN[TX_DATA_LENGTH] = {0x02, 0x01, obd.pid, 0x00, 0x00, 0x00, 0x00, 0x00};
 800162a:	2302      	movs	r3, #2
 800162c:	743b      	strb	r3, [r7, #16]
 800162e:	2301      	movs	r3, #1
 8001630:	747b      	strb	r3, [r7, #17]
 8001632:	797b      	ldrb	r3, [r7, #5]
 8001634:	74bb      	strb	r3, [r7, #18]
 8001636:	2300      	movs	r3, #0
 8001638:	74fb      	strb	r3, [r7, #19]
 800163a:	2300      	movs	r3, #0
 800163c:	753b      	strb	r3, [r7, #20]
 800163e:	2300      	movs	r3, #0
 8001640:	757b      	strb	r3, [r7, #21]
 8001642:	2300      	movs	r3, #0
 8001644:	75bb      	strb	r3, [r7, #22]
 8001646:	2300      	movs	r3, #0
 8001648:	75fb      	strb	r3, [r7, #23]
		CAN_SEND_MESSAGE(tx_data_CAN);
 800164a:	f107 0310 	add.w	r3, r7, #16
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff fd08 	bl	8001064 <CAN_SEND_MESSAGE>
		else
		{
			KWP2000_SEND_MESSAGE(tx_data_ISO);
		}
	}
}
 8001654:	e011      	b.n	800167a <OBD2_Request+0x5e>
		uint8_t tx_data_ISO[2] = {0x01, obd.pid};
 8001656:	2301      	movs	r3, #1
 8001658:	733b      	strb	r3, [r7, #12]
 800165a:	797b      	ldrb	r3, [r7, #5]
 800165c:	737b      	strb	r3, [r7, #13]
		if(obd.used_protocol == OBD_PROTO_ISO9141)
 800165e:	793b      	ldrb	r3, [r7, #4]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d105      	bne.n	8001670 <OBD2_Request+0x54>
			KLine_SEND_MESSAGE(tx_data_ISO);
 8001664:	f107 030c 	add.w	r3, r7, #12
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff fe73 	bl	8001354 <KLine_SEND_MESSAGE>
}
 800166e:	e004      	b.n	800167a <OBD2_Request+0x5e>
			KWP2000_SEND_MESSAGE(tx_data_ISO);
 8001670:	f107 030c 	add.w	r3, r7, #12
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff fecd 	bl	8001414 <KWP2000_SEND_MESSAGE>
}
 800167a:	bf00      	nop
 800167c:	3718      	adds	r7, #24
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	0000      	movs	r0, r0
 8001684:	0000      	movs	r0, r0
	...

08001688 <OBD2_PID_Parse>:

float OBD2_PID_Parse(uint8_t* rx_frame)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
	float value = 0;
 8001690:	f04f 0300 	mov.w	r3, #0
 8001694:	60fb      	str	r3, [r7, #12]
	switch(rx_frame[2])
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	3302      	adds	r3, #2
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	3b04      	subs	r3, #4
 800169e:	2ba2      	cmp	r3, #162	; 0xa2
 80016a0:	f200 8399 	bhi.w	8001dd6 <OBD2_PID_Parse+0x74e>
 80016a4:	a201      	add	r2, pc, #4	; (adr r2, 80016ac <OBD2_PID_Parse+0x24>)
 80016a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016aa:	bf00      	nop
 80016ac:	08001939 	.word	0x08001939
 80016b0:	08001941 	.word	0x08001941
 80016b4:	08001957 	.word	0x08001957
 80016b8:	08001957 	.word	0x08001957
 80016bc:	08001957 	.word	0x08001957
 80016c0:	08001957 	.word	0x08001957
 80016c4:	0800195d 	.word	0x0800195d
 80016c8:	08001979 	.word	0x08001979
 80016cc:	0800198d 	.word	0x0800198d
 80016d0:	080019b3 	.word	0x080019b3
 80016d4:	080019c7 	.word	0x080019c7
 80016d8:	080019e1 	.word	0x080019e1
 80016dc:	080019f7 	.word	0x080019f7
 80016e0:	08001a21 	.word	0x08001a21
 80016e4:	08001dd7 	.word	0x08001dd7
 80016e8:	08001dd7 	.word	0x08001dd7
 80016ec:	08001a29 	.word	0x08001a29
 80016f0:	08001a29 	.word	0x08001a29
 80016f4:	08001a29 	.word	0x08001a29
 80016f8:	08001a29 	.word	0x08001a29
 80016fc:	08001a29 	.word	0x08001a29
 8001700:	08001a29 	.word	0x08001a29
 8001704:	08001a29 	.word	0x08001a29
 8001708:	08001a29 	.word	0x08001a29
 800170c:	08001dd7 	.word	0x08001dd7
 8001710:	08001dd7 	.word	0x08001dd7
 8001714:	08001dd7 	.word	0x08001dd7
 8001718:	08001a47 	.word	0x08001a47
 800171c:	08001dd7 	.word	0x08001dd7
 8001720:	08001a47 	.word	0x08001a47
 8001724:	08001a65 	.word	0x08001a65
 8001728:	08001a95 	.word	0x08001a95
 800172c:	08001abb 	.word	0x08001abb
 8001730:	08001abb 	.word	0x08001abb
 8001734:	08001abb 	.word	0x08001abb
 8001738:	08001abb 	.word	0x08001abb
 800173c:	08001abb 	.word	0x08001abb
 8001740:	08001abb 	.word	0x08001abb
 8001744:	08001abb 	.word	0x08001abb
 8001748:	08001abb 	.word	0x08001abb
 800174c:	08001ac3 	.word	0x08001ac3
 8001750:	08001acb 	.word	0x08001acb
 8001754:	08001ad1 	.word	0x08001ad1
 8001758:	08001ad1 	.word	0x08001ad1
 800175c:	08001ad9 	.word	0x08001ad9
 8001760:	08001aed 	.word	0x08001aed
 8001764:	08001b0b 	.word	0x08001b0b
 8001768:	08001b31 	.word	0x08001b31
 800176c:	08001b45 	.word	0x08001b45
 8001770:	08001b45 	.word	0x08001b45
 8001774:	08001b45 	.word	0x08001b45
 8001778:	08001b45 	.word	0x08001b45
 800177c:	08001b45 	.word	0x08001b45
 8001780:	08001b45 	.word	0x08001b45
 8001784:	08001b45 	.word	0x08001b45
 8001788:	08001b45 	.word	0x08001b45
 800178c:	08001b4d 	.word	0x08001b4d
 8001790:	08001b4d 	.word	0x08001b4d
 8001794:	08001b4d 	.word	0x08001b4d
 8001798:	08001b4d 	.word	0x08001b4d
 800179c:	08001dd7 	.word	0x08001dd7
 80017a0:	08001dd7 	.word	0x08001dd7
 80017a4:	08001b79 	.word	0x08001b79
 80017a8:	08001ba3 	.word	0x08001ba3
 80017ac:	08001bab 	.word	0x08001bab
 80017b0:	08001bb3 	.word	0x08001bb3
 80017b4:	08001bbb 	.word	0x08001bbb
 80017b8:	08001bd1 	.word	0x08001bd1
 80017bc:	08001bd1 	.word	0x08001bd1
 80017c0:	08001bd1 	.word	0x08001bd1
 80017c4:	08001bd1 	.word	0x08001bd1
 80017c8:	08001bd1 	.word	0x08001bd1
 80017cc:	08001bd1 	.word	0x08001bd1
 80017d0:	08001bd9 	.word	0x08001bd9
 80017d4:	08001bd9 	.word	0x08001bd9
 80017d8:	08001bf7 	.word	0x08001bf7
 80017dc:	08001dd7 	.word	0x08001dd7
 80017e0:	08001dd7 	.word	0x08001dd7
 80017e4:	08001c0b 	.word	0x08001c0b
 80017e8:	08001c2d 	.word	0x08001c2d
 80017ec:	08001c5f 	.word	0x08001c5f
 80017f0:	08001c83 	.word	0x08001c83
 80017f4:	08001c83 	.word	0x08001c83
 80017f8:	08001c83 	.word	0x08001c83
 80017fc:	08001c83 	.word	0x08001c83
 8001800:	08001c89 	.word	0x08001c89
 8001804:	08001ca7 	.word	0x08001ca7
 8001808:	08001ca7 	.word	0x08001ca7
 800180c:	08001caf 	.word	0x08001caf
 8001810:	08001cc5 	.word	0x08001cc5
 8001814:	08001ccb 	.word	0x08001ccb
 8001818:	08001dd7 	.word	0x08001dd7
 800181c:	08001dd7 	.word	0x08001dd7
 8001820:	08001cfd 	.word	0x08001cfd
 8001824:	08001cfd 	.word	0x08001cfd
 8001828:	08001d13 	.word	0x08001d13
 800182c:	08001d31 	.word	0x08001d31
 8001830:	08001dd7 	.word	0x08001dd7
 8001834:	08001d47 	.word	0x08001d47
 8001838:	08001d4f 	.word	0x08001d4f
 800183c:	08001d4f 	.word	0x08001d4f
 8001840:	08001dd7 	.word	0x08001dd7
 8001844:	08001dd7 	.word	0x08001dd7
 8001848:	08001dd7 	.word	0x08001dd7
 800184c:	08001dd7 	.word	0x08001dd7
 8001850:	08001dd7 	.word	0x08001dd7
 8001854:	08001dd7 	.word	0x08001dd7
 8001858:	08001dd7 	.word	0x08001dd7
 800185c:	08001dd7 	.word	0x08001dd7
 8001860:	08001dd7 	.word	0x08001dd7
 8001864:	08001dd7 	.word	0x08001dd7
 8001868:	08001dd7 	.word	0x08001dd7
 800186c:	08001dd7 	.word	0x08001dd7
 8001870:	08001dd7 	.word	0x08001dd7
 8001874:	08001dd7 	.word	0x08001dd7
 8001878:	08001dd7 	.word	0x08001dd7
 800187c:	08001dd7 	.word	0x08001dd7
 8001880:	08001dd7 	.word	0x08001dd7
 8001884:	08001dd7 	.word	0x08001dd7
 8001888:	08001dd7 	.word	0x08001dd7
 800188c:	08001d65 	.word	0x08001d65
 8001890:	08001dd7 	.word	0x08001dd7
 8001894:	08001dd7 	.word	0x08001dd7
 8001898:	08001dd7 	.word	0x08001dd7
 800189c:	08001dd7 	.word	0x08001dd7
 80018a0:	08001dd7 	.word	0x08001dd7
 80018a4:	08001dd7 	.word	0x08001dd7
 80018a8:	08001dd7 	.word	0x08001dd7
 80018ac:	08001dd7 	.word	0x08001dd7
 80018b0:	08001dd7 	.word	0x08001dd7
 80018b4:	08001dd7 	.word	0x08001dd7
 80018b8:	08001dd7 	.word	0x08001dd7
 80018bc:	08001dd7 	.word	0x08001dd7
 80018c0:	08001dd7 	.word	0x08001dd7
 80018c4:	08001dd7 	.word	0x08001dd7
 80018c8:	08001dd7 	.word	0x08001dd7
 80018cc:	08001dd7 	.word	0x08001dd7
 80018d0:	08001dd7 	.word	0x08001dd7
 80018d4:	08001dd7 	.word	0x08001dd7
 80018d8:	08001dd7 	.word	0x08001dd7
 80018dc:	08001dd7 	.word	0x08001dd7
 80018e0:	08001dd7 	.word	0x08001dd7
 80018e4:	08001dd7 	.word	0x08001dd7
 80018e8:	08001dd7 	.word	0x08001dd7
 80018ec:	08001dd7 	.word	0x08001dd7
 80018f0:	08001dd7 	.word	0x08001dd7
 80018f4:	08001dd7 	.word	0x08001dd7
 80018f8:	08001dd7 	.word	0x08001dd7
 80018fc:	08001dd7 	.word	0x08001dd7
 8001900:	08001dd7 	.word	0x08001dd7
 8001904:	08001dd7 	.word	0x08001dd7
 8001908:	08001dd7 	.word	0x08001dd7
 800190c:	08001dd7 	.word	0x08001dd7
 8001910:	08001dd7 	.word	0x08001dd7
 8001914:	08001dd7 	.word	0x08001dd7
 8001918:	08001dd7 	.word	0x08001dd7
 800191c:	08001dd7 	.word	0x08001dd7
 8001920:	08001dd7 	.word	0x08001dd7
 8001924:	08001dd7 	.word	0x08001dd7
 8001928:	08001dd7 	.word	0x08001dd7
 800192c:	08001dd7 	.word	0x08001dd7
 8001930:	08001dd7 	.word	0x08001dd7
 8001934:	08001d91 	.word	0x08001d91
	{
	case 0x04:
		value = (100/255)*rx_frame[3];
 8001938:	f04f 0300 	mov.w	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
		break;
 800193e:	e24a      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x05:
		value = rx_frame[3] - 40;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	3303      	adds	r3, #3
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	3b28      	subs	r3, #40	; 0x28
 8001948:	ee07 3a90 	vmov	s15, r3
 800194c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001950:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001954:	e23f      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x06: case 0x07: case 0x08: case 0x09:
		value = (100/128)*rx_frame[3] - 100;
 8001956:	4bb2      	ldr	r3, [pc, #712]	; (8001c20 <OBD2_PID_Parse+0x598>)
 8001958:	60fb      	str	r3, [r7, #12]
		break;
 800195a:	e23c      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x0A:
		value = 3 * rx_frame[3];
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	3303      	adds	r3, #3
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	461a      	mov	r2, r3
 8001964:	4613      	mov	r3, r2
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	4413      	add	r3, r2
 800196a:	ee07 3a90 	vmov	s15, r3
 800196e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001972:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001976:	e22e      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x0B:
		value = rx_frame[3];
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3303      	adds	r3, #3
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	ee07 3a90 	vmov	s15, r3
 8001982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001986:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 800198a:	e224      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x0C:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 4;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3303      	adds	r3, #3
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	021b      	lsls	r3, r3, #8
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	3204      	adds	r2, #4
 8001998:	7812      	ldrb	r2, [r2, #0]
 800199a:	4313      	orrs	r3, r2
 800199c:	2b00      	cmp	r3, #0
 800199e:	da00      	bge.n	80019a2 <OBD2_PID_Parse+0x31a>
 80019a0:	3303      	adds	r3, #3
 80019a2:	109b      	asrs	r3, r3, #2
 80019a4:	ee07 3a90 	vmov	s15, r3
 80019a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ac:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80019b0:	e211      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x0D:
		value = rx_frame[3];
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	3303      	adds	r3, #3
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	ee07 3a90 	vmov	s15, r3
 80019bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019c0:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80019c4:	e207      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x0E:
		value = (rx_frame[3] / 2) - 64;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	3303      	adds	r3, #3
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	085b      	lsrs	r3, r3, #1
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	3b40      	subs	r3, #64	; 0x40
 80019d2:	ee07 3a90 	vmov	s15, r3
 80019d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019da:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80019de:	e1fa      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x0F:
		value = rx_frame[3] - 40;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	3303      	adds	r3, #3
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	3b28      	subs	r3, #40	; 0x28
 80019e8:	ee07 3a90 	vmov	s15, r3
 80019ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019f0:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80019f4:	e1ef      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x10:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 100;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	3303      	adds	r3, #3
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	021b      	lsls	r3, r3, #8
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	3204      	adds	r2, #4
 8001a02:	7812      	ldrb	r2, [r2, #0]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	4a87      	ldr	r2, [pc, #540]	; (8001c24 <OBD2_PID_Parse+0x59c>)
 8001a08:	fb82 1203 	smull	r1, r2, r2, r3
 8001a0c:	1152      	asrs	r2, r2, #5
 8001a0e:	17db      	asrs	r3, r3, #31
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	ee07 3a90 	vmov	s15, r3
 8001a16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a1a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001a1e:	e1da      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x11:
		value = (100/255)*rx_frame[3];
 8001a20:	f04f 0300 	mov.w	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
		break;
 8001a26:	e1d6      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x14: case 0x15: case 0x16: case 0x17: case 0x18: case 0x19: case 0x1A: case 0x1B:
		value = rx_frame[3] / 200;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3303      	adds	r3, #3
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	4a7d      	ldr	r2, [pc, #500]	; (8001c24 <OBD2_PID_Parse+0x59c>)
 8001a30:	fba2 2303 	umull	r2, r3, r2, r3
 8001a34:	099b      	lsrs	r3, r3, #6
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	ee07 3a90 	vmov	s15, r3
 8001a3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a40:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001a44:	e1c7      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x1F: case 0x21:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	3303      	adds	r3, #3
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	021b      	lsls	r3, r3, #8
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	3204      	adds	r2, #4
 8001a52:	7812      	ldrb	r2, [r2, #0]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	ee07 3a90 	vmov	s15, r3
 8001a5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a5e:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001a62:	e1b8      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x22:
		value = ((rx_frame[3] << 8) | rx_frame[4])*0.079;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3303      	adds	r3, #3
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	021b      	lsls	r3, r3, #8
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	3204      	adds	r2, #4
 8001a70:	7812      	ldrb	r2, [r2, #0]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7fe fd55 	bl	8000524 <__aeabi_i2d>
 8001a7a:	a367      	add	r3, pc, #412	; (adr r3, 8001c18 <OBD2_PID_Parse+0x590>)
 8001a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a80:	f7fe fdba 	bl	80005f8 <__aeabi_dmul>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4610      	mov	r0, r2
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	f7ff f88c 	bl	8000ba8 <__aeabi_d2f>
 8001a90:	4603      	mov	r3, r0
 8001a92:	60fb      	str	r3, [r7, #12]
	case 0x23:
		value = 10*((rx_frame[3] << 8) | rx_frame[4]);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	3303      	adds	r3, #3
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	021b      	lsls	r3, r3, #8
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	3204      	adds	r2, #4
 8001aa0:	7812      	ldrb	r2, [r2, #0]
 8001aa2:	431a      	orrs	r2, r3
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	4413      	add	r3, r2
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	ee07 3a90 	vmov	s15, r3
 8001ab0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ab4:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001ab8:	e18d      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x24: case 0x25: case 0x26: case 0x27: case 0x28: case 0x29: case 0x2A: case 0x2B:
		value = (1/32768)*((rx_frame[3] << 8) | rx_frame[4]);
 8001aba:	f04f 0300 	mov.w	r3, #0
 8001abe:	60fb      	str	r3, [r7, #12]
		break;
 8001ac0:	e189      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x2C:
		value = (100/255)*rx_frame[3];
 8001ac2:	f04f 0300 	mov.w	r3, #0
 8001ac6:	60fb      	str	r3, [r7, #12]
		break;
 8001ac8:	e185      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x2D:
		value = (100/128)*rx_frame[3] - 100;
 8001aca:	4b55      	ldr	r3, [pc, #340]	; (8001c20 <OBD2_PID_Parse+0x598>)
 8001acc:	60fb      	str	r3, [r7, #12]
		break;
 8001ace:	e182      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x2E: case 0x2F:
		value = (100/255)*rx_frame[3];
 8001ad0:	f04f 0300 	mov.w	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
		break;
 8001ad6:	e17e      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x30:
		value = rx_frame[3];
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	3303      	adds	r3, #3
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	ee07 3a90 	vmov	s15, r3
 8001ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ae6:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001aea:	e174      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x31:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	3303      	adds	r3, #3
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	021b      	lsls	r3, r3, #8
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	3204      	adds	r2, #4
 8001af8:	7812      	ldrb	r2, [r2, #0]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	ee07 3a90 	vmov	s15, r3
 8001b00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b04:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001b08:	e165      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x32:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 4;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	3303      	adds	r3, #3
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	021b      	lsls	r3, r3, #8
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	3204      	adds	r2, #4
 8001b16:	7812      	ldrb	r2, [r2, #0]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	da00      	bge.n	8001b20 <OBD2_PID_Parse+0x498>
 8001b1e:	3303      	adds	r3, #3
 8001b20:	109b      	asrs	r3, r3, #2
 8001b22:	ee07 3a90 	vmov	s15, r3
 8001b26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b2a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001b2e:	e152      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x33:
		value = rx_frame[3];
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3303      	adds	r3, #3
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	ee07 3a90 	vmov	s15, r3
 8001b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b3e:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001b42:	e148      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x34: case 0x35: case 0x36: case 0x37: case 0x38: case 0x39: case 0x3A: case 0x3B:
		value = (1/32768)*((rx_frame[3] << 8) | rx_frame[4]);
 8001b44:	f04f 0300 	mov.w	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
		break;
 8001b4a:	e144      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x3C: case 0x3D: case 0x3E: case 0x3F:
		value = (((rx_frame[3] << 8) | rx_frame[4]) / 100) - 40;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	3303      	adds	r3, #3
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	021b      	lsls	r3, r3, #8
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	3204      	adds	r2, #4
 8001b58:	7812      	ldrb	r2, [r2, #0]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	4a31      	ldr	r2, [pc, #196]	; (8001c24 <OBD2_PID_Parse+0x59c>)
 8001b5e:	fb82 1203 	smull	r1, r2, r2, r3
 8001b62:	1152      	asrs	r2, r2, #5
 8001b64:	17db      	asrs	r3, r3, #31
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	3b28      	subs	r3, #40	; 0x28
 8001b6a:	ee07 3a90 	vmov	s15, r3
 8001b6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b72:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001b76:	e12e      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x42:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 1000;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	3303      	adds	r3, #3
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	021b      	lsls	r3, r3, #8
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	3204      	adds	r2, #4
 8001b84:	7812      	ldrb	r2, [r2, #0]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	4a27      	ldr	r2, [pc, #156]	; (8001c28 <OBD2_PID_Parse+0x5a0>)
 8001b8a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b8e:	1192      	asrs	r2, r2, #6
 8001b90:	17db      	asrs	r3, r3, #31
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	ee07 3a90 	vmov	s15, r3
 8001b98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b9c:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001ba0:	e119      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x43:
		value = (100/255)* ((rx_frame[3] << 8) | rx_frame[4]);
 8001ba2:	f04f 0300 	mov.w	r3, #0
 8001ba6:	60fb      	str	r3, [r7, #12]
		break;
 8001ba8:	e115      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x44:
		value = (1/32768)*((rx_frame[3] << 8) | rx_frame[4]);
 8001baa:	f04f 0300 	mov.w	r3, #0
 8001bae:	60fb      	str	r3, [r7, #12]
		break;
 8001bb0:	e111      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x45:
		value = (100/255)*rx_frame[3];
 8001bb2:	f04f 0300 	mov.w	r3, #0
 8001bb6:	60fb      	str	r3, [r7, #12]
		break;
 8001bb8:	e10d      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x46:
		value = rx_frame[3] - 40;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3303      	adds	r3, #3
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	3b28      	subs	r3, #40	; 0x28
 8001bc2:	ee07 3a90 	vmov	s15, r3
 8001bc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bca:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001bce:	e102      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x47: case 0x48: case 0x49: case 0x4A: case 0x4B: case 0x4C:
		value = (100/255)*rx_frame[3];
 8001bd0:	f04f 0300 	mov.w	r3, #0
 8001bd4:	60fb      	str	r3, [r7, #12]
		break;
 8001bd6:	e0fe      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x4D: case 0x4E:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3303      	adds	r3, #3
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	021b      	lsls	r3, r3, #8
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	3204      	adds	r2, #4
 8001be4:	7812      	ldrb	r2, [r2, #0]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	ee07 3a90 	vmov	s15, r3
 8001bec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bf0:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001bf4:	e0ef      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x4F:
		value = rx_frame[3];
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	3303      	adds	r3, #3
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	ee07 3a90 	vmov	s15, r3
 8001c00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c04:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001c08:	e0e5      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x52:
		value = (100/255)*rx_frame[3];
 8001c0a:	f04f 0300 	mov.w	r3, #0
 8001c0e:	60fb      	str	r3, [r7, #12]
		break;
 8001c10:	e0e1      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
 8001c12:	bf00      	nop
 8001c14:	f3af 8000 	nop.w
 8001c18:	10624dd3 	.word	0x10624dd3
 8001c1c:	3fb43958 	.word	0x3fb43958
 8001c20:	c2c80000 	.word	0xc2c80000
 8001c24:	51eb851f 	.word	0x51eb851f
 8001c28:	10624dd3 	.word	0x10624dd3
	case 0x53:
		value = ((rx_frame[3] << 8) | rx_frame[4]) * 0.005;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	3303      	adds	r3, #3
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	021b      	lsls	r3, r3, #8
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	3204      	adds	r2, #4
 8001c38:	7812      	ldrb	r2, [r2, #0]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7fe fc71 	bl	8000524 <__aeabi_i2d>
 8001c42:	a370      	add	r3, pc, #448	; (adr r3, 8001e04 <OBD2_PID_Parse+0x77c>)
 8001c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c48:	f7fe fcd6 	bl	80005f8 <__aeabi_dmul>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	460b      	mov	r3, r1
 8001c50:	4610      	mov	r0, r2
 8001c52:	4619      	mov	r1, r3
 8001c54:	f7fe ffa8 	bl	8000ba8 <__aeabi_d2f>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	60fb      	str	r3, [r7, #12]
		break;
 8001c5c:	e0bb      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x54:
		value = ((rx_frame[3] << 8) | rx_frame[4]) - 32767;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	3303      	adds	r3, #3
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	021b      	lsls	r3, r3, #8
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	3204      	adds	r2, #4
 8001c6a:	7812      	ldrb	r2, [r2, #0]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8001c72:	3b7f      	subs	r3, #127	; 0x7f
 8001c74:	ee07 3a90 	vmov	s15, r3
 8001c78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c7c:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001c80:	e0a9      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x55: case 0x56: case 0x57: case 0x58:
		value = ((100/128)*rx_frame[3]) - 100;
 8001c82:	4b5d      	ldr	r3, [pc, #372]	; (8001df8 <OBD2_PID_Parse+0x770>)
 8001c84:	60fb      	str	r3, [r7, #12]
		break;
 8001c86:	e0a6      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x59:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	3303      	adds	r3, #3
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	021b      	lsls	r3, r3, #8
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	3204      	adds	r2, #4
 8001c94:	7812      	ldrb	r2, [r2, #0]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	ee07 3a90 	vmov	s15, r3
 8001c9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca0:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001ca4:	e097      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x5A: case 0x5B:
		value = (100/255)*rx_frame[3];
 8001ca6:	f04f 0300 	mov.w	r3, #0
 8001caa:	60fb      	str	r3, [r7, #12]
		break;
 8001cac:	e093      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x5C:
		value =  rx_frame[3] - 40;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	3303      	adds	r3, #3
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	3b28      	subs	r3, #40	; 0x28
 8001cb6:	ee07 3a90 	vmov	s15, r3
 8001cba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cbe:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001cc2:	e088      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x5D:
		value = ((100/128)*rx_frame[3]) - 210;
 8001cc4:	4b4d      	ldr	r3, [pc, #308]	; (8001dfc <OBD2_PID_Parse+0x774>)
 8001cc6:	60fb      	str	r3, [r7, #12]
		break;
 8001cc8:	e085      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x5E:
		value = ((rx_frame[3] << 8) | rx_frame[4]) * 0.05;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	3303      	adds	r3, #3
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	021b      	lsls	r3, r3, #8
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	3204      	adds	r2, #4
 8001cd6:	7812      	ldrb	r2, [r2, #0]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7fe fc22 	bl	8000524 <__aeabi_i2d>
 8001ce0:	a341      	add	r3, pc, #260	; (adr r3, 8001de8 <OBD2_PID_Parse+0x760>)
 8001ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce6:	f7fe fc87 	bl	80005f8 <__aeabi_dmul>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4610      	mov	r0, r2
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	f7fe ff59 	bl	8000ba8 <__aeabi_d2f>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	60fb      	str	r3, [r7, #12]
		break;
 8001cfa:	e06c      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x61: case 0x62:
		value = rx_frame[3] - 125;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	3303      	adds	r3, #3
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	3b7d      	subs	r3, #125	; 0x7d
 8001d04:	ee07 3a90 	vmov	s15, r3
 8001d08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d0c:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001d10:	e061      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x63:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	3303      	adds	r3, #3
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	021b      	lsls	r3, r3, #8
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	3204      	adds	r2, #4
 8001d1e:	7812      	ldrb	r2, [r2, #0]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	ee07 3a90 	vmov	s15, r3
 8001d26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d2a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001d2e:	e052      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x64:
		value = rx_frame[3] - 125;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	3303      	adds	r3, #3
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	3b7d      	subs	r3, #125	; 0x7d
 8001d38:	ee07 3a90 	vmov	s15, r3
 8001d3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d40:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001d44:	e047      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x66:
		value = ((rx_frame[3] << 8) | rx_frame[4]) * (1/32);
 8001d46:	f04f 0300 	mov.w	r3, #0
 8001d4a:	60fb      	str	r3, [r7, #12]
		break;
 8001d4c:	e043      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x67: case 0x68:
		value = rx_frame[3] - 40;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	3303      	adds	r3, #3
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	3b28      	subs	r3, #40	; 0x28
 8001d56:	ee07 3a90 	vmov	s15, r3
 8001d5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d5e:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001d62:	e038      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0x7C:
		value = (((rx_frame[3] << 8) | rx_frame[4]) / 100) - 40;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	3303      	adds	r3, #3
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	021b      	lsls	r3, r3, #8
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	3204      	adds	r2, #4
 8001d70:	7812      	ldrb	r2, [r2, #0]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	4a22      	ldr	r2, [pc, #136]	; (8001e00 <OBD2_PID_Parse+0x778>)
 8001d76:	fb82 1203 	smull	r1, r2, r2, r3
 8001d7a:	1152      	asrs	r2, r2, #5
 8001d7c:	17db      	asrs	r3, r3, #31
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	3b28      	subs	r3, #40	; 0x28
 8001d82:	ee07 3a90 	vmov	s15, r3
 8001d86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d8a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001d8e:	e022      	b.n	8001dd6 <OBD2_PID_Parse+0x74e>
	case 0xA6:
		value = ((rx_frame[3] << 24) | (rx_frame[4] << 16) | (rx_frame[5] << 8) | rx_frame[6]) * 0.1;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	3303      	adds	r3, #3
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	061a      	lsls	r2, r3, #24
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	3304      	adds	r3, #4
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	041b      	lsls	r3, r3, #16
 8001da0:	431a      	orrs	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	3305      	adds	r3, #5
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	021b      	lsls	r3, r3, #8
 8001daa:	4313      	orrs	r3, r2
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	3206      	adds	r2, #6
 8001db0:	7812      	ldrb	r2, [r2, #0]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7fe fbb5 	bl	8000524 <__aeabi_i2d>
 8001dba:	a30d      	add	r3, pc, #52	; (adr r3, 8001df0 <OBD2_PID_Parse+0x768>)
 8001dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc0:	f7fe fc1a 	bl	80005f8 <__aeabi_dmul>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	4610      	mov	r0, r2
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f7fe feec 	bl	8000ba8 <__aeabi_d2f>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	60fb      	str	r3, [r7, #12]
		break;
 8001dd4:	bf00      	nop
	}
	return value;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	ee07 3a90 	vmov	s15, r3
}
 8001ddc:	eeb0 0a67 	vmov.f32	s0, s15
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	9999999a 	.word	0x9999999a
 8001dec:	3fa99999 	.word	0x3fa99999
 8001df0:	9999999a 	.word	0x9999999a
 8001df4:	3fb99999 	.word	0x3fb99999
 8001df8:	c2c80000 	.word	0xc2c80000
 8001dfc:	c3520000 	.word	0xc3520000
 8001e00:	51eb851f 	.word	0x51eb851f
 8001e04:	47ae147b 	.word	0x47ae147b
 8001e08:	3f747ae1 	.word	0x3f747ae1

08001e0c <OBD2_Init>:

obd_protocol OBD2_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
	used_protocol = KLine_Init();
 8001e10:	f7ff f94a 	bl	80010a8 <KLine_Init>
 8001e14:	4603      	mov	r3, r0
 8001e16:	461a      	mov	r2, r3
 8001e18:	4b0d      	ldr	r3, [pc, #52]	; (8001e50 <OBD2_Init+0x44>)
 8001e1a:	701a      	strb	r2, [r3, #0]
	if(used_protocol == OBD_NONE)
 8001e1c:	4b0c      	ldr	r3, [pc, #48]	; (8001e50 <OBD2_Init+0x44>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d110      	bne.n	8001e46 <OBD2_Init+0x3a>
	{
		used_protocol = KWP2000_Fast_Init();
 8001e24:	f7ff f9d8 	bl	80011d8 <KWP2000_Fast_Init>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	4b08      	ldr	r3, [pc, #32]	; (8001e50 <OBD2_Init+0x44>)
 8001e2e:	701a      	strb	r2, [r3, #0]
		if(used_protocol == OBD_NONE)
 8001e30:	4b07      	ldr	r3, [pc, #28]	; (8001e50 <OBD2_Init+0x44>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d106      	bne.n	8001e46 <OBD2_Init+0x3a>
		{
			used_protocol = OBD_PROTO_CAN;
 8001e38:	4b05      	ldr	r3, [pc, #20]	; (8001e50 <OBD2_Init+0x44>)
 8001e3a:	2204      	movs	r2, #4
 8001e3c:	701a      	strb	r2, [r3, #0]
			MX_CAN1_Init();
 8001e3e:	f7ff f885 	bl	8000f4c <MX_CAN1_Init>
			canConfig();
 8001e42:	f7ff f8b9 	bl	8000fb8 <canConfig>
		}
	}
	return used_protocol;
 8001e46:	4b02      	ldr	r3, [pc, #8]	; (8001e50 <OBD2_Init+0x44>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	200002d4 	.word	0x200002d4

08001e54 <OBD2_ShowOnDisplay>:

void OBD2_ShowOnDisplay(float value)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b088      	sub	sp, #32
 8001e58:	af02      	add	r7, sp, #8
 8001e5a:	ed87 0a01 	vstr	s0, [r7, #4]
	char str[10];
	snprintf(str, 10, "%f", value);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f7fe fb72 	bl	8000548 <__aeabi_f2d>
 8001e64:	4602      	mov	r2, r0
 8001e66:	460b      	mov	r3, r1
 8001e68:	f107 000c 	add.w	r0, r7, #12
 8001e6c:	e9cd 2300 	strd	r2, r3, [sp]
 8001e70:	4a10      	ldr	r2, [pc, #64]	; (8001eb4 <OBD2_ShowOnDisplay+0x60>)
 8001e72:	210a      	movs	r1, #10
 8001e74:	f006 fb70 	bl	8008558 <sniprintf>
	ssd1306_SetCursor(0,0);
 8001e78:	2100      	movs	r1, #0
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	f000 fe9a 	bl	8002bb4 <ssd1306_SetCursor>
	ssd1306_Fill(Black);
 8001e80:	2000      	movs	r0, #0
 8001e82:	f000 fd49 	bl	8002918 <ssd1306_Fill>
	ssd1306_WriteString("Teplota", Font_7x10, White);
 8001e86:	4a0c      	ldr	r2, [pc, #48]	; (8001eb8 <OBD2_ShowOnDisplay+0x64>)
 8001e88:	2301      	movs	r3, #1
 8001e8a:	ca06      	ldmia	r2, {r1, r2}
 8001e8c:	480b      	ldr	r0, [pc, #44]	; (8001ebc <OBD2_ShowOnDisplay+0x68>)
 8001e8e:	f000 fe6b 	bl	8002b68 <ssd1306_WriteString>
	ssd1306_SetCursor(40, 20);
 8001e92:	2114      	movs	r1, #20
 8001e94:	2028      	movs	r0, #40	; 0x28
 8001e96:	f000 fe8d 	bl	8002bb4 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_16x26, White);
 8001e9a:	4a09      	ldr	r2, [pc, #36]	; (8001ec0 <OBD2_ShowOnDisplay+0x6c>)
 8001e9c:	f107 000c 	add.w	r0, r7, #12
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	ca06      	ldmia	r2, {r1, r2}
 8001ea4:	f000 fe60 	bl	8002b68 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001ea8:	f000 fd5a 	bl	8002960 <ssd1306_UpdateScreen>
}
 8001eac:	bf00      	nop
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	0800aa78 	.word	0x0800aa78
 8001eb8:	20000004 	.word	0x20000004
 8001ebc:	0800aa7c 	.word	0x0800aa7c
 8001ec0:	2000000c 	.word	0x2000000c

08001ec4 <PID_Get_Lenght>:
		[0x7C] = { 2 }, //Diesel Particulate filter (DPF) temperature
		[0xA6] = { 4 }, //Odometer
};

uint8_t PID_Get_Lenght(uint8_t pid)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	71fb      	strb	r3, [r7, #7]
	return PID_LUT[pid][0];
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	4a03      	ldr	r2, [pc, #12]	; (8001ee0 <PID_Get_Lenght+0x1c>)
 8001ed2:	5cd3      	ldrb	r3, [r2, r3]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	0800aa8c 	.word	0x0800aa8c

08001ee4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ee8:	f000 feae 	bl	8002c48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001eec:	f000 f836 	bl	8001f5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ef0:	f000 f902 	bl	80020f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ef4:	f000 f8e2 	bl	80020bc <MX_DMA_Init>
  MX_I2C2_Init();
 8001ef8:	f000 f882 	bl	8002000 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  ssd1306_Init();
 8001efc:	f000 fca2 	bl	8002844 <ssd1306_Init>
  ssd1306_Fill(Black);
 8001f00:	2000      	movs	r0, #0
 8001f02:	f000 fd09 	bl	8002918 <ssd1306_Fill>
  ssd1306_WriteString("Teplota", Font_7x10, White);
 8001f06:	4a12      	ldr	r2, [pc, #72]	; (8001f50 <main+0x6c>)
 8001f08:	2301      	movs	r3, #1
 8001f0a:	ca06      	ldmia	r2, {r1, r2}
 8001f0c:	4811      	ldr	r0, [pc, #68]	; (8001f54 <main+0x70>)
 8001f0e:	f000 fe2b 	bl	8002b68 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8001f12:	f000 fd25 	bl	8002960 <ssd1306_UpdateScreen>



  obd_comm.used_protocol = OBD2_Init();
 8001f16:	f7ff ff79 	bl	8001e0c <OBD2_Init>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	4b0e      	ldr	r3, [pc, #56]	; (8001f58 <main+0x74>)
 8001f20:	701a      	strb	r2, [r3, #0]

  obd_comm.pid = 0x05;
 8001f22:	4b0d      	ldr	r3, [pc, #52]	; (8001f58 <main+0x74>)
 8001f24:	2205      	movs	r2, #5
 8001f26:	705a      	strb	r2, [r3, #1]

  MX_IWDG_Init();
 8001f28:	f000 f8aa 	bl	8002080 <MX_IWDG_Init>

  OBD2_Request(obd_comm);
 8001f2c:	4b0a      	ldr	r3, [pc, #40]	; (8001f58 <main+0x74>)
 8001f2e:	6818      	ldr	r0, [r3, #0]
 8001f30:	f7ff fb74 	bl	800161c <OBD2_Request>

  OBD2_Request(obd_comm);
 8001f34:	4b08      	ldr	r3, [pc, #32]	; (8001f58 <main+0x74>)
 8001f36:	6818      	ldr	r0, [r3, #0]
 8001f38:	f7ff fb70 	bl	800161c <OBD2_Request>

  OBD2_Request(obd_comm);
 8001f3c:	4b06      	ldr	r3, [pc, #24]	; (8001f58 <main+0x74>)
 8001f3e:	6818      	ldr	r0, [r3, #0]
 8001f40:	f7ff fb6c 	bl	800161c <OBD2_Request>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  OBD2_Request(obd_comm);
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <main+0x74>)
 8001f46:	6818      	ldr	r0, [r3, #0]
 8001f48:	f7ff fb68 	bl	800161c <OBD2_Request>
 8001f4c:	e7fa      	b.n	8001f44 <main+0x60>
 8001f4e:	bf00      	nop
 8001f50:	20000004 	.word	0x20000004
 8001f54:	0800aa84 	.word	0x0800aa84
 8001f58:	20000390 	.word	0x20000390

08001f5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b096      	sub	sp, #88	; 0x58
 8001f60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f62:	f107 0314 	add.w	r3, r7, #20
 8001f66:	2244      	movs	r2, #68	; 0x44
 8001f68:	2100      	movs	r1, #0
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f005 fe82 	bl	8007c74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f70:	463b      	mov	r3, r7
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]
 8001f78:	609a      	str	r2, [r3, #8]
 8001f7a:	60da      	str	r2, [r3, #12]
 8001f7c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001f7e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001f82:	f003 f8eb 	bl	800515c <HAL_PWREx_ControlVoltageScaling>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001f8c:	f000 f93e 	bl	800220c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001f90:	2309      	movs	r3, #9
 8001f92:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f98:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001faa:	230a      	movs	r3, #10
 8001fac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001fae:	2307      	movs	r3, #7
 8001fb0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fba:	f107 0314 	add.w	r3, r7, #20
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f003 f922 	bl	8005208 <HAL_RCC_OscConfig>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001fca:	f000 f91f 	bl	800220c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fce:	230f      	movs	r3, #15
 8001fd0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001fe2:	463b      	mov	r3, r7
 8001fe4:	2104      	movs	r1, #4
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f003 fd22 	bl	8005a30 <HAL_RCC_ClockConfig>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001ff2:	f000 f90b 	bl	800220c <Error_Handler>
  }
}
 8001ff6:	bf00      	nop
 8001ff8:	3758      	adds	r7, #88	; 0x58
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
	...

08002000 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002004:	4b1b      	ldr	r3, [pc, #108]	; (8002074 <MX_I2C2_Init+0x74>)
 8002006:	4a1c      	ldr	r2, [pc, #112]	; (8002078 <MX_I2C2_Init+0x78>)
 8002008:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 800200a:	4b1a      	ldr	r3, [pc, #104]	; (8002074 <MX_I2C2_Init+0x74>)
 800200c:	4a1b      	ldr	r2, [pc, #108]	; (800207c <MX_I2C2_Init+0x7c>)
 800200e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002010:	4b18      	ldr	r3, [pc, #96]	; (8002074 <MX_I2C2_Init+0x74>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002016:	4b17      	ldr	r3, [pc, #92]	; (8002074 <MX_I2C2_Init+0x74>)
 8002018:	2201      	movs	r2, #1
 800201a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800201c:	4b15      	ldr	r3, [pc, #84]	; (8002074 <MX_I2C2_Init+0x74>)
 800201e:	2200      	movs	r2, #0
 8002020:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002022:	4b14      	ldr	r3, [pc, #80]	; (8002074 <MX_I2C2_Init+0x74>)
 8002024:	2200      	movs	r2, #0
 8002026:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002028:	4b12      	ldr	r3, [pc, #72]	; (8002074 <MX_I2C2_Init+0x74>)
 800202a:	2200      	movs	r2, #0
 800202c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800202e:	4b11      	ldr	r3, [pc, #68]	; (8002074 <MX_I2C2_Init+0x74>)
 8002030:	2200      	movs	r2, #0
 8002032:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002034:	4b0f      	ldr	r3, [pc, #60]	; (8002074 <MX_I2C2_Init+0x74>)
 8002036:	2200      	movs	r2, #0
 8002038:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800203a:	480e      	ldr	r0, [pc, #56]	; (8002074 <MX_I2C2_Init+0x74>)
 800203c:	f002 fb94 	bl	8004768 <HAL_I2C_Init>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002046:	f000 f8e1 	bl	800220c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800204a:	2100      	movs	r1, #0
 800204c:	4809      	ldr	r0, [pc, #36]	; (8002074 <MX_I2C2_Init+0x74>)
 800204e:	f002 ff81 	bl	8004f54 <HAL_I2CEx_ConfigAnalogFilter>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002058:	f000 f8d8 	bl	800220c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800205c:	2100      	movs	r1, #0
 800205e:	4805      	ldr	r0, [pc, #20]	; (8002074 <MX_I2C2_Init+0x74>)
 8002060:	f002 ffc3 	bl	8004fea <HAL_I2CEx_ConfigDigitalFilter>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800206a:	f000 f8cf 	bl	800220c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	200002d8 	.word	0x200002d8
 8002078:	40005800 	.word	0x40005800
 800207c:	10909cec 	.word	0x10909cec

08002080 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002084:	4b0b      	ldr	r3, [pc, #44]	; (80020b4 <MX_IWDG_Init+0x34>)
 8002086:	4a0c      	ldr	r2, [pc, #48]	; (80020b8 <MX_IWDG_Init+0x38>)
 8002088:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 800208a:	4b0a      	ldr	r3, [pc, #40]	; (80020b4 <MX_IWDG_Init+0x34>)
 800208c:	2204      	movs	r2, #4
 800208e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8002090:	4b08      	ldr	r3, [pc, #32]	; (80020b4 <MX_IWDG_Init+0x34>)
 8002092:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002096:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2499;
 8002098:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <MX_IWDG_Init+0x34>)
 800209a:	f640 12c3 	movw	r2, #2499	; 0x9c3
 800209e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80020a0:	4804      	ldr	r0, [pc, #16]	; (80020b4 <MX_IWDG_Init+0x34>)
 80020a2:	f002 ffee 	bl	8005082 <HAL_IWDG_Init>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80020ac:	f000 f8ae 	bl	800220c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80020b0:	bf00      	nop
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	2000032c 	.word	0x2000032c
 80020b8:	40003000 	.word	0x40003000

080020bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020c2:	4b0c      	ldr	r3, [pc, #48]	; (80020f4 <MX_DMA_Init+0x38>)
 80020c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020c6:	4a0b      	ldr	r2, [pc, #44]	; (80020f4 <MX_DMA_Init+0x38>)
 80020c8:	f043 0301 	orr.w	r3, r3, #1
 80020cc:	6493      	str	r3, [r2, #72]	; 0x48
 80020ce:	4b09      	ldr	r3, [pc, #36]	; (80020f4 <MX_DMA_Init+0x38>)
 80020d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	607b      	str	r3, [r7, #4]
 80020d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80020da:	2200      	movs	r2, #0
 80020dc:	2100      	movs	r1, #0
 80020de:	200f      	movs	r0, #15
 80020e0:	f001 fd89 	bl	8003bf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80020e4:	200f      	movs	r0, #15
 80020e6:	f001 fda2 	bl	8003c2e <HAL_NVIC_EnableIRQ>

}
 80020ea:	bf00      	nop
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40021000 	.word	0x40021000

080020f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08a      	sub	sp, #40	; 0x28
 80020fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fe:	f107 0314 	add.w	r3, r7, #20
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]
 800210a:	60da      	str	r2, [r3, #12]
 800210c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800210e:	4b3c      	ldr	r3, [pc, #240]	; (8002200 <MX_GPIO_Init+0x108>)
 8002110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002112:	4a3b      	ldr	r2, [pc, #236]	; (8002200 <MX_GPIO_Init+0x108>)
 8002114:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002118:	64d3      	str	r3, [r2, #76]	; 0x4c
 800211a:	4b39      	ldr	r3, [pc, #228]	; (8002200 <MX_GPIO_Init+0x108>)
 800211c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800211e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002122:	613b      	str	r3, [r7, #16]
 8002124:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002126:	4b36      	ldr	r3, [pc, #216]	; (8002200 <MX_GPIO_Init+0x108>)
 8002128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800212a:	4a35      	ldr	r2, [pc, #212]	; (8002200 <MX_GPIO_Init+0x108>)
 800212c:	f043 0304 	orr.w	r3, r3, #4
 8002130:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002132:	4b33      	ldr	r3, [pc, #204]	; (8002200 <MX_GPIO_Init+0x108>)
 8002134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002136:	f003 0304 	and.w	r3, r3, #4
 800213a:	60fb      	str	r3, [r7, #12]
 800213c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800213e:	4b30      	ldr	r3, [pc, #192]	; (8002200 <MX_GPIO_Init+0x108>)
 8002140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002142:	4a2f      	ldr	r2, [pc, #188]	; (8002200 <MX_GPIO_Init+0x108>)
 8002144:	f043 0302 	orr.w	r3, r3, #2
 8002148:	64d3      	str	r3, [r2, #76]	; 0x4c
 800214a:	4b2d      	ldr	r3, [pc, #180]	; (8002200 <MX_GPIO_Init+0x108>)
 800214c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	60bb      	str	r3, [r7, #8]
 8002154:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002156:	4b2a      	ldr	r3, [pc, #168]	; (8002200 <MX_GPIO_Init+0x108>)
 8002158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800215a:	4a29      	ldr	r2, [pc, #164]	; (8002200 <MX_GPIO_Init+0x108>)
 800215c:	f043 0301 	orr.w	r3, r3, #1
 8002160:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002162:	4b27      	ldr	r3, [pc, #156]	; (8002200 <MX_GPIO_Init+0x108>)
 8002164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	607b      	str	r3, [r7, #4]
 800216c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_S_GPIO_Port, CAN_S_Pin, GPIO_PIN_RESET);
 800216e:	2200      	movs	r2, #0
 8002170:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002174:	4823      	ldr	r0, [pc, #140]	; (8002204 <MX_GPIO_Init+0x10c>)
 8002176:	f002 fadf 	bl	8004738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LLine_GPIO_Port, LLine_Pin, GPIO_PIN_RESET);
 800217a:	2200      	movs	r2, #0
 800217c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002180:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002184:	f002 fad8 	bl	8004738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BAT_V_Pin */
  GPIO_InitStruct.Pin = BAT_V_Pin;
 8002188:	2320      	movs	r3, #32
 800218a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800218c:	230b      	movs	r3, #11
 800218e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002190:	2300      	movs	r3, #0
 8002192:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BAT_V_GPIO_Port, &GPIO_InitStruct);
 8002194:	f107 0314 	add.w	r3, r7, #20
 8002198:	4619      	mov	r1, r3
 800219a:	481a      	ldr	r0, [pc, #104]	; (8002204 <MX_GPIO_Init+0x10c>)
 800219c:	f002 f878 	bl	8004290 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_S_Pin */
  GPIO_InitStruct.Pin = CAN_S_Pin;
 80021a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021a6:	2301      	movs	r3, #1
 80021a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80021aa:	2302      	movs	r3, #2
 80021ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ae:	2300      	movs	r3, #0
 80021b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_S_GPIO_Port, &GPIO_InitStruct);
 80021b2:	f107 0314 	add.w	r3, r7, #20
 80021b6:	4619      	mov	r1, r3
 80021b8:	4812      	ldr	r0, [pc, #72]	; (8002204 <MX_GPIO_Init+0x10c>)
 80021ba:	f002 f869 	bl	8004290 <HAL_GPIO_Init>

  /*Configure GPIO pin : LLine_Pin */
  GPIO_InitStruct.Pin = LLine_Pin;
 80021be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021c4:	2301      	movs	r3, #1
 80021c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c8:	2300      	movs	r3, #0
 80021ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021cc:	2300      	movs	r3, #0
 80021ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LLine_GPIO_Port, &GPIO_InitStruct);
 80021d0:	f107 0314 	add.w	r3, r7, #20
 80021d4:	4619      	mov	r1, r3
 80021d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021da:	f002 f859 	bl	8004290 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BTN_Pin */
  GPIO_InitStruct.Pin = LCD_BTN_Pin;
 80021de:	2320      	movs	r3, #32
 80021e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021e2:	2300      	movs	r3, #0
 80021e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD_BTN_GPIO_Port, &GPIO_InitStruct);
 80021ea:	f107 0314 	add.w	r3, r7, #20
 80021ee:	4619      	mov	r1, r3
 80021f0:	4805      	ldr	r0, [pc, #20]	; (8002208 <MX_GPIO_Init+0x110>)
 80021f2:	f002 f84d 	bl	8004290 <HAL_GPIO_Init>

}
 80021f6:	bf00      	nop
 80021f8:	3728      	adds	r7, #40	; 0x28
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40021000 	.word	0x40021000
 8002204:	48000800 	.word	0x48000800
 8002208:	48000400 	.word	0x48000400

0800220c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002210:	b672      	cpsid	i
}
 8002212:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002214:	e7fe      	b.n	8002214 <Error_Handler+0x8>
	...

08002218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800221e:	4b0f      	ldr	r3, [pc, #60]	; (800225c <HAL_MspInit+0x44>)
 8002220:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002222:	4a0e      	ldr	r2, [pc, #56]	; (800225c <HAL_MspInit+0x44>)
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	6613      	str	r3, [r2, #96]	; 0x60
 800222a:	4b0c      	ldr	r3, [pc, #48]	; (800225c <HAL_MspInit+0x44>)
 800222c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	607b      	str	r3, [r7, #4]
 8002234:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002236:	4b09      	ldr	r3, [pc, #36]	; (800225c <HAL_MspInit+0x44>)
 8002238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800223a:	4a08      	ldr	r2, [pc, #32]	; (800225c <HAL_MspInit+0x44>)
 800223c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002240:	6593      	str	r3, [r2, #88]	; 0x58
 8002242:	4b06      	ldr	r3, [pc, #24]	; (800225c <HAL_MspInit+0x44>)
 8002244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002246:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224a:	603b      	str	r3, [r7, #0]
 800224c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800224e:	bf00      	nop
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	40021000 	.word	0x40021000

08002260 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b08a      	sub	sp, #40	; 0x28
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002268:	f107 0314 	add.w	r3, r7, #20
 800226c:	2200      	movs	r2, #0
 800226e:	601a      	str	r2, [r3, #0]
 8002270:	605a      	str	r2, [r3, #4]
 8002272:	609a      	str	r2, [r3, #8]
 8002274:	60da      	str	r2, [r3, #12]
 8002276:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a20      	ldr	r2, [pc, #128]	; (8002300 <HAL_CAN_MspInit+0xa0>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d139      	bne.n	80022f6 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002282:	4b20      	ldr	r3, [pc, #128]	; (8002304 <HAL_CAN_MspInit+0xa4>)
 8002284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002286:	4a1f      	ldr	r2, [pc, #124]	; (8002304 <HAL_CAN_MspInit+0xa4>)
 8002288:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800228c:	6593      	str	r3, [r2, #88]	; 0x58
 800228e:	4b1d      	ldr	r3, [pc, #116]	; (8002304 <HAL_CAN_MspInit+0xa4>)
 8002290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002296:	613b      	str	r3, [r7, #16]
 8002298:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800229a:	4b1a      	ldr	r3, [pc, #104]	; (8002304 <HAL_CAN_MspInit+0xa4>)
 800229c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800229e:	4a19      	ldr	r2, [pc, #100]	; (8002304 <HAL_CAN_MspInit+0xa4>)
 80022a0:	f043 0301 	orr.w	r3, r3, #1
 80022a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022a6:	4b17      	ldr	r3, [pc, #92]	; (8002304 <HAL_CAN_MspInit+0xa4>)
 80022a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	60fb      	str	r3, [r7, #12]
 80022b0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin|CAN_TX_Pin;
 80022b2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80022b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b8:	2302      	movs	r3, #2
 80022ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022bc:	2300      	movs	r3, #0
 80022be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c0:	2303      	movs	r3, #3
 80022c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80022c4:	2309      	movs	r3, #9
 80022c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c8:	f107 0314 	add.w	r3, r7, #20
 80022cc:	4619      	mov	r1, r3
 80022ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022d2:	f001 ffdd 	bl	8004290 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 80022d6:	2200      	movs	r2, #0
 80022d8:	2101      	movs	r1, #1
 80022da:	2014      	movs	r0, #20
 80022dc:	f001 fc8b 	bl	8003bf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80022e0:	2014      	movs	r0, #20
 80022e2:	f001 fca4 	bl	8003c2e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 80022e6:	2200      	movs	r2, #0
 80022e8:	2101      	movs	r1, #1
 80022ea:	2015      	movs	r0, #21
 80022ec:	f001 fc83 	bl	8003bf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80022f0:	2015      	movs	r0, #21
 80022f2:	f001 fc9c 	bl	8003c2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80022f6:	bf00      	nop
 80022f8:	3728      	adds	r7, #40	; 0x28
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40006400 	.word	0x40006400
 8002304:	40021000 	.word	0x40021000

08002308 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b0a0      	sub	sp, #128	; 0x80
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002310:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	609a      	str	r2, [r3, #8]
 800231c:	60da      	str	r2, [r3, #12]
 800231e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002320:	f107 0310 	add.w	r3, r7, #16
 8002324:	225c      	movs	r2, #92	; 0x5c
 8002326:	2100      	movs	r1, #0
 8002328:	4618      	mov	r0, r3
 800232a:	f005 fca3 	bl	8007c74 <memset>
  if(hi2c->Instance==I2C2)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a1f      	ldr	r2, [pc, #124]	; (80023b0 <HAL_I2C_MspInit+0xa8>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d136      	bne.n	80023a6 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002338:	2380      	movs	r3, #128	; 0x80
 800233a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800233c:	2300      	movs	r3, #0
 800233e:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002340:	f107 0310 	add.w	r3, r7, #16
 8002344:	4618      	mov	r0, r3
 8002346:	f003 fd95 	bl	8005e74 <HAL_RCCEx_PeriphCLKConfig>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002350:	f7ff ff5c 	bl	800220c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002354:	4b17      	ldr	r3, [pc, #92]	; (80023b4 <HAL_I2C_MspInit+0xac>)
 8002356:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002358:	4a16      	ldr	r2, [pc, #88]	; (80023b4 <HAL_I2C_MspInit+0xac>)
 800235a:	f043 0302 	orr.w	r3, r3, #2
 800235e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002360:	4b14      	ldr	r3, [pc, #80]	; (80023b4 <HAL_I2C_MspInit+0xac>)
 8002362:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002364:	f003 0302 	and.w	r3, r3, #2
 8002368:	60fb      	str	r3, [r7, #12]
 800236a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 800236c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002370:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002372:	2312      	movs	r3, #18
 8002374:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002376:	2300      	movs	r3, #0
 8002378:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237a:	2303      	movs	r3, #3
 800237c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800237e:	2304      	movs	r3, #4
 8002380:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002382:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002386:	4619      	mov	r1, r3
 8002388:	480b      	ldr	r0, [pc, #44]	; (80023b8 <HAL_I2C_MspInit+0xb0>)
 800238a:	f001 ff81 	bl	8004290 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800238e:	4b09      	ldr	r3, [pc, #36]	; (80023b4 <HAL_I2C_MspInit+0xac>)
 8002390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002392:	4a08      	ldr	r2, [pc, #32]	; (80023b4 <HAL_I2C_MspInit+0xac>)
 8002394:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002398:	6593      	str	r3, [r2, #88]	; 0x58
 800239a:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <HAL_I2C_MspInit+0xac>)
 800239c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800239e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023a2:	60bb      	str	r3, [r7, #8]
 80023a4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80023a6:	bf00      	nop
 80023a8:	3780      	adds	r7, #128	; 0x80
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	40005800 	.word	0x40005800
 80023b4:	40021000 	.word	0x40021000
 80023b8:	48000400 	.word	0x48000400

080023bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b0a0      	sub	sp, #128	; 0x80
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
 80023cc:	605a      	str	r2, [r3, #4]
 80023ce:	609a      	str	r2, [r3, #8]
 80023d0:	60da      	str	r2, [r3, #12]
 80023d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023d4:	f107 0310 	add.w	r3, r7, #16
 80023d8:	225c      	movs	r2, #92	; 0x5c
 80023da:	2100      	movs	r1, #0
 80023dc:	4618      	mov	r0, r3
 80023de:	f005 fc49 	bl	8007c74 <memset>
  if(huart->Instance==USART1)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a38      	ldr	r2, [pc, #224]	; (80024c8 <HAL_UART_MspInit+0x10c>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d168      	bne.n	80024be <HAL_UART_MspInit+0x102>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80023ec:	2301      	movs	r3, #1
 80023ee:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80023f0:	2300      	movs	r3, #0
 80023f2:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023f4:	f107 0310 	add.w	r3, r7, #16
 80023f8:	4618      	mov	r0, r3
 80023fa:	f003 fd3b 	bl	8005e74 <HAL_RCCEx_PeriphCLKConfig>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002404:	f7ff ff02 	bl	800220c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002408:	4b30      	ldr	r3, [pc, #192]	; (80024cc <HAL_UART_MspInit+0x110>)
 800240a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800240c:	4a2f      	ldr	r2, [pc, #188]	; (80024cc <HAL_UART_MspInit+0x110>)
 800240e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002412:	6613      	str	r3, [r2, #96]	; 0x60
 8002414:	4b2d      	ldr	r3, [pc, #180]	; (80024cc <HAL_UART_MspInit+0x110>)
 8002416:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002418:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002420:	4b2a      	ldr	r3, [pc, #168]	; (80024cc <HAL_UART_MspInit+0x110>)
 8002422:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002424:	4a29      	ldr	r2, [pc, #164]	; (80024cc <HAL_UART_MspInit+0x110>)
 8002426:	f043 0301 	orr.w	r3, r3, #1
 800242a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800242c:	4b27      	ldr	r3, [pc, #156]	; (80024cc <HAL_UART_MspInit+0x110>)
 800242e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	60bb      	str	r3, [r7, #8]
 8002436:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = KLine_TX_Pin|KLine_RX_Pin;
 8002438:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800243c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243e:	2302      	movs	r3, #2
 8002440:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002442:	2300      	movs	r3, #0
 8002444:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002446:	2303      	movs	r3, #3
 8002448:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800244a:	2307      	movs	r3, #7
 800244c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002452:	4619      	mov	r1, r3
 8002454:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002458:	f001 ff1a 	bl	8004290 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800245c:	4b1c      	ldr	r3, [pc, #112]	; (80024d0 <HAL_UART_MspInit+0x114>)
 800245e:	4a1d      	ldr	r2, [pc, #116]	; (80024d4 <HAL_UART_MspInit+0x118>)
 8002460:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8002462:	4b1b      	ldr	r3, [pc, #108]	; (80024d0 <HAL_UART_MspInit+0x114>)
 8002464:	2202      	movs	r2, #2
 8002466:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002468:	4b19      	ldr	r3, [pc, #100]	; (80024d0 <HAL_UART_MspInit+0x114>)
 800246a:	2200      	movs	r2, #0
 800246c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800246e:	4b18      	ldr	r3, [pc, #96]	; (80024d0 <HAL_UART_MspInit+0x114>)
 8002470:	2200      	movs	r2, #0
 8002472:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002474:	4b16      	ldr	r3, [pc, #88]	; (80024d0 <HAL_UART_MspInit+0x114>)
 8002476:	2280      	movs	r2, #128	; 0x80
 8002478:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800247a:	4b15      	ldr	r3, [pc, #84]	; (80024d0 <HAL_UART_MspInit+0x114>)
 800247c:	2200      	movs	r2, #0
 800247e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002480:	4b13      	ldr	r3, [pc, #76]	; (80024d0 <HAL_UART_MspInit+0x114>)
 8002482:	2200      	movs	r2, #0
 8002484:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002486:	4b12      	ldr	r3, [pc, #72]	; (80024d0 <HAL_UART_MspInit+0x114>)
 8002488:	2200      	movs	r2, #0
 800248a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800248c:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <HAL_UART_MspInit+0x114>)
 800248e:	2200      	movs	r2, #0
 8002490:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002492:	480f      	ldr	r0, [pc, #60]	; (80024d0 <HAL_UART_MspInit+0x114>)
 8002494:	f001 fbf4 	bl	8003c80 <HAL_DMA_Init>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800249e:	f7ff feb5 	bl	800220c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a0a      	ldr	r2, [pc, #40]	; (80024d0 <HAL_UART_MspInit+0x114>)
 80024a6:	671a      	str	r2, [r3, #112]	; 0x70
 80024a8:	4a09      	ldr	r2, [pc, #36]	; (80024d0 <HAL_UART_MspInit+0x114>)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80024ae:	2200      	movs	r2, #0
 80024b0:	2100      	movs	r1, #0
 80024b2:	2025      	movs	r0, #37	; 0x25
 80024b4:	f001 fb9f 	bl	8003bf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024b8:	2025      	movs	r0, #37	; 0x25
 80024ba:	f001 fbb8 	bl	8003c2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80024be:	bf00      	nop
 80024c0:	3780      	adds	r7, #128	; 0x80
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	40013800 	.word	0x40013800
 80024cc:	40021000 	.word	0x40021000
 80024d0:	2000033c 	.word	0x2000033c
 80024d4:	40020058 	.word	0x40020058

080024d8 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a0d      	ldr	r2, [pc, #52]	; (800251c <HAL_UART_MspDeInit+0x44>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d113      	bne.n	8002512 <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80024ea:	4b0d      	ldr	r3, [pc, #52]	; (8002520 <HAL_UART_MspDeInit+0x48>)
 80024ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024ee:	4a0c      	ldr	r2, [pc, #48]	; (8002520 <HAL_UART_MspDeInit+0x48>)
 80024f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024f4:	6613      	str	r3, [r2, #96]	; 0x60

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, KLine_TX_Pin|KLine_RX_Pin);
 80024f6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80024fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024fe:	f002 f841 	bl	8004584 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002506:	4618      	mov	r0, r3
 8002508:	f001 fc72 	bl	8003df0 <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800250c:	2025      	movs	r0, #37	; 0x25
 800250e:	f001 fb9c 	bl	8003c4a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8002512:	bf00      	nop
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40013800 	.word	0x40013800
 8002520:	40021000 	.word	0x40021000

08002524 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002528:	e7fe      	b.n	8002528 <NMI_Handler+0x4>

0800252a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800252a:	b480      	push	{r7}
 800252c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800252e:	e7fe      	b.n	800252e <HardFault_Handler+0x4>

08002530 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002534:	e7fe      	b.n	8002534 <MemManage_Handler+0x4>

08002536 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002536:	b480      	push	{r7}
 8002538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800253a:	e7fe      	b.n	800253a <BusFault_Handler+0x4>

0800253c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002540:	e7fe      	b.n	8002540 <UsageFault_Handler+0x4>

08002542 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002542:	b480      	push	{r7}
 8002544:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800255e:	b480      	push	{r7}
 8002560:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002570:	f000 fbbe 	bl	8002cf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002574:	bf00      	nop
 8002576:	bd80      	pop	{r7, pc}

08002578 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800257c:	4802      	ldr	r0, [pc, #8]	; (8002588 <DMA1_Channel5_IRQHandler+0x10>)
 800257e:	f001 fda8 	bl	80040d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	2000033c 	.word	0x2000033c

0800258c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002590:	4802      	ldr	r0, [pc, #8]	; (800259c <CAN1_RX0_IRQHandler+0x10>)
 8002592:	f001 f802 	bl	800359a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20000208 	.word	0x20000208

080025a0 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80025a4:	4802      	ldr	r0, [pc, #8]	; (80025b0 <CAN1_RX1_IRQHandler+0x10>)
 80025a6:	f000 fff8 	bl	800359a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80025aa:	bf00      	nop
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000208 	.word	0x20000208

080025b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025b8:	4802      	ldr	r0, [pc, #8]	; (80025c4 <USART1_IRQHandler+0x10>)
 80025ba:	f004 f9a7 	bl	800690c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025be:	bf00      	nop
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	20000250 	.word	0x20000250

080025c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
	return 1;
 80025cc:	2301      	movs	r3, #1
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <_kill>:

int _kill(int pid, int sig)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80025e2:	f005 fb0f 	bl	8007c04 <__errno>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2216      	movs	r2, #22
 80025ea:	601a      	str	r2, [r3, #0]
	return -1;
 80025ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <_exit>:

void _exit (int status)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002600:	f04f 31ff 	mov.w	r1, #4294967295
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7ff ffe7 	bl	80025d8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800260a:	e7fe      	b.n	800260a <_exit+0x12>

0800260c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b086      	sub	sp, #24
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]
 800261c:	e00a      	b.n	8002634 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800261e:	f3af 8000 	nop.w
 8002622:	4601      	mov	r1, r0
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	1c5a      	adds	r2, r3, #1
 8002628:	60ba      	str	r2, [r7, #8]
 800262a:	b2ca      	uxtb	r2, r1
 800262c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	3301      	adds	r3, #1
 8002632:	617b      	str	r3, [r7, #20]
 8002634:	697a      	ldr	r2, [r7, #20]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	429a      	cmp	r2, r3
 800263a:	dbf0      	blt.n	800261e <_read+0x12>
	}

return len;
 800263c:	687b      	ldr	r3, [r7, #4]
}
 800263e:	4618      	mov	r0, r3
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b086      	sub	sp, #24
 800264a:	af00      	add	r7, sp, #0
 800264c:	60f8      	str	r0, [r7, #12]
 800264e:	60b9      	str	r1, [r7, #8]
 8002650:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002652:	2300      	movs	r3, #0
 8002654:	617b      	str	r3, [r7, #20]
 8002656:	e009      	b.n	800266c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	1c5a      	adds	r2, r3, #1
 800265c:	60ba      	str	r2, [r7, #8]
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	4618      	mov	r0, r3
 8002662:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	3301      	adds	r3, #1
 800266a:	617b      	str	r3, [r7, #20]
 800266c:	697a      	ldr	r2, [r7, #20]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	429a      	cmp	r2, r3
 8002672:	dbf1      	blt.n	8002658 <_write+0x12>
	}
	return len;
 8002674:	687b      	ldr	r3, [r7, #4]
}
 8002676:	4618      	mov	r0, r3
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}

0800267e <_close>:

int _close(int file)
{
 800267e:	b480      	push	{r7}
 8002680:	b083      	sub	sp, #12
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
	return -1;
 8002686:	f04f 33ff 	mov.w	r3, #4294967295
}
 800268a:	4618      	mov	r0, r3
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr

08002696 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002696:	b480      	push	{r7}
 8002698:	b083      	sub	sp, #12
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
 800269e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026a6:	605a      	str	r2, [r3, #4]
	return 0;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <_isatty>:

int _isatty(int file)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b083      	sub	sp, #12
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
	return 1;
 80026be:	2301      	movs	r3, #1
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
	return 0;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3714      	adds	r7, #20
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
	...

080026e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026f0:	4a14      	ldr	r2, [pc, #80]	; (8002744 <_sbrk+0x5c>)
 80026f2:	4b15      	ldr	r3, [pc, #84]	; (8002748 <_sbrk+0x60>)
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026fc:	4b13      	ldr	r3, [pc, #76]	; (800274c <_sbrk+0x64>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d102      	bne.n	800270a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002704:	4b11      	ldr	r3, [pc, #68]	; (800274c <_sbrk+0x64>)
 8002706:	4a12      	ldr	r2, [pc, #72]	; (8002750 <_sbrk+0x68>)
 8002708:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800270a:	4b10      	ldr	r3, [pc, #64]	; (800274c <_sbrk+0x64>)
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4413      	add	r3, r2
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	429a      	cmp	r2, r3
 8002716:	d207      	bcs.n	8002728 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002718:	f005 fa74 	bl	8007c04 <__errno>
 800271c:	4603      	mov	r3, r0
 800271e:	220c      	movs	r2, #12
 8002720:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002722:	f04f 33ff 	mov.w	r3, #4294967295
 8002726:	e009      	b.n	800273c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002728:	4b08      	ldr	r3, [pc, #32]	; (800274c <_sbrk+0x64>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800272e:	4b07      	ldr	r3, [pc, #28]	; (800274c <_sbrk+0x64>)
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4413      	add	r3, r2
 8002736:	4a05      	ldr	r2, [pc, #20]	; (800274c <_sbrk+0x64>)
 8002738:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800273a:	68fb      	ldr	r3, [r7, #12]
}
 800273c:	4618      	mov	r0, r3
 800273e:	3718      	adds	r7, #24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	20010000 	.word	0x20010000
 8002748:	00000400 	.word	0x00000400
 800274c:	20000394 	.word	0x20000394
 8002750:	200007b8 	.word	0x200007b8

08002754 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
#if defined(USER_VECT_TAB_ADDRESS)
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 8002758:	4b08      	ldr	r3, [pc, #32]	; (800277c <SystemInit+0x28>)
 800275a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800275e:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002760:	4b06      	ldr	r3, [pc, #24]	; (800277c <SystemInit+0x28>)
 8002762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002766:	4a05      	ldr	r2, [pc, #20]	; (800277c <SystemInit+0x28>)
 8002768:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800276c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002770:	bf00      	nop
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	e000ed00 	.word	0xe000ed00

08002780 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002780:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027b8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002784:	f7ff ffe6 	bl	8002754 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002788:	480c      	ldr	r0, [pc, #48]	; (80027bc <LoopForever+0x6>)
  ldr r1, =_edata
 800278a:	490d      	ldr	r1, [pc, #52]	; (80027c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800278c:	4a0d      	ldr	r2, [pc, #52]	; (80027c4 <LoopForever+0xe>)
  movs r3, #0
 800278e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002790:	e002      	b.n	8002798 <LoopCopyDataInit>

08002792 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002792:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002794:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002796:	3304      	adds	r3, #4

08002798 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002798:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800279a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800279c:	d3f9      	bcc.n	8002792 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800279e:	4a0a      	ldr	r2, [pc, #40]	; (80027c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80027a0:	4c0a      	ldr	r4, [pc, #40]	; (80027cc <LoopForever+0x16>)
  movs r3, #0
 80027a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027a4:	e001      	b.n	80027aa <LoopFillZerobss>

080027a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027a8:	3204      	adds	r2, #4

080027aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027ac:	d3fb      	bcc.n	80027a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027ae:	f005 fa2f 	bl	8007c10 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027b2:	f7ff fb97 	bl	8001ee4 <main>

080027b6 <LoopForever>:

LoopForever:
    b LoopForever
 80027b6:	e7fe      	b.n	80027b6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80027b8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80027bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027c0:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80027c4:	0800ca74 	.word	0x0800ca74
  ldr r2, =_sbss
 80027c8:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80027cc:	200007b4 	.word	0x200007b4

080027d0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027d0:	e7fe      	b.n	80027d0 <ADC1_IRQHandler>

080027d2 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80027d2:	b480      	push	{r7}
 80027d4:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80027d6:	bf00      	nop
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b086      	sub	sp, #24
 80027e4:	af04      	add	r7, sp, #16
 80027e6:	4603      	mov	r3, r0
 80027e8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80027ea:	f04f 33ff 	mov.w	r3, #4294967295
 80027ee:	9302      	str	r3, [sp, #8]
 80027f0:	2301      	movs	r3, #1
 80027f2:	9301      	str	r3, [sp, #4]
 80027f4:	1dfb      	adds	r3, r7, #7
 80027f6:	9300      	str	r3, [sp, #0]
 80027f8:	2301      	movs	r3, #1
 80027fa:	2200      	movs	r2, #0
 80027fc:	2178      	movs	r1, #120	; 0x78
 80027fe:	4803      	ldr	r0, [pc, #12]	; (800280c <ssd1306_WriteCommand+0x2c>)
 8002800:	f002 f842 	bl	8004888 <HAL_I2C_Mem_Write>
}
 8002804:	bf00      	nop
 8002806:	3708      	adds	r7, #8
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	200002d8 	.word	0x200002d8

08002810 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af04      	add	r7, sp, #16
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	b29b      	uxth	r3, r3
 800281e:	f04f 32ff 	mov.w	r2, #4294967295
 8002822:	9202      	str	r2, [sp, #8]
 8002824:	9301      	str	r3, [sp, #4]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	9300      	str	r3, [sp, #0]
 800282a:	2301      	movs	r3, #1
 800282c:	2240      	movs	r2, #64	; 0x40
 800282e:	2178      	movs	r1, #120	; 0x78
 8002830:	4803      	ldr	r0, [pc, #12]	; (8002840 <ssd1306_WriteData+0x30>)
 8002832:	f002 f829 	bl	8004888 <HAL_I2C_Mem_Write>
}
 8002836:	bf00      	nop
 8002838:	3708      	adds	r7, #8
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	200002d8 	.word	0x200002d8

08002844 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002848:	f7ff ffc3 	bl	80027d2 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800284c:	2064      	movs	r0, #100	; 0x64
 800284e:	f000 fa6f 	bl	8002d30 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002852:	2000      	movs	r0, #0
 8002854:	f000 f9da 	bl	8002c0c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002858:	2020      	movs	r0, #32
 800285a:	f7ff ffc1 	bl	80027e0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800285e:	2000      	movs	r0, #0
 8002860:	f7ff ffbe 	bl	80027e0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002864:	20b0      	movs	r0, #176	; 0xb0
 8002866:	f7ff ffbb 	bl	80027e0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800286a:	20c8      	movs	r0, #200	; 0xc8
 800286c:	f7ff ffb8 	bl	80027e0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002870:	2000      	movs	r0, #0
 8002872:	f7ff ffb5 	bl	80027e0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002876:	2010      	movs	r0, #16
 8002878:	f7ff ffb2 	bl	80027e0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800287c:	2040      	movs	r0, #64	; 0x40
 800287e:	f7ff ffaf 	bl	80027e0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002882:	20ff      	movs	r0, #255	; 0xff
 8002884:	f000 f9ae 	bl	8002be4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002888:	20a1      	movs	r0, #161	; 0xa1
 800288a:	f7ff ffa9 	bl	80027e0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800288e:	20a6      	movs	r0, #166	; 0xa6
 8002890:	f7ff ffa6 	bl	80027e0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002894:	20a8      	movs	r0, #168	; 0xa8
 8002896:	f7ff ffa3 	bl	80027e0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800289a:	203f      	movs	r0, #63	; 0x3f
 800289c:	f7ff ffa0 	bl	80027e0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80028a0:	20a4      	movs	r0, #164	; 0xa4
 80028a2:	f7ff ff9d 	bl	80027e0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80028a6:	20d3      	movs	r0, #211	; 0xd3
 80028a8:	f7ff ff9a 	bl	80027e0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80028ac:	2000      	movs	r0, #0
 80028ae:	f7ff ff97 	bl	80027e0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80028b2:	20d5      	movs	r0, #213	; 0xd5
 80028b4:	f7ff ff94 	bl	80027e0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80028b8:	20f0      	movs	r0, #240	; 0xf0
 80028ba:	f7ff ff91 	bl	80027e0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80028be:	20d9      	movs	r0, #217	; 0xd9
 80028c0:	f7ff ff8e 	bl	80027e0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80028c4:	2022      	movs	r0, #34	; 0x22
 80028c6:	f7ff ff8b 	bl	80027e0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80028ca:	20da      	movs	r0, #218	; 0xda
 80028cc:	f7ff ff88 	bl	80027e0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80028d0:	2012      	movs	r0, #18
 80028d2:	f7ff ff85 	bl	80027e0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80028d6:	20db      	movs	r0, #219	; 0xdb
 80028d8:	f7ff ff82 	bl	80027e0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80028dc:	2020      	movs	r0, #32
 80028de:	f7ff ff7f 	bl	80027e0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80028e2:	208d      	movs	r0, #141	; 0x8d
 80028e4:	f7ff ff7c 	bl	80027e0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80028e8:	2014      	movs	r0, #20
 80028ea:	f7ff ff79 	bl	80027e0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80028ee:	2001      	movs	r0, #1
 80028f0:	f000 f98c 	bl	8002c0c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80028f4:	2000      	movs	r0, #0
 80028f6:	f000 f80f 	bl	8002918 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80028fa:	f000 f831 	bl	8002960 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80028fe:	4b05      	ldr	r3, [pc, #20]	; (8002914 <ssd1306_Init+0xd0>)
 8002900:	2200      	movs	r2, #0
 8002902:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002904:	4b03      	ldr	r3, [pc, #12]	; (8002914 <ssd1306_Init+0xd0>)
 8002906:	2200      	movs	r2, #0
 8002908:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800290a:	4b02      	ldr	r3, [pc, #8]	; (8002914 <ssd1306_Init+0xd0>)
 800290c:	2201      	movs	r2, #1
 800290e:	711a      	strb	r2, [r3, #4]
}
 8002910:	bf00      	nop
 8002912:	bd80      	pop	{r7, pc}
 8002914:	20000798 	.word	0x20000798

08002918 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002922:	2300      	movs	r3, #0
 8002924:	60fb      	str	r3, [r7, #12]
 8002926:	e00d      	b.n	8002944 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002928:	79fb      	ldrb	r3, [r7, #7]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <ssd1306_Fill+0x1a>
 800292e:	2100      	movs	r1, #0
 8002930:	e000      	b.n	8002934 <ssd1306_Fill+0x1c>
 8002932:	21ff      	movs	r1, #255	; 0xff
 8002934:	4a09      	ldr	r2, [pc, #36]	; (800295c <ssd1306_Fill+0x44>)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	4413      	add	r3, r2
 800293a:	460a      	mov	r2, r1
 800293c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	3301      	adds	r3, #1
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800294a:	d3ed      	bcc.n	8002928 <ssd1306_Fill+0x10>
    }
}
 800294c:	bf00      	nop
 800294e:	bf00      	nop
 8002950:	3714      	adds	r7, #20
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	20000398 	.word	0x20000398

08002960 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002966:	2300      	movs	r3, #0
 8002968:	71fb      	strb	r3, [r7, #7]
 800296a:	e016      	b.n	800299a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800296c:	79fb      	ldrb	r3, [r7, #7]
 800296e:	3b50      	subs	r3, #80	; 0x50
 8002970:	b2db      	uxtb	r3, r3
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff ff34 	bl	80027e0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002978:	2000      	movs	r0, #0
 800297a:	f7ff ff31 	bl	80027e0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800297e:	2010      	movs	r0, #16
 8002980:	f7ff ff2e 	bl	80027e0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002984:	79fb      	ldrb	r3, [r7, #7]
 8002986:	01db      	lsls	r3, r3, #7
 8002988:	4a08      	ldr	r2, [pc, #32]	; (80029ac <ssd1306_UpdateScreen+0x4c>)
 800298a:	4413      	add	r3, r2
 800298c:	2180      	movs	r1, #128	; 0x80
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff ff3e 	bl	8002810 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002994:	79fb      	ldrb	r3, [r7, #7]
 8002996:	3301      	adds	r3, #1
 8002998:	71fb      	strb	r3, [r7, #7]
 800299a:	79fb      	ldrb	r3, [r7, #7]
 800299c:	2b07      	cmp	r3, #7
 800299e:	d9e5      	bls.n	800296c <ssd1306_UpdateScreen+0xc>
    }
}
 80029a0:	bf00      	nop
 80029a2:	bf00      	nop
 80029a4:	3708      	adds	r7, #8
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	20000398 	.word	0x20000398

080029b0 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	4603      	mov	r3, r0
 80029b8:	71fb      	strb	r3, [r7, #7]
 80029ba:	460b      	mov	r3, r1
 80029bc:	71bb      	strb	r3, [r7, #6]
 80029be:	4613      	mov	r3, r2
 80029c0:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80029c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	db3d      	blt.n	8002a46 <ssd1306_DrawPixel+0x96>
 80029ca:	79bb      	ldrb	r3, [r7, #6]
 80029cc:	2b3f      	cmp	r3, #63	; 0x3f
 80029ce:	d83a      	bhi.n	8002a46 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80029d0:	797b      	ldrb	r3, [r7, #5]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d11a      	bne.n	8002a0c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80029d6:	79fa      	ldrb	r2, [r7, #7]
 80029d8:	79bb      	ldrb	r3, [r7, #6]
 80029da:	08db      	lsrs	r3, r3, #3
 80029dc:	b2d8      	uxtb	r0, r3
 80029de:	4603      	mov	r3, r0
 80029e0:	01db      	lsls	r3, r3, #7
 80029e2:	4413      	add	r3, r2
 80029e4:	4a1b      	ldr	r2, [pc, #108]	; (8002a54 <ssd1306_DrawPixel+0xa4>)
 80029e6:	5cd3      	ldrb	r3, [r2, r3]
 80029e8:	b25a      	sxtb	r2, r3
 80029ea:	79bb      	ldrb	r3, [r7, #6]
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	2101      	movs	r1, #1
 80029f2:	fa01 f303 	lsl.w	r3, r1, r3
 80029f6:	b25b      	sxtb	r3, r3
 80029f8:	4313      	orrs	r3, r2
 80029fa:	b259      	sxtb	r1, r3
 80029fc:	79fa      	ldrb	r2, [r7, #7]
 80029fe:	4603      	mov	r3, r0
 8002a00:	01db      	lsls	r3, r3, #7
 8002a02:	4413      	add	r3, r2
 8002a04:	b2c9      	uxtb	r1, r1
 8002a06:	4a13      	ldr	r2, [pc, #76]	; (8002a54 <ssd1306_DrawPixel+0xa4>)
 8002a08:	54d1      	strb	r1, [r2, r3]
 8002a0a:	e01d      	b.n	8002a48 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002a0c:	79fa      	ldrb	r2, [r7, #7]
 8002a0e:	79bb      	ldrb	r3, [r7, #6]
 8002a10:	08db      	lsrs	r3, r3, #3
 8002a12:	b2d8      	uxtb	r0, r3
 8002a14:	4603      	mov	r3, r0
 8002a16:	01db      	lsls	r3, r3, #7
 8002a18:	4413      	add	r3, r2
 8002a1a:	4a0e      	ldr	r2, [pc, #56]	; (8002a54 <ssd1306_DrawPixel+0xa4>)
 8002a1c:	5cd3      	ldrb	r3, [r2, r3]
 8002a1e:	b25a      	sxtb	r2, r3
 8002a20:	79bb      	ldrb	r3, [r7, #6]
 8002a22:	f003 0307 	and.w	r3, r3, #7
 8002a26:	2101      	movs	r1, #1
 8002a28:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2c:	b25b      	sxtb	r3, r3
 8002a2e:	43db      	mvns	r3, r3
 8002a30:	b25b      	sxtb	r3, r3
 8002a32:	4013      	ands	r3, r2
 8002a34:	b259      	sxtb	r1, r3
 8002a36:	79fa      	ldrb	r2, [r7, #7]
 8002a38:	4603      	mov	r3, r0
 8002a3a:	01db      	lsls	r3, r3, #7
 8002a3c:	4413      	add	r3, r2
 8002a3e:	b2c9      	uxtb	r1, r1
 8002a40:	4a04      	ldr	r2, [pc, #16]	; (8002a54 <ssd1306_DrawPixel+0xa4>)
 8002a42:	54d1      	strb	r1, [r2, r3]
 8002a44:	e000      	b.n	8002a48 <ssd1306_DrawPixel+0x98>
        return;
 8002a46:	bf00      	nop
    }
}
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	20000398 	.word	0x20000398

08002a58 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002a58:	b590      	push	{r4, r7, lr}
 8002a5a:	b089      	sub	sp, #36	; 0x24
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4604      	mov	r4, r0
 8002a60:	1d38      	adds	r0, r7, #4
 8002a62:	e880 0006 	stmia.w	r0, {r1, r2}
 8002a66:	461a      	mov	r2, r3
 8002a68:	4623      	mov	r3, r4
 8002a6a:	73fb      	strb	r3, [r7, #15]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002a70:	7bfb      	ldrb	r3, [r7, #15]
 8002a72:	2b1f      	cmp	r3, #31
 8002a74:	d902      	bls.n	8002a7c <ssd1306_WriteChar+0x24>
 8002a76:	7bfb      	ldrb	r3, [r7, #15]
 8002a78:	2b7e      	cmp	r3, #126	; 0x7e
 8002a7a:	d901      	bls.n	8002a80 <ssd1306_WriteChar+0x28>
        return 0;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	e06d      	b.n	8002b5c <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002a80:	4b38      	ldr	r3, [pc, #224]	; (8002b64 <ssd1306_WriteChar+0x10c>)
 8002a82:	881b      	ldrh	r3, [r3, #0]
 8002a84:	461a      	mov	r2, r3
 8002a86:	793b      	ldrb	r3, [r7, #4]
 8002a88:	4413      	add	r3, r2
 8002a8a:	2b80      	cmp	r3, #128	; 0x80
 8002a8c:	dc06      	bgt.n	8002a9c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002a8e:	4b35      	ldr	r3, [pc, #212]	; (8002b64 <ssd1306_WriteChar+0x10c>)
 8002a90:	885b      	ldrh	r3, [r3, #2]
 8002a92:	461a      	mov	r2, r3
 8002a94:	797b      	ldrb	r3, [r7, #5]
 8002a96:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002a98:	2b40      	cmp	r3, #64	; 0x40
 8002a9a:	dd01      	ble.n	8002aa0 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	e05d      	b.n	8002b5c <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	61fb      	str	r3, [r7, #28]
 8002aa4:	e04c      	b.n	8002b40 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	7bfb      	ldrb	r3, [r7, #15]
 8002aaa:	3b20      	subs	r3, #32
 8002aac:	7979      	ldrb	r1, [r7, #5]
 8002aae:	fb01 f303 	mul.w	r3, r1, r3
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	440b      	add	r3, r1
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	4413      	add	r3, r2
 8002abc:	881b      	ldrh	r3, [r3, #0]
 8002abe:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	61bb      	str	r3, [r7, #24]
 8002ac4:	e034      	b.n	8002b30 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002ac6:	697a      	ldr	r2, [r7, #20]
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d012      	beq.n	8002afc <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002ad6:	4b23      	ldr	r3, [pc, #140]	; (8002b64 <ssd1306_WriteChar+0x10c>)
 8002ad8:	881b      	ldrh	r3, [r3, #0]
 8002ada:	b2da      	uxtb	r2, r3
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	4413      	add	r3, r2
 8002ae2:	b2d8      	uxtb	r0, r3
 8002ae4:	4b1f      	ldr	r3, [pc, #124]	; (8002b64 <ssd1306_WriteChar+0x10c>)
 8002ae6:	885b      	ldrh	r3, [r3, #2]
 8002ae8:	b2da      	uxtb	r2, r3
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	4413      	add	r3, r2
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	7bba      	ldrb	r2, [r7, #14]
 8002af4:	4619      	mov	r1, r3
 8002af6:	f7ff ff5b 	bl	80029b0 <ssd1306_DrawPixel>
 8002afa:	e016      	b.n	8002b2a <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002afc:	4b19      	ldr	r3, [pc, #100]	; (8002b64 <ssd1306_WriteChar+0x10c>)
 8002afe:	881b      	ldrh	r3, [r3, #0]
 8002b00:	b2da      	uxtb	r2, r3
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	4413      	add	r3, r2
 8002b08:	b2d8      	uxtb	r0, r3
 8002b0a:	4b16      	ldr	r3, [pc, #88]	; (8002b64 <ssd1306_WriteChar+0x10c>)
 8002b0c:	885b      	ldrh	r3, [r3, #2]
 8002b0e:	b2da      	uxtb	r2, r3
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	4413      	add	r3, r2
 8002b16:	b2d9      	uxtb	r1, r3
 8002b18:	7bbb      	ldrb	r3, [r7, #14]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	bf0c      	ite	eq
 8002b1e:	2301      	moveq	r3, #1
 8002b20:	2300      	movne	r3, #0
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	461a      	mov	r2, r3
 8002b26:	f7ff ff43 	bl	80029b0 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	61bb      	str	r3, [r7, #24]
 8002b30:	793b      	ldrb	r3, [r7, #4]
 8002b32:	461a      	mov	r2, r3
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d3c5      	bcc.n	8002ac6 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	61fb      	str	r3, [r7, #28]
 8002b40:	797b      	ldrb	r3, [r7, #5]
 8002b42:	461a      	mov	r2, r3
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d3ad      	bcc.n	8002aa6 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002b4a:	4b06      	ldr	r3, [pc, #24]	; (8002b64 <ssd1306_WriteChar+0x10c>)
 8002b4c:	881a      	ldrh	r2, [r3, #0]
 8002b4e:	793b      	ldrb	r3, [r7, #4]
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	4413      	add	r3, r2
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	4b03      	ldr	r3, [pc, #12]	; (8002b64 <ssd1306_WriteChar+0x10c>)
 8002b58:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002b5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3724      	adds	r7, #36	; 0x24
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd90      	pop	{r4, r7, pc}
 8002b64:	20000798 	.word	0x20000798

08002b68 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	1d38      	adds	r0, r7, #4
 8002b72:	e880 0006 	stmia.w	r0, {r1, r2}
 8002b76:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8002b78:	e012      	b.n	8002ba0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	7818      	ldrb	r0, [r3, #0]
 8002b7e:	78fb      	ldrb	r3, [r7, #3]
 8002b80:	1d3a      	adds	r2, r7, #4
 8002b82:	ca06      	ldmia	r2, {r1, r2}
 8002b84:	f7ff ff68 	bl	8002a58 <ssd1306_WriteChar>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d002      	beq.n	8002b9a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	e008      	b.n	8002bac <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1e8      	bne.n	8002b7a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	781b      	ldrb	r3, [r3, #0]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3710      	adds	r7, #16
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	4603      	mov	r3, r0
 8002bbc:	460a      	mov	r2, r1
 8002bbe:	71fb      	strb	r3, [r7, #7]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002bc4:	79fb      	ldrb	r3, [r7, #7]
 8002bc6:	b29a      	uxth	r2, r3
 8002bc8:	4b05      	ldr	r3, [pc, #20]	; (8002be0 <ssd1306_SetCursor+0x2c>)
 8002bca:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002bcc:	79bb      	ldrb	r3, [r7, #6]
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	4b03      	ldr	r3, [pc, #12]	; (8002be0 <ssd1306_SetCursor+0x2c>)
 8002bd2:	805a      	strh	r2, [r3, #2]
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr
 8002be0:	20000798 	.word	0x20000798

08002be4 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	4603      	mov	r3, r0
 8002bec:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002bee:	2381      	movs	r3, #129	; 0x81
 8002bf0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002bf2:	7bfb      	ldrb	r3, [r7, #15]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7ff fdf3 	bl	80027e0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff fdef 	bl	80027e0 <ssd1306_WriteCommand>
}
 8002c02:	bf00      	nop
 8002c04:	3710      	adds	r7, #16
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
	...

08002c0c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	4603      	mov	r3, r0
 8002c14:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002c16:	79fb      	ldrb	r3, [r7, #7]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d005      	beq.n	8002c28 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002c1c:	23af      	movs	r3, #175	; 0xaf
 8002c1e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002c20:	4b08      	ldr	r3, [pc, #32]	; (8002c44 <ssd1306_SetDisplayOn+0x38>)
 8002c22:	2201      	movs	r2, #1
 8002c24:	715a      	strb	r2, [r3, #5]
 8002c26:	e004      	b.n	8002c32 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002c28:	23ae      	movs	r3, #174	; 0xae
 8002c2a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002c2c:	4b05      	ldr	r3, [pc, #20]	; (8002c44 <ssd1306_SetDisplayOn+0x38>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002c32:	7bfb      	ldrb	r3, [r7, #15]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7ff fdd3 	bl	80027e0 <ssd1306_WriteCommand>
}
 8002c3a:	bf00      	nop
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20000798 	.word	0x20000798

08002c48 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c52:	2003      	movs	r0, #3
 8002c54:	f000 ffc4 	bl	8003be0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c58:	2000      	movs	r0, #0
 8002c5a:	f000 f80d 	bl	8002c78 <HAL_InitTick>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d002      	beq.n	8002c6a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	71fb      	strb	r3, [r7, #7]
 8002c68:	e001      	b.n	8002c6e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c6a:	f7ff fad5 	bl	8002218 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c6e:	79fb      	ldrb	r3, [r7, #7]
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3708      	adds	r7, #8
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002c80:	2300      	movs	r3, #0
 8002c82:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002c84:	4b17      	ldr	r3, [pc, #92]	; (8002ce4 <HAL_InitTick+0x6c>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d023      	beq.n	8002cd4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002c8c:	4b16      	ldr	r3, [pc, #88]	; (8002ce8 <HAL_InitTick+0x70>)
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	4b14      	ldr	r3, [pc, #80]	; (8002ce4 <HAL_InitTick+0x6c>)
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	4619      	mov	r1, r3
 8002c96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f000 ffdf 	bl	8003c66 <HAL_SYSTICK_Config>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d10f      	bne.n	8002cce <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2b0f      	cmp	r3, #15
 8002cb2:	d809      	bhi.n	8002cc8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	6879      	ldr	r1, [r7, #4]
 8002cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cbc:	f000 ff9b 	bl	8003bf6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002cc0:	4a0a      	ldr	r2, [pc, #40]	; (8002cec <HAL_InitTick+0x74>)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6013      	str	r3, [r2, #0]
 8002cc6:	e007      	b.n	8002cd8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	73fb      	strb	r3, [r7, #15]
 8002ccc:	e004      	b.n	8002cd8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	73fb      	strb	r3, [r7, #15]
 8002cd2:	e001      	b.n	8002cd8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	20000018 	.word	0x20000018
 8002ce8:	20000000 	.word	0x20000000
 8002cec:	20000014 	.word	0x20000014

08002cf0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002cf4:	4b06      	ldr	r3, [pc, #24]	; (8002d10 <HAL_IncTick+0x20>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4b06      	ldr	r3, [pc, #24]	; (8002d14 <HAL_IncTick+0x24>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4413      	add	r3, r2
 8002d00:	4a04      	ldr	r2, [pc, #16]	; (8002d14 <HAL_IncTick+0x24>)
 8002d02:	6013      	str	r3, [r2, #0]
}
 8002d04:	bf00      	nop
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	20000018 	.word	0x20000018
 8002d14:	200007a0 	.word	0x200007a0

08002d18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d1c:	4b03      	ldr	r3, [pc, #12]	; (8002d2c <HAL_GetTick+0x14>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	200007a0 	.word	0x200007a0

08002d30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d38:	f7ff ffee 	bl	8002d18 <HAL_GetTick>
 8002d3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d48:	d005      	beq.n	8002d56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002d4a:	4b0a      	ldr	r3, [pc, #40]	; (8002d74 <HAL_Delay+0x44>)
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	4413      	add	r3, r2
 8002d54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d56:	bf00      	nop
 8002d58:	f7ff ffde 	bl	8002d18 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d8f7      	bhi.n	8002d58 <HAL_Delay+0x28>
  {
  }
}
 8002d68:	bf00      	nop
 8002d6a:	bf00      	nop
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000018 	.word	0x20000018

08002d78 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e0ed      	b.n	8002f66 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d102      	bne.n	8002d9c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7ff fa62 	bl	8002260 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f042 0201 	orr.w	r2, r2, #1
 8002daa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002dac:	f7ff ffb4 	bl	8002d18 <HAL_GetTick>
 8002db0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002db2:	e012      	b.n	8002dda <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002db4:	f7ff ffb0 	bl	8002d18 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b0a      	cmp	r3, #10
 8002dc0:	d90b      	bls.n	8002dda <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2205      	movs	r2, #5
 8002dd2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e0c5      	b.n	8002f66 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f003 0301 	and.w	r3, r3, #1
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0e5      	beq.n	8002db4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 0202 	bic.w	r2, r2, #2
 8002df6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002df8:	f7ff ff8e 	bl	8002d18 <HAL_GetTick>
 8002dfc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002dfe:	e012      	b.n	8002e26 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e00:	f7ff ff8a 	bl	8002d18 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b0a      	cmp	r3, #10
 8002e0c:	d90b      	bls.n	8002e26 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e12:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2205      	movs	r2, #5
 8002e1e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e09f      	b.n	8002f66 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f003 0302 	and.w	r3, r3, #2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d1e5      	bne.n	8002e00 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	7e1b      	ldrb	r3, [r3, #24]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d108      	bne.n	8002e4e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	e007      	b.n	8002e5e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	7e5b      	ldrb	r3, [r3, #25]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d108      	bne.n	8002e78 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	e007      	b.n	8002e88 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e86:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	7e9b      	ldrb	r3, [r3, #26]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d108      	bne.n	8002ea2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f042 0220 	orr.w	r2, r2, #32
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	e007      	b.n	8002eb2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f022 0220 	bic.w	r2, r2, #32
 8002eb0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	7edb      	ldrb	r3, [r3, #27]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d108      	bne.n	8002ecc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f022 0210 	bic.w	r2, r2, #16
 8002ec8:	601a      	str	r2, [r3, #0]
 8002eca:	e007      	b.n	8002edc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f042 0210 	orr.w	r2, r2, #16
 8002eda:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	7f1b      	ldrb	r3, [r3, #28]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d108      	bne.n	8002ef6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 0208 	orr.w	r2, r2, #8
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	e007      	b.n	8002f06 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 0208 	bic.w	r2, r2, #8
 8002f04:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	7f5b      	ldrb	r3, [r3, #29]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d108      	bne.n	8002f20 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f042 0204 	orr.w	r2, r2, #4
 8002f1c:	601a      	str	r2, [r3, #0]
 8002f1e:	e007      	b.n	8002f30 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0204 	bic.w	r2, r2, #4
 8002f2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689a      	ldr	r2, [r3, #8]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	431a      	orrs	r2, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	431a      	orrs	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	695b      	ldr	r3, [r3, #20]
 8002f44:	ea42 0103 	orr.w	r1, r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	1e5a      	subs	r2, r3, #1
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	430a      	orrs	r2, r1
 8002f54:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b087      	sub	sp, #28
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
 8002f76:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f84:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002f86:	7cfb      	ldrb	r3, [r7, #19]
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d003      	beq.n	8002f94 <HAL_CAN_ConfigFilter+0x26>
 8002f8c:	7cfb      	ldrb	r3, [r7, #19]
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	f040 80aa 	bne.w	80030e8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002f9a:	f043 0201 	orr.w	r2, r3, #1
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	f003 031f 	and.w	r3, r3, #31
 8002fac:	2201      	movs	r2, #1
 8002fae:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	401a      	ands	r2, r3
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d123      	bne.n	8003016 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	43db      	mvns	r3, r3
 8002fd8:	401a      	ands	r2, r3
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002ff0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	3248      	adds	r2, #72	; 0x48
 8002ff6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800300a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800300c:	6979      	ldr	r1, [r7, #20]
 800300e:	3348      	adds	r3, #72	; 0x48
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	440b      	add	r3, r1
 8003014:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	69db      	ldr	r3, [r3, #28]
 800301a:	2b01      	cmp	r3, #1
 800301c:	d122      	bne.n	8003064 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	431a      	orrs	r2, r3
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800303e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	3248      	adds	r2, #72	; 0x48
 8003044:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003058:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800305a:	6979      	ldr	r1, [r7, #20]
 800305c:	3348      	adds	r3, #72	; 0x48
 800305e:	00db      	lsls	r3, r3, #3
 8003060:	440b      	add	r3, r1
 8003062:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d109      	bne.n	8003080 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	43db      	mvns	r3, r3
 8003076:	401a      	ands	r2, r3
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800307e:	e007      	b.n	8003090 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	431a      	orrs	r2, r3
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d109      	bne.n	80030ac <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	43db      	mvns	r3, r3
 80030a2:	401a      	ands	r2, r3
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80030aa:	e007      	b.n	80030bc <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	431a      	orrs	r2, r3
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	6a1b      	ldr	r3, [r3, #32]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d107      	bne.n	80030d4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	431a      	orrs	r2, r3
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80030da:	f023 0201 	bic.w	r2, r3, #1
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80030e4:	2300      	movs	r3, #0
 80030e6:	e006      	b.n	80030f6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ec:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
  }
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	371c      	adds	r7, #28
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr

08003102 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003102:	b580      	push	{r7, lr}
 8003104:	b084      	sub	sp, #16
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003110:	b2db      	uxtb	r3, r3
 8003112:	2b01      	cmp	r3, #1
 8003114:	d12e      	bne.n	8003174 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2202      	movs	r2, #2
 800311a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f022 0201 	bic.w	r2, r2, #1
 800312c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800312e:	f7ff fdf3 	bl	8002d18 <HAL_GetTick>
 8003132:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003134:	e012      	b.n	800315c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003136:	f7ff fdef 	bl	8002d18 <HAL_GetTick>
 800313a:	4602      	mov	r2, r0
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	2b0a      	cmp	r3, #10
 8003142:	d90b      	bls.n	800315c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003148:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2205      	movs	r2, #5
 8003154:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e012      	b.n	8003182 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b00      	cmp	r3, #0
 8003168:	d1e5      	bne.n	8003136 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003170:	2300      	movs	r3, #0
 8003172:	e006      	b.n	8003182 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003178:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
  }
}
 8003182:	4618      	mov	r0, r3
 8003184:	3710      	adds	r7, #16
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800318a:	b480      	push	{r7}
 800318c:	b089      	sub	sp, #36	; 0x24
 800318e:	af00      	add	r7, sp, #0
 8003190:	60f8      	str	r0, [r7, #12]
 8003192:	60b9      	str	r1, [r7, #8]
 8003194:	607a      	str	r2, [r7, #4]
 8003196:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800319e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80031a8:	7ffb      	ldrb	r3, [r7, #31]
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d003      	beq.n	80031b6 <HAL_CAN_AddTxMessage+0x2c>
 80031ae:	7ffb      	ldrb	r3, [r7, #31]
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	f040 80ad 	bne.w	8003310 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d10a      	bne.n	80031d6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d105      	bne.n	80031d6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	f000 8095 	beq.w	8003300 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	0e1b      	lsrs	r3, r3, #24
 80031da:	f003 0303 	and.w	r3, r3, #3
 80031de:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80031e0:	2201      	movs	r2, #1
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	409a      	lsls	r2, r3
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10d      	bne.n	800320e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80031fc:	68f9      	ldr	r1, [r7, #12]
 80031fe:	6809      	ldr	r1, [r1, #0]
 8003200:	431a      	orrs	r2, r3
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	3318      	adds	r3, #24
 8003206:	011b      	lsls	r3, r3, #4
 8003208:	440b      	add	r3, r1
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	e00f      	b.n	800322e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003218:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800321e:	68f9      	ldr	r1, [r7, #12]
 8003220:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003222:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	3318      	adds	r3, #24
 8003228:	011b      	lsls	r3, r3, #4
 800322a:	440b      	add	r3, r1
 800322c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6819      	ldr	r1, [r3, #0]
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	691a      	ldr	r2, [r3, #16]
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	3318      	adds	r3, #24
 800323a:	011b      	lsls	r3, r3, #4
 800323c:	440b      	add	r3, r1
 800323e:	3304      	adds	r3, #4
 8003240:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	7d1b      	ldrb	r3, [r3, #20]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d111      	bne.n	800326e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	3318      	adds	r3, #24
 8003252:	011b      	lsls	r3, r3, #4
 8003254:	4413      	add	r3, r2
 8003256:	3304      	adds	r3, #4
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	6811      	ldr	r1, [r2, #0]
 800325e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	3318      	adds	r3, #24
 8003266:	011b      	lsls	r3, r3, #4
 8003268:	440b      	add	r3, r1
 800326a:	3304      	adds	r3, #4
 800326c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	3307      	adds	r3, #7
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	061a      	lsls	r2, r3, #24
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	3306      	adds	r3, #6
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	041b      	lsls	r3, r3, #16
 800327e:	431a      	orrs	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	3305      	adds	r3, #5
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	021b      	lsls	r3, r3, #8
 8003288:	4313      	orrs	r3, r2
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	3204      	adds	r2, #4
 800328e:	7812      	ldrb	r2, [r2, #0]
 8003290:	4610      	mov	r0, r2
 8003292:	68fa      	ldr	r2, [r7, #12]
 8003294:	6811      	ldr	r1, [r2, #0]
 8003296:	ea43 0200 	orr.w	r2, r3, r0
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	011b      	lsls	r3, r3, #4
 800329e:	440b      	add	r3, r1
 80032a0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80032a4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	3303      	adds	r3, #3
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	061a      	lsls	r2, r3, #24
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	3302      	adds	r3, #2
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	041b      	lsls	r3, r3, #16
 80032b6:	431a      	orrs	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	3301      	adds	r3, #1
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	021b      	lsls	r3, r3, #8
 80032c0:	4313      	orrs	r3, r2
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	7812      	ldrb	r2, [r2, #0]
 80032c6:	4610      	mov	r0, r2
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	6811      	ldr	r1, [r2, #0]
 80032cc:	ea43 0200 	orr.w	r2, r3, r0
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	011b      	lsls	r3, r3, #4
 80032d4:	440b      	add	r3, r1
 80032d6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80032da:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	3318      	adds	r3, #24
 80032e4:	011b      	lsls	r3, r3, #4
 80032e6:	4413      	add	r3, r2
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68fa      	ldr	r2, [r7, #12]
 80032ec:	6811      	ldr	r1, [r2, #0]
 80032ee:	f043 0201 	orr.w	r2, r3, #1
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	3318      	adds	r3, #24
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	440b      	add	r3, r1
 80032fa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80032fc:	2300      	movs	r3, #0
 80032fe:	e00e      	b.n	800331e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003304:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e006      	b.n	800331e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003314:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
  }
}
 800331e:	4618      	mov	r0, r3
 8003320:	3724      	adds	r7, #36	; 0x24
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr

0800332a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800332a:	b480      	push	{r7}
 800332c:	b087      	sub	sp, #28
 800332e:	af00      	add	r7, sp, #0
 8003330:	60f8      	str	r0, [r7, #12]
 8003332:	60b9      	str	r1, [r7, #8]
 8003334:	607a      	str	r2, [r7, #4]
 8003336:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800333e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003340:	7dfb      	ldrb	r3, [r7, #23]
 8003342:	2b01      	cmp	r3, #1
 8003344:	d003      	beq.n	800334e <HAL_CAN_GetRxMessage+0x24>
 8003346:	7dfb      	ldrb	r3, [r7, #23]
 8003348:	2b02      	cmp	r3, #2
 800334a:	f040 80f3 	bne.w	8003534 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d10e      	bne.n	8003372 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	f003 0303 	and.w	r3, r3, #3
 800335e:	2b00      	cmp	r3, #0
 8003360:	d116      	bne.n	8003390 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003366:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e0e7      	b.n	8003542 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	691b      	ldr	r3, [r3, #16]
 8003378:	f003 0303 	and.w	r3, r3, #3
 800337c:	2b00      	cmp	r3, #0
 800337e:	d107      	bne.n	8003390 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003384:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e0d8      	b.n	8003542 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	331b      	adds	r3, #27
 8003398:	011b      	lsls	r3, r3, #4
 800339a:	4413      	add	r3, r2
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0204 	and.w	r2, r3, #4
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10c      	bne.n	80033c8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	331b      	adds	r3, #27
 80033b6:	011b      	lsls	r3, r3, #4
 80033b8:	4413      	add	r3, r2
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	0d5b      	lsrs	r3, r3, #21
 80033be:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	601a      	str	r2, [r3, #0]
 80033c6:	e00b      	b.n	80033e0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	331b      	adds	r3, #27
 80033d0:	011b      	lsls	r3, r3, #4
 80033d2:	4413      	add	r3, r2
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	08db      	lsrs	r3, r3, #3
 80033d8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	331b      	adds	r3, #27
 80033e8:	011b      	lsls	r3, r3, #4
 80033ea:	4413      	add	r3, r2
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0202 	and.w	r2, r3, #2
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	331b      	adds	r3, #27
 80033fe:	011b      	lsls	r3, r3, #4
 8003400:	4413      	add	r3, r2
 8003402:	3304      	adds	r3, #4
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 020f 	and.w	r2, r3, #15
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	331b      	adds	r3, #27
 8003416:	011b      	lsls	r3, r3, #4
 8003418:	4413      	add	r3, r2
 800341a:	3304      	adds	r3, #4
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	0a1b      	lsrs	r3, r3, #8
 8003420:	b2da      	uxtb	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	331b      	adds	r3, #27
 800342e:	011b      	lsls	r3, r3, #4
 8003430:	4413      	add	r3, r2
 8003432:	3304      	adds	r3, #4
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	0c1b      	lsrs	r3, r3, #16
 8003438:	b29a      	uxth	r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	011b      	lsls	r3, r3, #4
 8003446:	4413      	add	r3, r2
 8003448:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	b2da      	uxtb	r2, r3
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	011b      	lsls	r3, r3, #4
 800345c:	4413      	add	r3, r2
 800345e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	0a1a      	lsrs	r2, r3, #8
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	3301      	adds	r3, #1
 800346a:	b2d2      	uxtb	r2, r2
 800346c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	011b      	lsls	r3, r3, #4
 8003476:	4413      	add	r3, r2
 8003478:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	0c1a      	lsrs	r2, r3, #16
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	3302      	adds	r3, #2
 8003484:	b2d2      	uxtb	r2, r2
 8003486:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	011b      	lsls	r3, r3, #4
 8003490:	4413      	add	r3, r2
 8003492:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	0e1a      	lsrs	r2, r3, #24
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	3303      	adds	r3, #3
 800349e:	b2d2      	uxtb	r2, r2
 80034a0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	011b      	lsls	r3, r3, #4
 80034aa:	4413      	add	r3, r2
 80034ac:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	3304      	adds	r3, #4
 80034b6:	b2d2      	uxtb	r2, r2
 80034b8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	011b      	lsls	r3, r3, #4
 80034c2:	4413      	add	r3, r2
 80034c4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	0a1a      	lsrs	r2, r3, #8
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	3305      	adds	r3, #5
 80034d0:	b2d2      	uxtb	r2, r2
 80034d2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	011b      	lsls	r3, r3, #4
 80034dc:	4413      	add	r3, r2
 80034de:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	0c1a      	lsrs	r2, r3, #16
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	3306      	adds	r3, #6
 80034ea:	b2d2      	uxtb	r2, r2
 80034ec:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	011b      	lsls	r3, r3, #4
 80034f6:	4413      	add	r3, r2
 80034f8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	0e1a      	lsrs	r2, r3, #24
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	3307      	adds	r3, #7
 8003504:	b2d2      	uxtb	r2, r2
 8003506:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d108      	bne.n	8003520 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	68da      	ldr	r2, [r3, #12]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f042 0220 	orr.w	r2, r2, #32
 800351c:	60da      	str	r2, [r3, #12]
 800351e:	e007      	b.n	8003530 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	691a      	ldr	r2, [r3, #16]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f042 0220 	orr.w	r2, r2, #32
 800352e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003530:	2300      	movs	r3, #0
 8003532:	e006      	b.n	8003542 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003538:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
  }
}
 8003542:	4618      	mov	r0, r3
 8003544:	371c      	adds	r7, #28
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr

0800354e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800354e:	b480      	push	{r7}
 8003550:	b085      	sub	sp, #20
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
 8003556:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800355e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003560:	7bfb      	ldrb	r3, [r7, #15]
 8003562:	2b01      	cmp	r3, #1
 8003564:	d002      	beq.n	800356c <HAL_CAN_ActivateNotification+0x1e>
 8003566:	7bfb      	ldrb	r3, [r7, #15]
 8003568:	2b02      	cmp	r3, #2
 800356a:	d109      	bne.n	8003580 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6959      	ldr	r1, [r3, #20]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	683a      	ldr	r2, [r7, #0]
 8003578:	430a      	orrs	r2, r1
 800357a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800357c:	2300      	movs	r3, #0
 800357e:	e006      	b.n	800358e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003584:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
  }
}
 800358e:	4618      	mov	r0, r3
 8003590:	3714      	adds	r7, #20
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr

0800359a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800359a:	b580      	push	{r7, lr}
 800359c:	b08a      	sub	sp, #40	; 0x28
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80035a2:	2300      	movs	r3, #0
 80035a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	695b      	ldr	r3, [r3, #20]
 80035ac:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	699b      	ldr	r3, [r3, #24]
 80035d4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80035d6:	6a3b      	ldr	r3, [r7, #32]
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d07c      	beq.n	80036da <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	f003 0301 	and.w	r3, r3, #1
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d023      	beq.n	8003632 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2201      	movs	r2, #1
 80035f0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80035f2:	69bb      	ldr	r3, [r7, #24]
 80035f4:	f003 0302 	and.w	r3, r3, #2
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d003      	beq.n	8003604 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 f983 	bl	8003908 <HAL_CAN_TxMailbox0CompleteCallback>
 8003602:	e016      	b.n	8003632 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	f003 0304 	and.w	r3, r3, #4
 800360a:	2b00      	cmp	r3, #0
 800360c:	d004      	beq.n	8003618 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800360e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003610:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003614:	627b      	str	r3, [r7, #36]	; 0x24
 8003616:	e00c      	b.n	8003632 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	f003 0308 	and.w	r3, r3, #8
 800361e:	2b00      	cmp	r3, #0
 8003620:	d004      	beq.n	800362c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003624:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003628:	627b      	str	r3, [r7, #36]	; 0x24
 800362a:	e002      	b.n	8003632 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 f989 	bl	8003944 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003632:	69bb      	ldr	r3, [r7, #24]
 8003634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003638:	2b00      	cmp	r3, #0
 800363a:	d024      	beq.n	8003686 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003644:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800364c:	2b00      	cmp	r3, #0
 800364e:	d003      	beq.n	8003658 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 f963 	bl	800391c <HAL_CAN_TxMailbox1CompleteCallback>
 8003656:	e016      	b.n	8003686 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800365e:	2b00      	cmp	r3, #0
 8003660:	d004      	beq.n	800366c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003664:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003668:	627b      	str	r3, [r7, #36]	; 0x24
 800366a:	e00c      	b.n	8003686 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800366c:	69bb      	ldr	r3, [r7, #24]
 800366e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003672:	2b00      	cmp	r3, #0
 8003674:	d004      	beq.n	8003680 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003678:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800367c:	627b      	str	r3, [r7, #36]	; 0x24
 800367e:	e002      	b.n	8003686 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f000 f969 	bl	8003958 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d024      	beq.n	80036da <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003698:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d003      	beq.n	80036ac <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 f943 	bl	8003930 <HAL_CAN_TxMailbox2CompleteCallback>
 80036aa:	e016      	b.n	80036da <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d004      	beq.n	80036c0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80036b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036bc:	627b      	str	r3, [r7, #36]	; 0x24
 80036be:	e00c      	b.n	80036da <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d004      	beq.n	80036d4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80036ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036d0:	627b      	str	r3, [r7, #36]	; 0x24
 80036d2:	e002      	b.n	80036da <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f000 f949 	bl	800396c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80036da:	6a3b      	ldr	r3, [r7, #32]
 80036dc:	f003 0308 	and.w	r3, r3, #8
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d00c      	beq.n	80036fe <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	f003 0310 	and.w	r3, r3, #16
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d007      	beq.n	80036fe <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80036ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036f4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2210      	movs	r2, #16
 80036fc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80036fe:	6a3b      	ldr	r3, [r7, #32]
 8003700:	f003 0304 	and.w	r3, r3, #4
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00b      	beq.n	8003720 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b00      	cmp	r3, #0
 8003710:	d006      	beq.n	8003720 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2208      	movs	r2, #8
 8003718:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f930 	bl	8003980 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003720:	6a3b      	ldr	r3, [r7, #32]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d009      	beq.n	800373e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	f003 0303 	and.w	r3, r3, #3
 8003734:	2b00      	cmp	r3, #0
 8003736:	d002      	beq.n	800373e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f7fd fc71 	bl	8001020 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800373e:	6a3b      	ldr	r3, [r7, #32]
 8003740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003744:	2b00      	cmp	r3, #0
 8003746:	d00c      	beq.n	8003762 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	f003 0310 	and.w	r3, r3, #16
 800374e:	2b00      	cmp	r3, #0
 8003750:	d007      	beq.n	8003762 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003754:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003758:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2210      	movs	r2, #16
 8003760:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003762:	6a3b      	ldr	r3, [r7, #32]
 8003764:	f003 0320 	and.w	r3, r3, #32
 8003768:	2b00      	cmp	r3, #0
 800376a:	d00b      	beq.n	8003784 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	f003 0308 	and.w	r3, r3, #8
 8003772:	2b00      	cmp	r3, #0
 8003774:	d006      	beq.n	8003784 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	2208      	movs	r2, #8
 800377c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 f912 	bl	80039a8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003784:	6a3b      	ldr	r3, [r7, #32]
 8003786:	f003 0310 	and.w	r3, r3, #16
 800378a:	2b00      	cmp	r3, #0
 800378c:	d009      	beq.n	80037a2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	f003 0303 	and.w	r3, r3, #3
 8003798:	2b00      	cmp	r3, #0
 800379a:	d002      	beq.n	80037a2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 f8f9 	bl	8003994 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80037a2:	6a3b      	ldr	r3, [r7, #32]
 80037a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d00b      	beq.n	80037c4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	f003 0310 	and.w	r3, r3, #16
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d006      	beq.n	80037c4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2210      	movs	r2, #16
 80037bc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 f8fc 	bl	80039bc <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80037c4:	6a3b      	ldr	r3, [r7, #32]
 80037c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00b      	beq.n	80037e6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	f003 0308 	and.w	r3, r3, #8
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d006      	beq.n	80037e6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2208      	movs	r2, #8
 80037de:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f000 f8f5 	bl	80039d0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80037e6:	6a3b      	ldr	r3, [r7, #32]
 80037e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d07b      	beq.n	80038e8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	f003 0304 	and.w	r3, r3, #4
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d072      	beq.n	80038e0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80037fa:	6a3b      	ldr	r3, [r7, #32]
 80037fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003800:	2b00      	cmp	r3, #0
 8003802:	d008      	beq.n	8003816 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800380a:	2b00      	cmp	r3, #0
 800380c:	d003      	beq.n	8003816 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800380e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003810:	f043 0301 	orr.w	r3, r3, #1
 8003814:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003816:	6a3b      	ldr	r3, [r7, #32]
 8003818:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800381c:	2b00      	cmp	r3, #0
 800381e:	d008      	beq.n	8003832 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003826:	2b00      	cmp	r3, #0
 8003828:	d003      	beq.n	8003832 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800382a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382c:	f043 0302 	orr.w	r3, r3, #2
 8003830:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003832:	6a3b      	ldr	r3, [r7, #32]
 8003834:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003838:	2b00      	cmp	r3, #0
 800383a:	d008      	beq.n	800384e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003848:	f043 0304 	orr.w	r3, r3, #4
 800384c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800384e:	6a3b      	ldr	r3, [r7, #32]
 8003850:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003854:	2b00      	cmp	r3, #0
 8003856:	d043      	beq.n	80038e0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800385e:	2b00      	cmp	r3, #0
 8003860:	d03e      	beq.n	80038e0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003868:	2b60      	cmp	r3, #96	; 0x60
 800386a:	d02b      	beq.n	80038c4 <HAL_CAN_IRQHandler+0x32a>
 800386c:	2b60      	cmp	r3, #96	; 0x60
 800386e:	d82e      	bhi.n	80038ce <HAL_CAN_IRQHandler+0x334>
 8003870:	2b50      	cmp	r3, #80	; 0x50
 8003872:	d022      	beq.n	80038ba <HAL_CAN_IRQHandler+0x320>
 8003874:	2b50      	cmp	r3, #80	; 0x50
 8003876:	d82a      	bhi.n	80038ce <HAL_CAN_IRQHandler+0x334>
 8003878:	2b40      	cmp	r3, #64	; 0x40
 800387a:	d019      	beq.n	80038b0 <HAL_CAN_IRQHandler+0x316>
 800387c:	2b40      	cmp	r3, #64	; 0x40
 800387e:	d826      	bhi.n	80038ce <HAL_CAN_IRQHandler+0x334>
 8003880:	2b30      	cmp	r3, #48	; 0x30
 8003882:	d010      	beq.n	80038a6 <HAL_CAN_IRQHandler+0x30c>
 8003884:	2b30      	cmp	r3, #48	; 0x30
 8003886:	d822      	bhi.n	80038ce <HAL_CAN_IRQHandler+0x334>
 8003888:	2b10      	cmp	r3, #16
 800388a:	d002      	beq.n	8003892 <HAL_CAN_IRQHandler+0x2f8>
 800388c:	2b20      	cmp	r3, #32
 800388e:	d005      	beq.n	800389c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003890:	e01d      	b.n	80038ce <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003894:	f043 0308 	orr.w	r3, r3, #8
 8003898:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800389a:	e019      	b.n	80038d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800389c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389e:	f043 0310 	orr.w	r3, r3, #16
 80038a2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038a4:	e014      	b.n	80038d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80038a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a8:	f043 0320 	orr.w	r3, r3, #32
 80038ac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038ae:	e00f      	b.n	80038d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80038b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038b8:	e00a      	b.n	80038d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80038ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038c0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038c2:	e005      	b.n	80038d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80038c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038ca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038cc:	e000      	b.n	80038d0 <HAL_CAN_IRQHandler+0x336>
            break;
 80038ce:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	699a      	ldr	r2, [r3, #24]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80038de:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	2204      	movs	r2, #4
 80038e6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80038e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d008      	beq.n	8003900 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f4:	431a      	orrs	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 f872 	bl	80039e4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003900:	bf00      	nop
 8003902:	3728      	adds	r7, #40	; 0x28
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800394c:	bf00      	nop
 800394e:	370c      	adds	r7, #12
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003960:	bf00      	nop
 8003962:	370c      	adds	r7, #12
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr

0800396c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003974:	bf00      	nop
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003988:	bf00      	nop
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800399c:	bf00      	nop
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80039c4:	bf00      	nop
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80039d8:	bf00      	nop
 80039da:	370c      	adds	r7, #12
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80039ec:	bf00      	nop
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a08:	4b0c      	ldr	r3, [pc, #48]	; (8003a3c <__NVIC_SetPriorityGrouping+0x44>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a0e:	68ba      	ldr	r2, [r7, #8]
 8003a10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a14:	4013      	ands	r3, r2
 8003a16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a2a:	4a04      	ldr	r2, [pc, #16]	; (8003a3c <__NVIC_SetPriorityGrouping+0x44>)
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	60d3      	str	r3, [r2, #12]
}
 8003a30:	bf00      	nop
 8003a32:	3714      	adds	r7, #20
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	e000ed00 	.word	0xe000ed00

08003a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a44:	4b04      	ldr	r3, [pc, #16]	; (8003a58 <__NVIC_GetPriorityGrouping+0x18>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	0a1b      	lsrs	r3, r3, #8
 8003a4a:	f003 0307 	and.w	r3, r3, #7
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	e000ed00 	.word	0xe000ed00

08003a5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	4603      	mov	r3, r0
 8003a64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	db0b      	blt.n	8003a86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a6e:	79fb      	ldrb	r3, [r7, #7]
 8003a70:	f003 021f 	and.w	r2, r3, #31
 8003a74:	4907      	ldr	r1, [pc, #28]	; (8003a94 <__NVIC_EnableIRQ+0x38>)
 8003a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a7a:	095b      	lsrs	r3, r3, #5
 8003a7c:	2001      	movs	r0, #1
 8003a7e:	fa00 f202 	lsl.w	r2, r0, r2
 8003a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a86:	bf00      	nop
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	e000e100 	.word	0xe000e100

08003a98 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	db12      	blt.n	8003ad0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003aaa:	79fb      	ldrb	r3, [r7, #7]
 8003aac:	f003 021f 	and.w	r2, r3, #31
 8003ab0:	490a      	ldr	r1, [pc, #40]	; (8003adc <__NVIC_DisableIRQ+0x44>)
 8003ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab6:	095b      	lsrs	r3, r3, #5
 8003ab8:	2001      	movs	r0, #1
 8003aba:	fa00 f202 	lsl.w	r2, r0, r2
 8003abe:	3320      	adds	r3, #32
 8003ac0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003ac4:	f3bf 8f4f 	dsb	sy
}
 8003ac8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003aca:	f3bf 8f6f 	isb	sy
}
 8003ace:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	e000e100 	.word	0xe000e100

08003ae0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	6039      	str	r1, [r7, #0]
 8003aea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	db0a      	blt.n	8003b0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	b2da      	uxtb	r2, r3
 8003af8:	490c      	ldr	r1, [pc, #48]	; (8003b2c <__NVIC_SetPriority+0x4c>)
 8003afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003afe:	0112      	lsls	r2, r2, #4
 8003b00:	b2d2      	uxtb	r2, r2
 8003b02:	440b      	add	r3, r1
 8003b04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b08:	e00a      	b.n	8003b20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	b2da      	uxtb	r2, r3
 8003b0e:	4908      	ldr	r1, [pc, #32]	; (8003b30 <__NVIC_SetPriority+0x50>)
 8003b10:	79fb      	ldrb	r3, [r7, #7]
 8003b12:	f003 030f 	and.w	r3, r3, #15
 8003b16:	3b04      	subs	r3, #4
 8003b18:	0112      	lsls	r2, r2, #4
 8003b1a:	b2d2      	uxtb	r2, r2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	761a      	strb	r2, [r3, #24]
}
 8003b20:	bf00      	nop
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr
 8003b2c:	e000e100 	.word	0xe000e100
 8003b30:	e000ed00 	.word	0xe000ed00

08003b34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b089      	sub	sp, #36	; 0x24
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f003 0307 	and.w	r3, r3, #7
 8003b46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	f1c3 0307 	rsb	r3, r3, #7
 8003b4e:	2b04      	cmp	r3, #4
 8003b50:	bf28      	it	cs
 8003b52:	2304      	movcs	r3, #4
 8003b54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	3304      	adds	r3, #4
 8003b5a:	2b06      	cmp	r3, #6
 8003b5c:	d902      	bls.n	8003b64 <NVIC_EncodePriority+0x30>
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	3b03      	subs	r3, #3
 8003b62:	e000      	b.n	8003b66 <NVIC_EncodePriority+0x32>
 8003b64:	2300      	movs	r3, #0
 8003b66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b68:	f04f 32ff 	mov.w	r2, #4294967295
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b72:	43da      	mvns	r2, r3
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	401a      	ands	r2, r3
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	fa01 f303 	lsl.w	r3, r1, r3
 8003b86:	43d9      	mvns	r1, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b8c:	4313      	orrs	r3, r2
         );
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3724      	adds	r7, #36	; 0x24
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
	...

08003b9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003bac:	d301      	bcc.n	8003bb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e00f      	b.n	8003bd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bb2:	4a0a      	ldr	r2, [pc, #40]	; (8003bdc <SysTick_Config+0x40>)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003bba:	210f      	movs	r1, #15
 8003bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc0:	f7ff ff8e 	bl	8003ae0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bc4:	4b05      	ldr	r3, [pc, #20]	; (8003bdc <SysTick_Config+0x40>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bca:	4b04      	ldr	r3, [pc, #16]	; (8003bdc <SysTick_Config+0x40>)
 8003bcc:	2207      	movs	r2, #7
 8003bce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	e000e010 	.word	0xe000e010

08003be0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003be8:	6878      	ldr	r0, [r7, #4]
 8003bea:	f7ff ff05 	bl	80039f8 <__NVIC_SetPriorityGrouping>
}
 8003bee:	bf00      	nop
 8003bf0:	3708      	adds	r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}

08003bf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b086      	sub	sp, #24
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	60b9      	str	r1, [r7, #8]
 8003c00:	607a      	str	r2, [r7, #4]
 8003c02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003c04:	2300      	movs	r3, #0
 8003c06:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c08:	f7ff ff1a 	bl	8003a40 <__NVIC_GetPriorityGrouping>
 8003c0c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	68b9      	ldr	r1, [r7, #8]
 8003c12:	6978      	ldr	r0, [r7, #20]
 8003c14:	f7ff ff8e 	bl	8003b34 <NVIC_EncodePriority>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c1e:	4611      	mov	r1, r2
 8003c20:	4618      	mov	r0, r3
 8003c22:	f7ff ff5d 	bl	8003ae0 <__NVIC_SetPriority>
}
 8003c26:	bf00      	nop
 8003c28:	3718      	adds	r7, #24
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}

08003c2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b082      	sub	sp, #8
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	4603      	mov	r3, r0
 8003c36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f7ff ff0d 	bl	8003a5c <__NVIC_EnableIRQ>
}
 8003c42:	bf00      	nop
 8003c44:	3708      	adds	r7, #8
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}

08003c4a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	b082      	sub	sp, #8
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	4603      	mov	r3, r0
 8003c52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7ff ff1d 	bl	8003a98 <__NVIC_DisableIRQ>
}
 8003c5e:	bf00      	nop
 8003c60:	3708      	adds	r7, #8
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}

08003c66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c66:	b580      	push	{r7, lr}
 8003c68:	b082      	sub	sp, #8
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f7ff ff94 	bl	8003b9c <SysTick_Config>
 8003c74:	4603      	mov	r3, r0
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3708      	adds	r7, #8
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
	...

08003c80 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b085      	sub	sp, #20
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e098      	b.n	8003dc4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	461a      	mov	r2, r3
 8003c98:	4b4d      	ldr	r3, [pc, #308]	; (8003dd0 <HAL_DMA_Init+0x150>)
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d80f      	bhi.n	8003cbe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	4b4b      	ldr	r3, [pc, #300]	; (8003dd4 <HAL_DMA_Init+0x154>)
 8003ca6:	4413      	add	r3, r2
 8003ca8:	4a4b      	ldr	r2, [pc, #300]	; (8003dd8 <HAL_DMA_Init+0x158>)
 8003caa:	fba2 2303 	umull	r2, r3, r2, r3
 8003cae:	091b      	lsrs	r3, r3, #4
 8003cb0:	009a      	lsls	r2, r3, #2
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a48      	ldr	r2, [pc, #288]	; (8003ddc <HAL_DMA_Init+0x15c>)
 8003cba:	641a      	str	r2, [r3, #64]	; 0x40
 8003cbc:	e00e      	b.n	8003cdc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	4b46      	ldr	r3, [pc, #280]	; (8003de0 <HAL_DMA_Init+0x160>)
 8003cc6:	4413      	add	r3, r2
 8003cc8:	4a43      	ldr	r2, [pc, #268]	; (8003dd8 <HAL_DMA_Init+0x158>)
 8003cca:	fba2 2303 	umull	r2, r3, r2, r3
 8003cce:	091b      	lsrs	r3, r3, #4
 8003cd0:	009a      	lsls	r2, r3, #2
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a42      	ldr	r2, [pc, #264]	; (8003de4 <HAL_DMA_Init+0x164>)
 8003cda:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2202      	movs	r2, #2
 8003ce0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cf6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003d00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	699b      	ldr	r3, [r3, #24]
 8003d12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d36:	d039      	beq.n	8003dac <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3c:	4a27      	ldr	r2, [pc, #156]	; (8003ddc <HAL_DMA_Init+0x15c>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d11a      	bne.n	8003d78 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003d42:	4b29      	ldr	r3, [pc, #164]	; (8003de8 <HAL_DMA_Init+0x168>)
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d4a:	f003 031c 	and.w	r3, r3, #28
 8003d4e:	210f      	movs	r1, #15
 8003d50:	fa01 f303 	lsl.w	r3, r1, r3
 8003d54:	43db      	mvns	r3, r3
 8003d56:	4924      	ldr	r1, [pc, #144]	; (8003de8 <HAL_DMA_Init+0x168>)
 8003d58:	4013      	ands	r3, r2
 8003d5a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003d5c:	4b22      	ldr	r3, [pc, #136]	; (8003de8 <HAL_DMA_Init+0x168>)
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6859      	ldr	r1, [r3, #4]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d68:	f003 031c 	and.w	r3, r3, #28
 8003d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d70:	491d      	ldr	r1, [pc, #116]	; (8003de8 <HAL_DMA_Init+0x168>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	600b      	str	r3, [r1, #0]
 8003d76:	e019      	b.n	8003dac <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003d78:	4b1c      	ldr	r3, [pc, #112]	; (8003dec <HAL_DMA_Init+0x16c>)
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d80:	f003 031c 	and.w	r3, r3, #28
 8003d84:	210f      	movs	r1, #15
 8003d86:	fa01 f303 	lsl.w	r3, r1, r3
 8003d8a:	43db      	mvns	r3, r3
 8003d8c:	4917      	ldr	r1, [pc, #92]	; (8003dec <HAL_DMA_Init+0x16c>)
 8003d8e:	4013      	ands	r3, r2
 8003d90:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003d92:	4b16      	ldr	r3, [pc, #88]	; (8003dec <HAL_DMA_Init+0x16c>)
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6859      	ldr	r1, [r3, #4]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d9e:	f003 031c 	and.w	r3, r3, #28
 8003da2:	fa01 f303 	lsl.w	r3, r1, r3
 8003da6:	4911      	ldr	r1, [pc, #68]	; (8003dec <HAL_DMA_Init+0x16c>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003dc2:	2300      	movs	r3, #0
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3714      	adds	r7, #20
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr
 8003dd0:	40020407 	.word	0x40020407
 8003dd4:	bffdfff8 	.word	0xbffdfff8
 8003dd8:	cccccccd 	.word	0xcccccccd
 8003ddc:	40020000 	.word	0x40020000
 8003de0:	bffdfbf8 	.word	0xbffdfbf8
 8003de4:	40020400 	.word	0x40020400
 8003de8:	400200a8 	.word	0x400200a8
 8003dec:	400204a8 	.word	0x400204a8

08003df0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d101      	bne.n	8003e02 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e072      	b.n	8003ee8 <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f022 0201 	bic.w	r2, r2, #1
 8003e10:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	461a      	mov	r2, r3
 8003e18:	4b36      	ldr	r3, [pc, #216]	; (8003ef4 <HAL_DMA_DeInit+0x104>)
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d80f      	bhi.n	8003e3e <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	4b34      	ldr	r3, [pc, #208]	; (8003ef8 <HAL_DMA_DeInit+0x108>)
 8003e26:	4413      	add	r3, r2
 8003e28:	4a34      	ldr	r2, [pc, #208]	; (8003efc <HAL_DMA_DeInit+0x10c>)
 8003e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e2e:	091b      	lsrs	r3, r3, #4
 8003e30:	009a      	lsls	r2, r3, #2
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a31      	ldr	r2, [pc, #196]	; (8003f00 <HAL_DMA_DeInit+0x110>)
 8003e3a:	641a      	str	r2, [r3, #64]	; 0x40
 8003e3c:	e00e      	b.n	8003e5c <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	461a      	mov	r2, r3
 8003e44:	4b2f      	ldr	r3, [pc, #188]	; (8003f04 <HAL_DMA_DeInit+0x114>)
 8003e46:	4413      	add	r3, r2
 8003e48:	4a2c      	ldr	r2, [pc, #176]	; (8003efc <HAL_DMA_DeInit+0x10c>)
 8003e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e4e:	091b      	lsrs	r3, r3, #4
 8003e50:	009a      	lsls	r2, r3, #2
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a2b      	ldr	r2, [pc, #172]	; (8003f08 <HAL_DMA_DeInit+0x118>)
 8003e5a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2200      	movs	r2, #0
 8003e62:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e68:	f003 021c 	and.w	r2, r3, #28
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e70:	2101      	movs	r1, #1
 8003e72:	fa01 f202 	lsl.w	r2, r1, r2
 8003e76:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7c:	4a20      	ldr	r2, [pc, #128]	; (8003f00 <HAL_DMA_DeInit+0x110>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d10d      	bne.n	8003e9e <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003e82:	4b22      	ldr	r3, [pc, #136]	; (8003f0c <HAL_DMA_DeInit+0x11c>)
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e8a:	f003 031c 	and.w	r3, r3, #28
 8003e8e:	210f      	movs	r1, #15
 8003e90:	fa01 f303 	lsl.w	r3, r1, r3
 8003e94:	43db      	mvns	r3, r3
 8003e96:	491d      	ldr	r1, [pc, #116]	; (8003f0c <HAL_DMA_DeInit+0x11c>)
 8003e98:	4013      	ands	r3, r2
 8003e9a:	600b      	str	r3, [r1, #0]
 8003e9c:	e00c      	b.n	8003eb8 <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003e9e:	4b1c      	ldr	r3, [pc, #112]	; (8003f10 <HAL_DMA_DeInit+0x120>)
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea6:	f003 031c 	and.w	r3, r3, #28
 8003eaa:	210f      	movs	r1, #15
 8003eac:	fa01 f303 	lsl.w	r3, r1, r3
 8003eb0:	43db      	mvns	r3, r3
 8003eb2:	4917      	ldr	r1, [pc, #92]	; (8003f10 <HAL_DMA_DeInit+0x120>)
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003ee6:	2300      	movs	r3, #0
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	370c      	adds	r7, #12
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr
 8003ef4:	40020407 	.word	0x40020407
 8003ef8:	bffdfff8 	.word	0xbffdfff8
 8003efc:	cccccccd 	.word	0xcccccccd
 8003f00:	40020000 	.word	0x40020000
 8003f04:	bffdfbf8 	.word	0xbffdfbf8
 8003f08:	40020400 	.word	0x40020400
 8003f0c:	400200a8 	.word	0x400200a8
 8003f10:	400204a8 	.word	0x400204a8

08003f14 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
 8003f20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f22:	2300      	movs	r3, #0
 8003f24:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d101      	bne.n	8003f34 <HAL_DMA_Start_IT+0x20>
 8003f30:	2302      	movs	r3, #2
 8003f32:	e04b      	b.n	8003fcc <HAL_DMA_Start_IT+0xb8>
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d13a      	bne.n	8003fbe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2200      	movs	r2, #0
 8003f54:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f022 0201 	bic.w	r2, r2, #1
 8003f64:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	68b9      	ldr	r1, [r7, #8]
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f000 f95f 	bl	8004230 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d008      	beq.n	8003f8c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f042 020e 	orr.w	r2, r2, #14
 8003f88:	601a      	str	r2, [r3, #0]
 8003f8a:	e00f      	b.n	8003fac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f022 0204 	bic.w	r2, r2, #4
 8003f9a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f042 020a 	orr.w	r2, r2, #10
 8003faa:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f042 0201 	orr.w	r2, r2, #1
 8003fba:	601a      	str	r2, [r3, #0]
 8003fbc:	e005      	b.n	8003fca <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003fc6:	2302      	movs	r3, #2
 8003fc8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003fca:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3718      	adds	r7, #24
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b085      	sub	sp, #20
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d008      	beq.n	8003ffe <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2204      	movs	r2, #4
 8003ff0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e022      	b.n	8004044 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f022 020e 	bic.w	r2, r2, #14
 800400c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0201 	bic.w	r2, r2, #1
 800401c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004022:	f003 021c 	and.w	r2, r3, #28
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402a:	2101      	movs	r1, #1
 800402c:	fa01 f202 	lsl.w	r2, r1, r2
 8004030:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2201      	movs	r2, #1
 8004036:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8004042:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004044:	4618      	mov	r0, r3
 8004046:	3714      	adds	r7, #20
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004058:	2300      	movs	r3, #0
 800405a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2b02      	cmp	r3, #2
 8004066:	d005      	beq.n	8004074 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2204      	movs	r2, #4
 800406c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	73fb      	strb	r3, [r7, #15]
 8004072:	e029      	b.n	80040c8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f022 020e 	bic.w	r2, r2, #14
 8004082:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f022 0201 	bic.w	r2, r2, #1
 8004092:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004098:	f003 021c 	and.w	r2, r3, #28
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a0:	2101      	movs	r1, #1
 80040a2:	fa01 f202 	lsl.w	r2, r1, r2
 80040a6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d003      	beq.n	80040c8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	4798      	blx	r3
    }
  }
  return status;
 80040c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3710      	adds	r7, #16
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80040d2:	b580      	push	{r7, lr}
 80040d4:	b084      	sub	sp, #16
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ee:	f003 031c 	and.w	r3, r3, #28
 80040f2:	2204      	movs	r2, #4
 80040f4:	409a      	lsls	r2, r3
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	4013      	ands	r3, r2
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d026      	beq.n	800414c <HAL_DMA_IRQHandler+0x7a>
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	2b00      	cmp	r3, #0
 8004106:	d021      	beq.n	800414c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0320 	and.w	r3, r3, #32
 8004112:	2b00      	cmp	r3, #0
 8004114:	d107      	bne.n	8004126 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f022 0204 	bic.w	r2, r2, #4
 8004124:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800412a:	f003 021c 	and.w	r2, r3, #28
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004132:	2104      	movs	r1, #4
 8004134:	fa01 f202 	lsl.w	r2, r1, r2
 8004138:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800413e:	2b00      	cmp	r3, #0
 8004140:	d071      	beq.n	8004226 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800414a:	e06c      	b.n	8004226 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004150:	f003 031c 	and.w	r3, r3, #28
 8004154:	2202      	movs	r2, #2
 8004156:	409a      	lsls	r2, r3
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	4013      	ands	r3, r2
 800415c:	2b00      	cmp	r3, #0
 800415e:	d02e      	beq.n	80041be <HAL_DMA_IRQHandler+0xec>
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d029      	beq.n	80041be <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0320 	and.w	r3, r3, #32
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10b      	bne.n	8004190 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f022 020a 	bic.w	r2, r2, #10
 8004186:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004194:	f003 021c 	and.w	r2, r3, #28
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419c:	2102      	movs	r1, #2
 800419e:	fa01 f202 	lsl.w	r2, r1, r2
 80041a2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d038      	beq.n	8004226 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80041bc:	e033      	b.n	8004226 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041c2:	f003 031c 	and.w	r3, r3, #28
 80041c6:	2208      	movs	r2, #8
 80041c8:	409a      	lsls	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	4013      	ands	r3, r2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d02a      	beq.n	8004228 <HAL_DMA_IRQHandler+0x156>
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	f003 0308 	and.w	r3, r3, #8
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d025      	beq.n	8004228 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 020e 	bic.w	r2, r2, #14
 80041ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f0:	f003 021c 	and.w	r2, r3, #28
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f8:	2101      	movs	r1, #1
 80041fa:	fa01 f202 	lsl.w	r2, r1, r2
 80041fe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800421a:	2b00      	cmp	r3, #0
 800421c:	d004      	beq.n	8004228 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004226:	bf00      	nop
 8004228:	bf00      	nop
}
 800422a:	3710      	adds	r7, #16
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]
 800423c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004242:	f003 021c 	and.w	r2, r3, #28
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424a:	2101      	movs	r1, #1
 800424c:	fa01 f202 	lsl.w	r2, r1, r2
 8004250:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	683a      	ldr	r2, [r7, #0]
 8004258:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	2b10      	cmp	r3, #16
 8004260:	d108      	bne.n	8004274 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68ba      	ldr	r2, [r7, #8]
 8004270:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004272:	e007      	b.n	8004284 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68ba      	ldr	r2, [r7, #8]
 800427a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	60da      	str	r2, [r3, #12]
}
 8004284:	bf00      	nop
 8004286:	3714      	adds	r7, #20
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004290:	b480      	push	{r7}
 8004292:	b087      	sub	sp, #28
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800429a:	2300      	movs	r3, #0
 800429c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800429e:	e154      	b.n	800454a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	2101      	movs	r1, #1
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	fa01 f303 	lsl.w	r3, r1, r3
 80042ac:	4013      	ands	r3, r2
 80042ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	f000 8146 	beq.w	8004544 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f003 0303 	and.w	r3, r3, #3
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d005      	beq.n	80042d0 <HAL_GPIO_Init+0x40>
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f003 0303 	and.w	r3, r3, #3
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d130      	bne.n	8004332 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	005b      	lsls	r3, r3, #1
 80042da:	2203      	movs	r2, #3
 80042dc:	fa02 f303 	lsl.w	r3, r2, r3
 80042e0:	43db      	mvns	r3, r3
 80042e2:	693a      	ldr	r2, [r7, #16]
 80042e4:	4013      	ands	r3, r2
 80042e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	68da      	ldr	r2, [r3, #12]
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	005b      	lsls	r3, r3, #1
 80042f0:	fa02 f303 	lsl.w	r3, r2, r3
 80042f4:	693a      	ldr	r2, [r7, #16]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	693a      	ldr	r2, [r7, #16]
 80042fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004306:	2201      	movs	r2, #1
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	fa02 f303 	lsl.w	r3, r2, r3
 800430e:	43db      	mvns	r3, r3
 8004310:	693a      	ldr	r2, [r7, #16]
 8004312:	4013      	ands	r3, r2
 8004314:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	091b      	lsrs	r3, r3, #4
 800431c:	f003 0201 	and.w	r2, r3, #1
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	fa02 f303 	lsl.w	r3, r2, r3
 8004326:	693a      	ldr	r2, [r7, #16]
 8004328:	4313      	orrs	r3, r2
 800432a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	693a      	ldr	r2, [r7, #16]
 8004330:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f003 0303 	and.w	r3, r3, #3
 800433a:	2b03      	cmp	r3, #3
 800433c:	d017      	beq.n	800436e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	005b      	lsls	r3, r3, #1
 8004348:	2203      	movs	r2, #3
 800434a:	fa02 f303 	lsl.w	r3, r2, r3
 800434e:	43db      	mvns	r3, r3
 8004350:	693a      	ldr	r2, [r7, #16]
 8004352:	4013      	ands	r3, r2
 8004354:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	689a      	ldr	r2, [r3, #8]
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	005b      	lsls	r3, r3, #1
 800435e:	fa02 f303 	lsl.w	r3, r2, r3
 8004362:	693a      	ldr	r2, [r7, #16]
 8004364:	4313      	orrs	r3, r2
 8004366:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	693a      	ldr	r2, [r7, #16]
 800436c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f003 0303 	and.w	r3, r3, #3
 8004376:	2b02      	cmp	r3, #2
 8004378:	d123      	bne.n	80043c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	08da      	lsrs	r2, r3, #3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	3208      	adds	r2, #8
 8004382:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004386:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	f003 0307 	and.w	r3, r3, #7
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	220f      	movs	r2, #15
 8004392:	fa02 f303 	lsl.w	r3, r2, r3
 8004396:	43db      	mvns	r3, r3
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	4013      	ands	r3, r2
 800439c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	691a      	ldr	r2, [r3, #16]
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	f003 0307 	and.w	r3, r3, #7
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	fa02 f303 	lsl.w	r3, r2, r3
 80043ae:	693a      	ldr	r2, [r7, #16]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	08da      	lsrs	r2, r3, #3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	3208      	adds	r2, #8
 80043bc:	6939      	ldr	r1, [r7, #16]
 80043be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	005b      	lsls	r3, r3, #1
 80043cc:	2203      	movs	r2, #3
 80043ce:	fa02 f303 	lsl.w	r3, r2, r3
 80043d2:	43db      	mvns	r3, r3
 80043d4:	693a      	ldr	r2, [r7, #16]
 80043d6:	4013      	ands	r3, r2
 80043d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	f003 0203 	and.w	r2, r3, #3
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	005b      	lsls	r3, r3, #1
 80043e6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	f000 80a0 	beq.w	8004544 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004404:	4b58      	ldr	r3, [pc, #352]	; (8004568 <HAL_GPIO_Init+0x2d8>)
 8004406:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004408:	4a57      	ldr	r2, [pc, #348]	; (8004568 <HAL_GPIO_Init+0x2d8>)
 800440a:	f043 0301 	orr.w	r3, r3, #1
 800440e:	6613      	str	r3, [r2, #96]	; 0x60
 8004410:	4b55      	ldr	r3, [pc, #340]	; (8004568 <HAL_GPIO_Init+0x2d8>)
 8004412:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004414:	f003 0301 	and.w	r3, r3, #1
 8004418:	60bb      	str	r3, [r7, #8]
 800441a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800441c:	4a53      	ldr	r2, [pc, #332]	; (800456c <HAL_GPIO_Init+0x2dc>)
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	089b      	lsrs	r3, r3, #2
 8004422:	3302      	adds	r3, #2
 8004424:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004428:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f003 0303 	and.w	r3, r3, #3
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	220f      	movs	r2, #15
 8004434:	fa02 f303 	lsl.w	r3, r2, r3
 8004438:	43db      	mvns	r3, r3
 800443a:	693a      	ldr	r2, [r7, #16]
 800443c:	4013      	ands	r3, r2
 800443e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004446:	d019      	beq.n	800447c <HAL_GPIO_Init+0x1ec>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a49      	ldr	r2, [pc, #292]	; (8004570 <HAL_GPIO_Init+0x2e0>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d013      	beq.n	8004478 <HAL_GPIO_Init+0x1e8>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a48      	ldr	r2, [pc, #288]	; (8004574 <HAL_GPIO_Init+0x2e4>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d00d      	beq.n	8004474 <HAL_GPIO_Init+0x1e4>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a47      	ldr	r2, [pc, #284]	; (8004578 <HAL_GPIO_Init+0x2e8>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d007      	beq.n	8004470 <HAL_GPIO_Init+0x1e0>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a46      	ldr	r2, [pc, #280]	; (800457c <HAL_GPIO_Init+0x2ec>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d101      	bne.n	800446c <HAL_GPIO_Init+0x1dc>
 8004468:	2304      	movs	r3, #4
 800446a:	e008      	b.n	800447e <HAL_GPIO_Init+0x1ee>
 800446c:	2307      	movs	r3, #7
 800446e:	e006      	b.n	800447e <HAL_GPIO_Init+0x1ee>
 8004470:	2303      	movs	r3, #3
 8004472:	e004      	b.n	800447e <HAL_GPIO_Init+0x1ee>
 8004474:	2302      	movs	r3, #2
 8004476:	e002      	b.n	800447e <HAL_GPIO_Init+0x1ee>
 8004478:	2301      	movs	r3, #1
 800447a:	e000      	b.n	800447e <HAL_GPIO_Init+0x1ee>
 800447c:	2300      	movs	r3, #0
 800447e:	697a      	ldr	r2, [r7, #20]
 8004480:	f002 0203 	and.w	r2, r2, #3
 8004484:	0092      	lsls	r2, r2, #2
 8004486:	4093      	lsls	r3, r2
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	4313      	orrs	r3, r2
 800448c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800448e:	4937      	ldr	r1, [pc, #220]	; (800456c <HAL_GPIO_Init+0x2dc>)
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	089b      	lsrs	r3, r3, #2
 8004494:	3302      	adds	r3, #2
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800449c:	4b38      	ldr	r3, [pc, #224]	; (8004580 <HAL_GPIO_Init+0x2f0>)
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	43db      	mvns	r3, r3
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	4013      	ands	r3, r2
 80044aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d003      	beq.n	80044c0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	4313      	orrs	r3, r2
 80044be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80044c0:	4a2f      	ldr	r2, [pc, #188]	; (8004580 <HAL_GPIO_Init+0x2f0>)
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80044c6:	4b2e      	ldr	r3, [pc, #184]	; (8004580 <HAL_GPIO_Init+0x2f0>)
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	43db      	mvns	r3, r3
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	4013      	ands	r3, r2
 80044d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d003      	beq.n	80044ea <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80044ea:	4a25      	ldr	r2, [pc, #148]	; (8004580 <HAL_GPIO_Init+0x2f0>)
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80044f0:	4b23      	ldr	r3, [pc, #140]	; (8004580 <HAL_GPIO_Init+0x2f0>)
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	43db      	mvns	r3, r3
 80044fa:	693a      	ldr	r2, [r7, #16]
 80044fc:	4013      	ands	r3, r2
 80044fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d003      	beq.n	8004514 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	4313      	orrs	r3, r2
 8004512:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004514:	4a1a      	ldr	r2, [pc, #104]	; (8004580 <HAL_GPIO_Init+0x2f0>)
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800451a:	4b19      	ldr	r3, [pc, #100]	; (8004580 <HAL_GPIO_Init+0x2f0>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	43db      	mvns	r3, r3
 8004524:	693a      	ldr	r2, [r7, #16]
 8004526:	4013      	ands	r3, r2
 8004528:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d003      	beq.n	800453e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004536:	693a      	ldr	r2, [r7, #16]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	4313      	orrs	r3, r2
 800453c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800453e:	4a10      	ldr	r2, [pc, #64]	; (8004580 <HAL_GPIO_Init+0x2f0>)
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	3301      	adds	r3, #1
 8004548:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	fa22 f303 	lsr.w	r3, r2, r3
 8004554:	2b00      	cmp	r3, #0
 8004556:	f47f aea3 	bne.w	80042a0 <HAL_GPIO_Init+0x10>
  }
}
 800455a:	bf00      	nop
 800455c:	bf00      	nop
 800455e:	371c      	adds	r7, #28
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr
 8004568:	40021000 	.word	0x40021000
 800456c:	40010000 	.word	0x40010000
 8004570:	48000400 	.word	0x48000400
 8004574:	48000800 	.word	0x48000800
 8004578:	48000c00 	.word	0x48000c00
 800457c:	48001000 	.word	0x48001000
 8004580:	40010400 	.word	0x40010400

08004584 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004584:	b480      	push	{r7}
 8004586:	b087      	sub	sp, #28
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800458e:	2300      	movs	r3, #0
 8004590:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004592:	e0b7      	b.n	8004704 <HAL_GPIO_DeInit+0x180>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004594:	2201      	movs	r2, #1
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	fa02 f303 	lsl.w	r3, r2, r3
 800459c:	683a      	ldr	r2, [r7, #0]
 800459e:	4013      	ands	r3, r2
 80045a0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f000 80aa 	beq.w	80046fe <HAL_GPIO_DeInit+0x17a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80045aa:	4a5d      	ldr	r2, [pc, #372]	; (8004720 <HAL_GPIO_DeInit+0x19c>)
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	089b      	lsrs	r3, r3, #2
 80045b0:	3302      	adds	r3, #2
 80045b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045b6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	f003 0303 	and.w	r3, r3, #3
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	220f      	movs	r2, #15
 80045c2:	fa02 f303 	lsl.w	r3, r2, r3
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	4013      	ands	r3, r2
 80045ca:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80045d2:	d019      	beq.n	8004608 <HAL_GPIO_DeInit+0x84>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a53      	ldr	r2, [pc, #332]	; (8004724 <HAL_GPIO_DeInit+0x1a0>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d013      	beq.n	8004604 <HAL_GPIO_DeInit+0x80>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a52      	ldr	r2, [pc, #328]	; (8004728 <HAL_GPIO_DeInit+0x1a4>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d00d      	beq.n	8004600 <HAL_GPIO_DeInit+0x7c>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a51      	ldr	r2, [pc, #324]	; (800472c <HAL_GPIO_DeInit+0x1a8>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d007      	beq.n	80045fc <HAL_GPIO_DeInit+0x78>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a50      	ldr	r2, [pc, #320]	; (8004730 <HAL_GPIO_DeInit+0x1ac>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d101      	bne.n	80045f8 <HAL_GPIO_DeInit+0x74>
 80045f4:	2304      	movs	r3, #4
 80045f6:	e008      	b.n	800460a <HAL_GPIO_DeInit+0x86>
 80045f8:	2307      	movs	r3, #7
 80045fa:	e006      	b.n	800460a <HAL_GPIO_DeInit+0x86>
 80045fc:	2303      	movs	r3, #3
 80045fe:	e004      	b.n	800460a <HAL_GPIO_DeInit+0x86>
 8004600:	2302      	movs	r3, #2
 8004602:	e002      	b.n	800460a <HAL_GPIO_DeInit+0x86>
 8004604:	2301      	movs	r3, #1
 8004606:	e000      	b.n	800460a <HAL_GPIO_DeInit+0x86>
 8004608:	2300      	movs	r3, #0
 800460a:	697a      	ldr	r2, [r7, #20]
 800460c:	f002 0203 	and.w	r2, r2, #3
 8004610:	0092      	lsls	r2, r2, #2
 8004612:	4093      	lsls	r3, r2
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	429a      	cmp	r2, r3
 8004618:	d132      	bne.n	8004680 <HAL_GPIO_DeInit+0xfc>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800461a:	4b46      	ldr	r3, [pc, #280]	; (8004734 <HAL_GPIO_DeInit+0x1b0>)
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	43db      	mvns	r3, r3
 8004622:	4944      	ldr	r1, [pc, #272]	; (8004734 <HAL_GPIO_DeInit+0x1b0>)
 8004624:	4013      	ands	r3, r2
 8004626:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004628:	4b42      	ldr	r3, [pc, #264]	; (8004734 <HAL_GPIO_DeInit+0x1b0>)
 800462a:	685a      	ldr	r2, [r3, #4]
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	43db      	mvns	r3, r3
 8004630:	4940      	ldr	r1, [pc, #256]	; (8004734 <HAL_GPIO_DeInit+0x1b0>)
 8004632:	4013      	ands	r3, r2
 8004634:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004636:	4b3f      	ldr	r3, [pc, #252]	; (8004734 <HAL_GPIO_DeInit+0x1b0>)
 8004638:	68da      	ldr	r2, [r3, #12]
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	43db      	mvns	r3, r3
 800463e:	493d      	ldr	r1, [pc, #244]	; (8004734 <HAL_GPIO_DeInit+0x1b0>)
 8004640:	4013      	ands	r3, r2
 8004642:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004644:	4b3b      	ldr	r3, [pc, #236]	; (8004734 <HAL_GPIO_DeInit+0x1b0>)
 8004646:	689a      	ldr	r2, [r3, #8]
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	43db      	mvns	r3, r3
 800464c:	4939      	ldr	r1, [pc, #228]	; (8004734 <HAL_GPIO_DeInit+0x1b0>)
 800464e:	4013      	ands	r3, r2
 8004650:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	f003 0303 	and.w	r3, r3, #3
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	220f      	movs	r2, #15
 800465c:	fa02 f303 	lsl.w	r3, r2, r3
 8004660:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004662:	4a2f      	ldr	r2, [pc, #188]	; (8004720 <HAL_GPIO_DeInit+0x19c>)
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	089b      	lsrs	r3, r3, #2
 8004668:	3302      	adds	r3, #2
 800466a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	43da      	mvns	r2, r3
 8004672:	482b      	ldr	r0, [pc, #172]	; (8004720 <HAL_GPIO_DeInit+0x19c>)
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	089b      	lsrs	r3, r3, #2
 8004678:	400a      	ands	r2, r1
 800467a:	3302      	adds	r3, #2
 800467c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	005b      	lsls	r3, r3, #1
 8004688:	2103      	movs	r1, #3
 800468a:	fa01 f303 	lsl.w	r3, r1, r3
 800468e:	431a      	orrs	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	08da      	lsrs	r2, r3, #3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	3208      	adds	r2, #8
 800469c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	f003 0307 	and.w	r3, r3, #7
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	220f      	movs	r2, #15
 80046aa:	fa02 f303 	lsl.w	r3, r2, r3
 80046ae:	43db      	mvns	r3, r3
 80046b0:	697a      	ldr	r2, [r7, #20]
 80046b2:	08d2      	lsrs	r2, r2, #3
 80046b4:	4019      	ands	r1, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	3208      	adds	r2, #8
 80046ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689a      	ldr	r2, [r3, #8]
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	005b      	lsls	r3, r3, #1
 80046c6:	2103      	movs	r1, #3
 80046c8:	fa01 f303 	lsl.w	r3, r1, r3
 80046cc:	43db      	mvns	r3, r3
 80046ce:	401a      	ands	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685a      	ldr	r2, [r3, #4]
 80046d8:	2101      	movs	r1, #1
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	fa01 f303 	lsl.w	r3, r1, r3
 80046e0:	43db      	mvns	r3, r3
 80046e2:	401a      	ands	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	68da      	ldr	r2, [r3, #12]
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	005b      	lsls	r3, r3, #1
 80046f0:	2103      	movs	r1, #3
 80046f2:	fa01 f303 	lsl.w	r3, r1, r3
 80046f6:	43db      	mvns	r3, r3
 80046f8:	401a      	ands	r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	3301      	adds	r3, #1
 8004702:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	fa22 f303 	lsr.w	r3, r2, r3
 800470c:	2b00      	cmp	r3, #0
 800470e:	f47f af41 	bne.w	8004594 <HAL_GPIO_DeInit+0x10>
  }
}
 8004712:	bf00      	nop
 8004714:	bf00      	nop
 8004716:	371c      	adds	r7, #28
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr
 8004720:	40010000 	.word	0x40010000
 8004724:	48000400 	.word	0x48000400
 8004728:	48000800 	.word	0x48000800
 800472c:	48000c00 	.word	0x48000c00
 8004730:	48001000 	.word	0x48001000
 8004734:	40010400 	.word	0x40010400

08004738 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	460b      	mov	r3, r1
 8004742:	807b      	strh	r3, [r7, #2]
 8004744:	4613      	mov	r3, r2
 8004746:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004748:	787b      	ldrb	r3, [r7, #1]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d003      	beq.n	8004756 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800474e:	887a      	ldrh	r2, [r7, #2]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004754:	e002      	b.n	800475c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004756:	887a      	ldrh	r2, [r7, #2]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800475c:	bf00      	nop
 800475e:	370c      	adds	r7, #12
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr

08004768 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e081      	b.n	800487e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d106      	bne.n	8004794 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f7fd fdba 	bl	8002308 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2224      	movs	r2, #36	; 0x24
 8004798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f022 0201 	bic.w	r2, r2, #1
 80047aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685a      	ldr	r2, [r3, #4]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047b8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	689a      	ldr	r2, [r3, #8]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047c8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d107      	bne.n	80047e2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	689a      	ldr	r2, [r3, #8]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047de:	609a      	str	r2, [r3, #8]
 80047e0:	e006      	b.n	80047f0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	689a      	ldr	r2, [r3, #8]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80047ee:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	68db      	ldr	r3, [r3, #12]
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d104      	bne.n	8004802 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004800:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	6812      	ldr	r2, [r2, #0]
 800480c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004810:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004814:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	68da      	ldr	r2, [r3, #12]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004824:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	691a      	ldr	r2, [r3, #16]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	430a      	orrs	r2, r1
 800483e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	69d9      	ldr	r1, [r3, #28]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a1a      	ldr	r2, [r3, #32]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	430a      	orrs	r2, r1
 800484e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f042 0201 	orr.w	r2, r2, #1
 800485e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2220      	movs	r2, #32
 800486a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3708      	adds	r7, #8
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
	...

08004888 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b088      	sub	sp, #32
 800488c:	af02      	add	r7, sp, #8
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	4608      	mov	r0, r1
 8004892:	4611      	mov	r1, r2
 8004894:	461a      	mov	r2, r3
 8004896:	4603      	mov	r3, r0
 8004898:	817b      	strh	r3, [r7, #10]
 800489a:	460b      	mov	r3, r1
 800489c:	813b      	strh	r3, [r7, #8]
 800489e:	4613      	mov	r3, r2
 80048a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	2b20      	cmp	r3, #32
 80048ac:	f040 80f9 	bne.w	8004aa2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80048b0:	6a3b      	ldr	r3, [r7, #32]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d002      	beq.n	80048bc <HAL_I2C_Mem_Write+0x34>
 80048b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d105      	bne.n	80048c8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048c2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e0ed      	b.n	8004aa4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d101      	bne.n	80048d6 <HAL_I2C_Mem_Write+0x4e>
 80048d2:	2302      	movs	r3, #2
 80048d4:	e0e6      	b.n	8004aa4 <HAL_I2C_Mem_Write+0x21c>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2201      	movs	r2, #1
 80048da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80048de:	f7fe fa1b 	bl	8002d18 <HAL_GetTick>
 80048e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	2319      	movs	r3, #25
 80048ea:	2201      	movs	r2, #1
 80048ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80048f0:	68f8      	ldr	r0, [r7, #12]
 80048f2:	f000 f955 	bl	8004ba0 <I2C_WaitOnFlagUntilTimeout>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d001      	beq.n	8004900 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e0d1      	b.n	8004aa4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2221      	movs	r2, #33	; 0x21
 8004904:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2240      	movs	r2, #64	; 0x40
 800490c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6a3a      	ldr	r2, [r7, #32]
 800491a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004920:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2200      	movs	r2, #0
 8004926:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004928:	88f8      	ldrh	r0, [r7, #6]
 800492a:	893a      	ldrh	r2, [r7, #8]
 800492c:	8979      	ldrh	r1, [r7, #10]
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	9301      	str	r3, [sp, #4]
 8004932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	4603      	mov	r3, r0
 8004938:	68f8      	ldr	r0, [r7, #12]
 800493a:	f000 f8b9 	bl	8004ab0 <I2C_RequestMemoryWrite>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d005      	beq.n	8004950 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e0a9      	b.n	8004aa4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004954:	b29b      	uxth	r3, r3
 8004956:	2bff      	cmp	r3, #255	; 0xff
 8004958:	d90e      	bls.n	8004978 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	22ff      	movs	r2, #255	; 0xff
 800495e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004964:	b2da      	uxtb	r2, r3
 8004966:	8979      	ldrh	r1, [r7, #10]
 8004968:	2300      	movs	r3, #0
 800496a:	9300      	str	r3, [sp, #0]
 800496c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004970:	68f8      	ldr	r0, [r7, #12]
 8004972:	f000 fabd 	bl	8004ef0 <I2C_TransferConfig>
 8004976:	e00f      	b.n	8004998 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800497c:	b29a      	uxth	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004986:	b2da      	uxtb	r2, r3
 8004988:	8979      	ldrh	r1, [r7, #10]
 800498a:	2300      	movs	r3, #0
 800498c:	9300      	str	r3, [sp, #0]
 800498e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f000 faac 	bl	8004ef0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004998:	697a      	ldr	r2, [r7, #20]
 800499a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 f93f 	bl	8004c20 <I2C_WaitOnTXISFlagUntilTimeout>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d001      	beq.n	80049ac <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e07b      	b.n	8004aa4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b0:	781a      	ldrb	r2, [r3, #0]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049bc:	1c5a      	adds	r2, r3, #1
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	3b01      	subs	r3, #1
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049d4:	3b01      	subs	r3, #1
 80049d6:	b29a      	uxth	r2, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d034      	beq.n	8004a50 <HAL_I2C_Mem_Write+0x1c8>
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d130      	bne.n	8004a50 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	9300      	str	r3, [sp, #0]
 80049f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f4:	2200      	movs	r2, #0
 80049f6:	2180      	movs	r1, #128	; 0x80
 80049f8:	68f8      	ldr	r0, [r7, #12]
 80049fa:	f000 f8d1 	bl	8004ba0 <I2C_WaitOnFlagUntilTimeout>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d001      	beq.n	8004a08 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e04d      	b.n	8004aa4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	2bff      	cmp	r3, #255	; 0xff
 8004a10:	d90e      	bls.n	8004a30 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	22ff      	movs	r2, #255	; 0xff
 8004a16:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a1c:	b2da      	uxtb	r2, r3
 8004a1e:	8979      	ldrh	r1, [r7, #10]
 8004a20:	2300      	movs	r3, #0
 8004a22:	9300      	str	r3, [sp, #0]
 8004a24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a28:	68f8      	ldr	r0, [r7, #12]
 8004a2a:	f000 fa61 	bl	8004ef0 <I2C_TransferConfig>
 8004a2e:	e00f      	b.n	8004a50 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a3e:	b2da      	uxtb	r2, r3
 8004a40:	8979      	ldrh	r1, [r7, #10]
 8004a42:	2300      	movs	r3, #0
 8004a44:	9300      	str	r3, [sp, #0]
 8004a46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a4a:	68f8      	ldr	r0, [r7, #12]
 8004a4c:	f000 fa50 	bl	8004ef0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d19e      	bne.n	8004998 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a5a:	697a      	ldr	r2, [r7, #20]
 8004a5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a5e:	68f8      	ldr	r0, [r7, #12]
 8004a60:	f000 f91e 	bl	8004ca0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e01a      	b.n	8004aa4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2220      	movs	r2, #32
 8004a74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	6859      	ldr	r1, [r3, #4]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	4b0a      	ldr	r3, [pc, #40]	; (8004aac <HAL_I2C_Mem_Write+0x224>)
 8004a82:	400b      	ands	r3, r1
 8004a84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2220      	movs	r2, #32
 8004a8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	e000      	b.n	8004aa4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004aa2:	2302      	movs	r3, #2
  }
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3718      	adds	r7, #24
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	fe00e800 	.word	0xfe00e800

08004ab0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b086      	sub	sp, #24
 8004ab4:	af02      	add	r7, sp, #8
 8004ab6:	60f8      	str	r0, [r7, #12]
 8004ab8:	4608      	mov	r0, r1
 8004aba:	4611      	mov	r1, r2
 8004abc:	461a      	mov	r2, r3
 8004abe:	4603      	mov	r3, r0
 8004ac0:	817b      	strh	r3, [r7, #10]
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	813b      	strh	r3, [r7, #8]
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004aca:	88fb      	ldrh	r3, [r7, #6]
 8004acc:	b2da      	uxtb	r2, r3
 8004ace:	8979      	ldrh	r1, [r7, #10]
 8004ad0:	4b20      	ldr	r3, [pc, #128]	; (8004b54 <I2C_RequestMemoryWrite+0xa4>)
 8004ad2:	9300      	str	r3, [sp, #0]
 8004ad4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ad8:	68f8      	ldr	r0, [r7, #12]
 8004ada:	f000 fa09 	bl	8004ef0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ade:	69fa      	ldr	r2, [r7, #28]
 8004ae0:	69b9      	ldr	r1, [r7, #24]
 8004ae2:	68f8      	ldr	r0, [r7, #12]
 8004ae4:	f000 f89c 	bl	8004c20 <I2C_WaitOnTXISFlagUntilTimeout>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d001      	beq.n	8004af2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e02c      	b.n	8004b4c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004af2:	88fb      	ldrh	r3, [r7, #6]
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d105      	bne.n	8004b04 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004af8:	893b      	ldrh	r3, [r7, #8]
 8004afa:	b2da      	uxtb	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	629a      	str	r2, [r3, #40]	; 0x28
 8004b02:	e015      	b.n	8004b30 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004b04:	893b      	ldrh	r3, [r7, #8]
 8004b06:	0a1b      	lsrs	r3, r3, #8
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	b2da      	uxtb	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b12:	69fa      	ldr	r2, [r7, #28]
 8004b14:	69b9      	ldr	r1, [r7, #24]
 8004b16:	68f8      	ldr	r0, [r7, #12]
 8004b18:	f000 f882 	bl	8004c20 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d001      	beq.n	8004b26 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e012      	b.n	8004b4c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b26:	893b      	ldrh	r3, [r7, #8]
 8004b28:	b2da      	uxtb	r2, r3
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	9300      	str	r3, [sp, #0]
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	2200      	movs	r2, #0
 8004b38:	2180      	movs	r1, #128	; 0x80
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f000 f830 	bl	8004ba0 <I2C_WaitOnFlagUntilTimeout>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d001      	beq.n	8004b4a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e000      	b.n	8004b4c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3710      	adds	r7, #16
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	80002000 	.word	0x80002000

08004b58 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	699b      	ldr	r3, [r3, #24]
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d103      	bne.n	8004b76 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2200      	movs	r2, #0
 8004b74:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	699b      	ldr	r3, [r3, #24]
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d007      	beq.n	8004b94 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	699a      	ldr	r2, [r3, #24]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f042 0201 	orr.w	r2, r2, #1
 8004b92:	619a      	str	r2, [r3, #24]
  }
}
 8004b94:	bf00      	nop
 8004b96:	370c      	adds	r7, #12
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	603b      	str	r3, [r7, #0]
 8004bac:	4613      	mov	r3, r2
 8004bae:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bb0:	e022      	b.n	8004bf8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb8:	d01e      	beq.n	8004bf8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bba:	f7fe f8ad 	bl	8002d18 <HAL_GetTick>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	1ad3      	subs	r3, r2, r3
 8004bc4:	683a      	ldr	r2, [r7, #0]
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d302      	bcc.n	8004bd0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d113      	bne.n	8004bf8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bd4:	f043 0220 	orr.w	r2, r3, #32
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2220      	movs	r2, #32
 8004be0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e00f      	b.n	8004c18 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	699a      	ldr	r2, [r3, #24]
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	4013      	ands	r3, r2
 8004c02:	68ba      	ldr	r2, [r7, #8]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	bf0c      	ite	eq
 8004c08:	2301      	moveq	r3, #1
 8004c0a:	2300      	movne	r3, #0
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	461a      	mov	r2, r3
 8004c10:	79fb      	ldrb	r3, [r7, #7]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d0cd      	beq.n	8004bb2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c16:	2300      	movs	r3, #0
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3710      	adds	r7, #16
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c2c:	e02c      	b.n	8004c88 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	68b9      	ldr	r1, [r7, #8]
 8004c32:	68f8      	ldr	r0, [r7, #12]
 8004c34:	f000 f870 	bl	8004d18 <I2C_IsErrorOccurred>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d001      	beq.n	8004c42 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e02a      	b.n	8004c98 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c48:	d01e      	beq.n	8004c88 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c4a:	f7fe f865 	bl	8002d18 <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d302      	bcc.n	8004c60 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d113      	bne.n	8004c88 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c64:	f043 0220 	orr.w	r2, r3, #32
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2220      	movs	r2, #32
 8004c70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e007      	b.n	8004c98 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	f003 0302 	and.w	r3, r3, #2
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d1cb      	bne.n	8004c2e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3710      	adds	r7, #16
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cac:	e028      	b.n	8004d00 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	68b9      	ldr	r1, [r7, #8]
 8004cb2:	68f8      	ldr	r0, [r7, #12]
 8004cb4:	f000 f830 	bl	8004d18 <I2C_IsErrorOccurred>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d001      	beq.n	8004cc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e026      	b.n	8004d10 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cc2:	f7fe f829 	bl	8002d18 <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d302      	bcc.n	8004cd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d113      	bne.n	8004d00 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cdc:	f043 0220 	orr.w	r2, r3, #32
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2220      	movs	r2, #32
 8004ce8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e007      	b.n	8004d10 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	f003 0320 	and.w	r3, r3, #32
 8004d0a:	2b20      	cmp	r3, #32
 8004d0c:	d1cf      	bne.n	8004cae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b08a      	sub	sp, #40	; 0x28
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d24:	2300      	movs	r3, #0
 8004d26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004d32:	2300      	movs	r3, #0
 8004d34:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	f003 0310 	and.w	r3, r3, #16
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d075      	beq.n	8004e30 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2210      	movs	r2, #16
 8004d4a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d4c:	e056      	b.n	8004dfc <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d54:	d052      	beq.n	8004dfc <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004d56:	f7fd ffdf 	bl	8002d18 <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	68ba      	ldr	r2, [r7, #8]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d302      	bcc.n	8004d6c <I2C_IsErrorOccurred+0x54>
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d147      	bne.n	8004dfc <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d76:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004d7e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d8e:	d12e      	bne.n	8004dee <I2C_IsErrorOccurred+0xd6>
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d96:	d02a      	beq.n	8004dee <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004d98:	7cfb      	ldrb	r3, [r7, #19]
 8004d9a:	2b20      	cmp	r3, #32
 8004d9c:	d027      	beq.n	8004dee <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	685a      	ldr	r2, [r3, #4]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004dac:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004dae:	f7fd ffb3 	bl	8002d18 <HAL_GetTick>
 8004db2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004db4:	e01b      	b.n	8004dee <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004db6:	f7fd ffaf 	bl	8002d18 <HAL_GetTick>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	2b19      	cmp	r3, #25
 8004dc2:	d914      	bls.n	8004dee <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc8:	f043 0220 	orr.w	r2, r3, #32
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	699b      	ldr	r3, [r3, #24]
 8004df4:	f003 0320 	and.w	r3, r3, #32
 8004df8:	2b20      	cmp	r3, #32
 8004dfa:	d1dc      	bne.n	8004db6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	699b      	ldr	r3, [r3, #24]
 8004e02:	f003 0320 	and.w	r3, r3, #32
 8004e06:	2b20      	cmp	r3, #32
 8004e08:	d003      	beq.n	8004e12 <I2C_IsErrorOccurred+0xfa>
 8004e0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d09d      	beq.n	8004d4e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004e12:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d103      	bne.n	8004e22 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	2220      	movs	r2, #32
 8004e20:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004e22:	6a3b      	ldr	r3, [r7, #32]
 8004e24:	f043 0304 	orr.w	r3, r3, #4
 8004e28:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00b      	beq.n	8004e5a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004e42:	6a3b      	ldr	r3, [r7, #32]
 8004e44:	f043 0301 	orr.w	r3, r3, #1
 8004e48:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e52:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00b      	beq.n	8004e7c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004e64:	6a3b      	ldr	r3, [r7, #32]
 8004e66:	f043 0308 	orr.w	r3, r3, #8
 8004e6a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e74:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d00b      	beq.n	8004e9e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004e86:	6a3b      	ldr	r3, [r7, #32]
 8004e88:	f043 0302 	orr.w	r3, r3, #2
 8004e8c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e96:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004e9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d01c      	beq.n	8004ee0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	f7ff fe56 	bl	8004b58 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	6859      	ldr	r1, [r3, #4]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	4b0d      	ldr	r3, [pc, #52]	; (8004eec <I2C_IsErrorOccurred+0x1d4>)
 8004eb8:	400b      	ands	r3, r1
 8004eba:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ec0:	6a3b      	ldr	r3, [r7, #32]
 8004ec2:	431a      	orrs	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2220      	movs	r2, #32
 8004ecc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004ee0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3728      	adds	r7, #40	; 0x28
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	fe00e800 	.word	0xfe00e800

08004ef0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b087      	sub	sp, #28
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	607b      	str	r3, [r7, #4]
 8004efa:	460b      	mov	r3, r1
 8004efc:	817b      	strh	r3, [r7, #10]
 8004efe:	4613      	mov	r3, r2
 8004f00:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f02:	897b      	ldrh	r3, [r7, #10]
 8004f04:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f08:	7a7b      	ldrb	r3, [r7, #9]
 8004f0a:	041b      	lsls	r3, r3, #16
 8004f0c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f10:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f1e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	685a      	ldr	r2, [r3, #4]
 8004f26:	6a3b      	ldr	r3, [r7, #32]
 8004f28:	0d5b      	lsrs	r3, r3, #21
 8004f2a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004f2e:	4b08      	ldr	r3, [pc, #32]	; (8004f50 <I2C_TransferConfig+0x60>)
 8004f30:	430b      	orrs	r3, r1
 8004f32:	43db      	mvns	r3, r3
 8004f34:	ea02 0103 	and.w	r1, r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	697a      	ldr	r2, [r7, #20]
 8004f3e:	430a      	orrs	r2, r1
 8004f40:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004f42:	bf00      	nop
 8004f44:	371c      	adds	r7, #28
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	03ff63ff 	.word	0x03ff63ff

08004f54 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b20      	cmp	r3, #32
 8004f68:	d138      	bne.n	8004fdc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d101      	bne.n	8004f78 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004f74:	2302      	movs	r3, #2
 8004f76:	e032      	b.n	8004fde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2224      	movs	r2, #36	; 0x24
 8004f84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f022 0201 	bic.w	r2, r2, #1
 8004f96:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004fa6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	6819      	ldr	r1, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	683a      	ldr	r2, [r7, #0]
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f042 0201 	orr.w	r2, r2, #1
 8004fc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2220      	movs	r2, #32
 8004fcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	e000      	b.n	8004fde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004fdc:	2302      	movs	r3, #2
  }
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	370c      	adds	r7, #12
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr

08004fea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004fea:	b480      	push	{r7}
 8004fec:	b085      	sub	sp, #20
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
 8004ff2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	2b20      	cmp	r3, #32
 8004ffe:	d139      	bne.n	8005074 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800500a:	2302      	movs	r3, #2
 800500c:	e033      	b.n	8005076 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2224      	movs	r2, #36	; 0x24
 800501a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f022 0201 	bic.w	r2, r2, #1
 800502c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800503c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	021b      	lsls	r3, r3, #8
 8005042:	68fa      	ldr	r2, [r7, #12]
 8005044:	4313      	orrs	r3, r2
 8005046:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68fa      	ldr	r2, [r7, #12]
 800504e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f042 0201 	orr.w	r2, r2, #1
 800505e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2220      	movs	r2, #32
 8005064:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005070:	2300      	movs	r3, #0
 8005072:	e000      	b.n	8005076 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005074:	2302      	movs	r3, #2
  }
}
 8005076:	4618      	mov	r0, r3
 8005078:	3714      	adds	r7, #20
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr

08005082 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8005082:	b580      	push	{r7, lr}
 8005084:	b084      	sub	sp, #16
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d101      	bne.n	8005094 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	e041      	b.n	8005118 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800509c:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f245 5255 	movw	r2, #21845	; 0x5555
 80050a6:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	6852      	ldr	r2, [r2, #4]
 80050b0:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	6892      	ldr	r2, [r2, #8]
 80050ba:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80050bc:	f7fd fe2c 	bl	8002d18 <HAL_GetTick>
 80050c0:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80050c2:	e00f      	b.n	80050e4 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80050c4:	f7fd fe28 	bl	8002d18 <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	2b31      	cmp	r3, #49	; 0x31
 80050d0:	d908      	bls.n	80050e4 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	f003 0307 	and.w	r3, r3, #7
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d001      	beq.n	80050e4 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e019      	b.n	8005118 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	f003 0307 	and.w	r3, r3, #7
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d1e8      	bne.n	80050c4 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	691a      	ldr	r2, [r3, #16]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d005      	beq.n	800510c <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	68d2      	ldr	r2, [r2, #12]
 8005108:	611a      	str	r2, [r3, #16]
 800510a:	e004      	b.n	8005116 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005114:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3710      	adds	r7, #16
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005130:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005132:	2300      	movs	r3, #0
}
 8005134:	4618      	mov	r0, r3
 8005136:	370c      	adds	r7, #12
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr

08005140 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005140:	b480      	push	{r7}
 8005142:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005144:	4b04      	ldr	r3, [pc, #16]	; (8005158 <HAL_PWREx_GetVoltageRange+0x18>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800514c:	4618      	mov	r0, r3
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	40007000 	.word	0x40007000

0800515c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800515c:	b480      	push	{r7}
 800515e:	b085      	sub	sp, #20
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800516a:	d130      	bne.n	80051ce <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800516c:	4b23      	ldr	r3, [pc, #140]	; (80051fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005174:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005178:	d038      	beq.n	80051ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800517a:	4b20      	ldr	r3, [pc, #128]	; (80051fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005182:	4a1e      	ldr	r2, [pc, #120]	; (80051fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005184:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005188:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800518a:	4b1d      	ldr	r3, [pc, #116]	; (8005200 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2232      	movs	r2, #50	; 0x32
 8005190:	fb02 f303 	mul.w	r3, r2, r3
 8005194:	4a1b      	ldr	r2, [pc, #108]	; (8005204 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005196:	fba2 2303 	umull	r2, r3, r2, r3
 800519a:	0c9b      	lsrs	r3, r3, #18
 800519c:	3301      	adds	r3, #1
 800519e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051a0:	e002      	b.n	80051a8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	3b01      	subs	r3, #1
 80051a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051a8:	4b14      	ldr	r3, [pc, #80]	; (80051fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051aa:	695b      	ldr	r3, [r3, #20]
 80051ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051b4:	d102      	bne.n	80051bc <HAL_PWREx_ControlVoltageScaling+0x60>
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d1f2      	bne.n	80051a2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80051bc:	4b0f      	ldr	r3, [pc, #60]	; (80051fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051c8:	d110      	bne.n	80051ec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e00f      	b.n	80051ee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80051ce:	4b0b      	ldr	r3, [pc, #44]	; (80051fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80051d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051da:	d007      	beq.n	80051ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80051dc:	4b07      	ldr	r3, [pc, #28]	; (80051fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80051e4:	4a05      	ldr	r2, [pc, #20]	; (80051fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80051ea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80051ec:	2300      	movs	r3, #0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3714      	adds	r7, #20
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	40007000 	.word	0x40007000
 8005200:	20000000 	.word	0x20000000
 8005204:	431bde83 	.word	0x431bde83

08005208 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b088      	sub	sp, #32
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d102      	bne.n	800521c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	f000 bc02 	b.w	8005a20 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800521c:	4b96      	ldr	r3, [pc, #600]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f003 030c 	and.w	r3, r3, #12
 8005224:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005226:	4b94      	ldr	r3, [pc, #592]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	f003 0303 	and.w	r3, r3, #3
 800522e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0310 	and.w	r3, r3, #16
 8005238:	2b00      	cmp	r3, #0
 800523a:	f000 80e4 	beq.w	8005406 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d007      	beq.n	8005254 <HAL_RCC_OscConfig+0x4c>
 8005244:	69bb      	ldr	r3, [r7, #24]
 8005246:	2b0c      	cmp	r3, #12
 8005248:	f040 808b 	bne.w	8005362 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	2b01      	cmp	r3, #1
 8005250:	f040 8087 	bne.w	8005362 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005254:	4b88      	ldr	r3, [pc, #544]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0302 	and.w	r3, r3, #2
 800525c:	2b00      	cmp	r3, #0
 800525e:	d005      	beq.n	800526c <HAL_RCC_OscConfig+0x64>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	699b      	ldr	r3, [r3, #24]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d101      	bne.n	800526c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e3d9      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a1a      	ldr	r2, [r3, #32]
 8005270:	4b81      	ldr	r3, [pc, #516]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0308 	and.w	r3, r3, #8
 8005278:	2b00      	cmp	r3, #0
 800527a:	d004      	beq.n	8005286 <HAL_RCC_OscConfig+0x7e>
 800527c:	4b7e      	ldr	r3, [pc, #504]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005284:	e005      	b.n	8005292 <HAL_RCC_OscConfig+0x8a>
 8005286:	4b7c      	ldr	r3, [pc, #496]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 8005288:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800528c:	091b      	lsrs	r3, r3, #4
 800528e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005292:	4293      	cmp	r3, r2
 8005294:	d223      	bcs.n	80052de <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a1b      	ldr	r3, [r3, #32]
 800529a:	4618      	mov	r0, r3
 800529c:	f000 fd8a 	bl	8005db4 <RCC_SetFlashLatencyFromMSIRange>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d001      	beq.n	80052aa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e3ba      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80052aa:	4b73      	ldr	r3, [pc, #460]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a72      	ldr	r2, [pc, #456]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80052b0:	f043 0308 	orr.w	r3, r3, #8
 80052b4:	6013      	str	r3, [r2, #0]
 80052b6:	4b70      	ldr	r3, [pc, #448]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a1b      	ldr	r3, [r3, #32]
 80052c2:	496d      	ldr	r1, [pc, #436]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80052c4:	4313      	orrs	r3, r2
 80052c6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80052c8:	4b6b      	ldr	r3, [pc, #428]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	69db      	ldr	r3, [r3, #28]
 80052d4:	021b      	lsls	r3, r3, #8
 80052d6:	4968      	ldr	r1, [pc, #416]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	604b      	str	r3, [r1, #4]
 80052dc:	e025      	b.n	800532a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80052de:	4b66      	ldr	r3, [pc, #408]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a65      	ldr	r2, [pc, #404]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80052e4:	f043 0308 	orr.w	r3, r3, #8
 80052e8:	6013      	str	r3, [r2, #0]
 80052ea:	4b63      	ldr	r3, [pc, #396]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	4960      	ldr	r1, [pc, #384]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80052fc:	4b5e      	ldr	r3, [pc, #376]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	69db      	ldr	r3, [r3, #28]
 8005308:	021b      	lsls	r3, r3, #8
 800530a:	495b      	ldr	r1, [pc, #364]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 800530c:	4313      	orrs	r3, r2
 800530e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d109      	bne.n	800532a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	4618      	mov	r0, r3
 800531c:	f000 fd4a 	bl	8005db4 <RCC_SetFlashLatencyFromMSIRange>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d001      	beq.n	800532a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e37a      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800532a:	f000 fc81 	bl	8005c30 <HAL_RCC_GetSysClockFreq>
 800532e:	4602      	mov	r2, r0
 8005330:	4b51      	ldr	r3, [pc, #324]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	091b      	lsrs	r3, r3, #4
 8005336:	f003 030f 	and.w	r3, r3, #15
 800533a:	4950      	ldr	r1, [pc, #320]	; (800547c <HAL_RCC_OscConfig+0x274>)
 800533c:	5ccb      	ldrb	r3, [r1, r3]
 800533e:	f003 031f 	and.w	r3, r3, #31
 8005342:	fa22 f303 	lsr.w	r3, r2, r3
 8005346:	4a4e      	ldr	r2, [pc, #312]	; (8005480 <HAL_RCC_OscConfig+0x278>)
 8005348:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800534a:	4b4e      	ldr	r3, [pc, #312]	; (8005484 <HAL_RCC_OscConfig+0x27c>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4618      	mov	r0, r3
 8005350:	f7fd fc92 	bl	8002c78 <HAL_InitTick>
 8005354:	4603      	mov	r3, r0
 8005356:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005358:	7bfb      	ldrb	r3, [r7, #15]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d052      	beq.n	8005404 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800535e:	7bfb      	ldrb	r3, [r7, #15]
 8005360:	e35e      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d032      	beq.n	80053d0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800536a:	4b43      	ldr	r3, [pc, #268]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a42      	ldr	r2, [pc, #264]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 8005370:	f043 0301 	orr.w	r3, r3, #1
 8005374:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005376:	f7fd fccf 	bl	8002d18 <HAL_GetTick>
 800537a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800537c:	e008      	b.n	8005390 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800537e:	f7fd fccb 	bl	8002d18 <HAL_GetTick>
 8005382:	4602      	mov	r2, r0
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	2b02      	cmp	r3, #2
 800538a:	d901      	bls.n	8005390 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	e347      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005390:	4b39      	ldr	r3, [pc, #228]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0302 	and.w	r3, r3, #2
 8005398:	2b00      	cmp	r3, #0
 800539a:	d0f0      	beq.n	800537e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800539c:	4b36      	ldr	r3, [pc, #216]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a35      	ldr	r2, [pc, #212]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80053a2:	f043 0308 	orr.w	r3, r3, #8
 80053a6:	6013      	str	r3, [r2, #0]
 80053a8:	4b33      	ldr	r3, [pc, #204]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a1b      	ldr	r3, [r3, #32]
 80053b4:	4930      	ldr	r1, [pc, #192]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80053b6:	4313      	orrs	r3, r2
 80053b8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80053ba:	4b2f      	ldr	r3, [pc, #188]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	69db      	ldr	r3, [r3, #28]
 80053c6:	021b      	lsls	r3, r3, #8
 80053c8:	492b      	ldr	r1, [pc, #172]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80053ca:	4313      	orrs	r3, r2
 80053cc:	604b      	str	r3, [r1, #4]
 80053ce:	e01a      	b.n	8005406 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80053d0:	4b29      	ldr	r3, [pc, #164]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a28      	ldr	r2, [pc, #160]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80053d6:	f023 0301 	bic.w	r3, r3, #1
 80053da:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80053dc:	f7fd fc9c 	bl	8002d18 <HAL_GetTick>
 80053e0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80053e2:	e008      	b.n	80053f6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80053e4:	f7fd fc98 	bl	8002d18 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e314      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80053f6:	4b20      	ldr	r3, [pc, #128]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0302 	and.w	r3, r3, #2
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1f0      	bne.n	80053e4 <HAL_RCC_OscConfig+0x1dc>
 8005402:	e000      	b.n	8005406 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005404:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d073      	beq.n	80054fa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	2b08      	cmp	r3, #8
 8005416:	d005      	beq.n	8005424 <HAL_RCC_OscConfig+0x21c>
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	2b0c      	cmp	r3, #12
 800541c:	d10e      	bne.n	800543c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	2b03      	cmp	r3, #3
 8005422:	d10b      	bne.n	800543c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005424:	4b14      	ldr	r3, [pc, #80]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d063      	beq.n	80054f8 <HAL_RCC_OscConfig+0x2f0>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d15f      	bne.n	80054f8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	e2f1      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005444:	d106      	bne.n	8005454 <HAL_RCC_OscConfig+0x24c>
 8005446:	4b0c      	ldr	r3, [pc, #48]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a0b      	ldr	r2, [pc, #44]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 800544c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005450:	6013      	str	r3, [r2, #0]
 8005452:	e025      	b.n	80054a0 <HAL_RCC_OscConfig+0x298>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800545c:	d114      	bne.n	8005488 <HAL_RCC_OscConfig+0x280>
 800545e:	4b06      	ldr	r3, [pc, #24]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a05      	ldr	r2, [pc, #20]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 8005464:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	4b03      	ldr	r3, [pc, #12]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a02      	ldr	r2, [pc, #8]	; (8005478 <HAL_RCC_OscConfig+0x270>)
 8005470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005474:	6013      	str	r3, [r2, #0]
 8005476:	e013      	b.n	80054a0 <HAL_RCC_OscConfig+0x298>
 8005478:	40021000 	.word	0x40021000
 800547c:	0800ab8c 	.word	0x0800ab8c
 8005480:	20000000 	.word	0x20000000
 8005484:	20000014 	.word	0x20000014
 8005488:	4ba0      	ldr	r3, [pc, #640]	; (800570c <HAL_RCC_OscConfig+0x504>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a9f      	ldr	r2, [pc, #636]	; (800570c <HAL_RCC_OscConfig+0x504>)
 800548e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005492:	6013      	str	r3, [r2, #0]
 8005494:	4b9d      	ldr	r3, [pc, #628]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a9c      	ldr	r2, [pc, #624]	; (800570c <HAL_RCC_OscConfig+0x504>)
 800549a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800549e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d013      	beq.n	80054d0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054a8:	f7fd fc36 	bl	8002d18 <HAL_GetTick>
 80054ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054ae:	e008      	b.n	80054c2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054b0:	f7fd fc32 	bl	8002d18 <HAL_GetTick>
 80054b4:	4602      	mov	r2, r0
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	2b64      	cmp	r3, #100	; 0x64
 80054bc:	d901      	bls.n	80054c2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80054be:	2303      	movs	r3, #3
 80054c0:	e2ae      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054c2:	4b92      	ldr	r3, [pc, #584]	; (800570c <HAL_RCC_OscConfig+0x504>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d0f0      	beq.n	80054b0 <HAL_RCC_OscConfig+0x2a8>
 80054ce:	e014      	b.n	80054fa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054d0:	f7fd fc22 	bl	8002d18 <HAL_GetTick>
 80054d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054d6:	e008      	b.n	80054ea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054d8:	f7fd fc1e 	bl	8002d18 <HAL_GetTick>
 80054dc:	4602      	mov	r2, r0
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	2b64      	cmp	r3, #100	; 0x64
 80054e4:	d901      	bls.n	80054ea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	e29a      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054ea:	4b88      	ldr	r3, [pc, #544]	; (800570c <HAL_RCC_OscConfig+0x504>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d1f0      	bne.n	80054d8 <HAL_RCC_OscConfig+0x2d0>
 80054f6:	e000      	b.n	80054fa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 0302 	and.w	r3, r3, #2
 8005502:	2b00      	cmp	r3, #0
 8005504:	d060      	beq.n	80055c8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	2b04      	cmp	r3, #4
 800550a:	d005      	beq.n	8005518 <HAL_RCC_OscConfig+0x310>
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	2b0c      	cmp	r3, #12
 8005510:	d119      	bne.n	8005546 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	2b02      	cmp	r3, #2
 8005516:	d116      	bne.n	8005546 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005518:	4b7c      	ldr	r3, [pc, #496]	; (800570c <HAL_RCC_OscConfig+0x504>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005520:	2b00      	cmp	r3, #0
 8005522:	d005      	beq.n	8005530 <HAL_RCC_OscConfig+0x328>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d101      	bne.n	8005530 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e277      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005530:	4b76      	ldr	r3, [pc, #472]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	691b      	ldr	r3, [r3, #16]
 800553c:	061b      	lsls	r3, r3, #24
 800553e:	4973      	ldr	r1, [pc, #460]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005540:	4313      	orrs	r3, r2
 8005542:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005544:	e040      	b.n	80055c8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	68db      	ldr	r3, [r3, #12]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d023      	beq.n	8005596 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800554e:	4b6f      	ldr	r3, [pc, #444]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a6e      	ldr	r2, [pc, #440]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005554:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005558:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800555a:	f7fd fbdd 	bl	8002d18 <HAL_GetTick>
 800555e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005560:	e008      	b.n	8005574 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005562:	f7fd fbd9 	bl	8002d18 <HAL_GetTick>
 8005566:	4602      	mov	r2, r0
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	2b02      	cmp	r3, #2
 800556e:	d901      	bls.n	8005574 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005570:	2303      	movs	r3, #3
 8005572:	e255      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005574:	4b65      	ldr	r3, [pc, #404]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800557c:	2b00      	cmp	r3, #0
 800557e:	d0f0      	beq.n	8005562 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005580:	4b62      	ldr	r3, [pc, #392]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	061b      	lsls	r3, r3, #24
 800558e:	495f      	ldr	r1, [pc, #380]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005590:	4313      	orrs	r3, r2
 8005592:	604b      	str	r3, [r1, #4]
 8005594:	e018      	b.n	80055c8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005596:	4b5d      	ldr	r3, [pc, #372]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a5c      	ldr	r2, [pc, #368]	; (800570c <HAL_RCC_OscConfig+0x504>)
 800559c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055a2:	f7fd fbb9 	bl	8002d18 <HAL_GetTick>
 80055a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055a8:	e008      	b.n	80055bc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055aa:	f7fd fbb5 	bl	8002d18 <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d901      	bls.n	80055bc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e231      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055bc:	4b53      	ldr	r3, [pc, #332]	; (800570c <HAL_RCC_OscConfig+0x504>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1f0      	bne.n	80055aa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0308 	and.w	r3, r3, #8
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d03c      	beq.n	800564e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	695b      	ldr	r3, [r3, #20]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d01c      	beq.n	8005616 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055dc:	4b4b      	ldr	r3, [pc, #300]	; (800570c <HAL_RCC_OscConfig+0x504>)
 80055de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055e2:	4a4a      	ldr	r2, [pc, #296]	; (800570c <HAL_RCC_OscConfig+0x504>)
 80055e4:	f043 0301 	orr.w	r3, r3, #1
 80055e8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055ec:	f7fd fb94 	bl	8002d18 <HAL_GetTick>
 80055f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80055f2:	e008      	b.n	8005606 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055f4:	f7fd fb90 	bl	8002d18 <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d901      	bls.n	8005606 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e20c      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005606:	4b41      	ldr	r3, [pc, #260]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005608:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800560c:	f003 0302 	and.w	r3, r3, #2
 8005610:	2b00      	cmp	r3, #0
 8005612:	d0ef      	beq.n	80055f4 <HAL_RCC_OscConfig+0x3ec>
 8005614:	e01b      	b.n	800564e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005616:	4b3d      	ldr	r3, [pc, #244]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005618:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800561c:	4a3b      	ldr	r2, [pc, #236]	; (800570c <HAL_RCC_OscConfig+0x504>)
 800561e:	f023 0301 	bic.w	r3, r3, #1
 8005622:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005626:	f7fd fb77 	bl	8002d18 <HAL_GetTick>
 800562a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800562c:	e008      	b.n	8005640 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800562e:	f7fd fb73 	bl	8002d18 <HAL_GetTick>
 8005632:	4602      	mov	r2, r0
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	1ad3      	subs	r3, r2, r3
 8005638:	2b02      	cmp	r3, #2
 800563a:	d901      	bls.n	8005640 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800563c:	2303      	movs	r3, #3
 800563e:	e1ef      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005640:	4b32      	ldr	r3, [pc, #200]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005642:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005646:	f003 0302 	and.w	r3, r3, #2
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1ef      	bne.n	800562e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 0304 	and.w	r3, r3, #4
 8005656:	2b00      	cmp	r3, #0
 8005658:	f000 80a6 	beq.w	80057a8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800565c:	2300      	movs	r3, #0
 800565e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005660:	4b2a      	ldr	r3, [pc, #168]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005662:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005664:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005668:	2b00      	cmp	r3, #0
 800566a:	d10d      	bne.n	8005688 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800566c:	4b27      	ldr	r3, [pc, #156]	; (800570c <HAL_RCC_OscConfig+0x504>)
 800566e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005670:	4a26      	ldr	r2, [pc, #152]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005676:	6593      	str	r3, [r2, #88]	; 0x58
 8005678:	4b24      	ldr	r3, [pc, #144]	; (800570c <HAL_RCC_OscConfig+0x504>)
 800567a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800567c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005680:	60bb      	str	r3, [r7, #8]
 8005682:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005684:	2301      	movs	r3, #1
 8005686:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005688:	4b21      	ldr	r3, [pc, #132]	; (8005710 <HAL_RCC_OscConfig+0x508>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005690:	2b00      	cmp	r3, #0
 8005692:	d118      	bne.n	80056c6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005694:	4b1e      	ldr	r3, [pc, #120]	; (8005710 <HAL_RCC_OscConfig+0x508>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a1d      	ldr	r2, [pc, #116]	; (8005710 <HAL_RCC_OscConfig+0x508>)
 800569a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800569e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056a0:	f7fd fb3a 	bl	8002d18 <HAL_GetTick>
 80056a4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056a6:	e008      	b.n	80056ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056a8:	f7fd fb36 	bl	8002d18 <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d901      	bls.n	80056ba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e1b2      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056ba:	4b15      	ldr	r3, [pc, #84]	; (8005710 <HAL_RCC_OscConfig+0x508>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d0f0      	beq.n	80056a8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d108      	bne.n	80056e0 <HAL_RCC_OscConfig+0x4d8>
 80056ce:	4b0f      	ldr	r3, [pc, #60]	; (800570c <HAL_RCC_OscConfig+0x504>)
 80056d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056d4:	4a0d      	ldr	r2, [pc, #52]	; (800570c <HAL_RCC_OscConfig+0x504>)
 80056d6:	f043 0301 	orr.w	r3, r3, #1
 80056da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80056de:	e029      	b.n	8005734 <HAL_RCC_OscConfig+0x52c>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	2b05      	cmp	r3, #5
 80056e6:	d115      	bne.n	8005714 <HAL_RCC_OscConfig+0x50c>
 80056e8:	4b08      	ldr	r3, [pc, #32]	; (800570c <HAL_RCC_OscConfig+0x504>)
 80056ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ee:	4a07      	ldr	r2, [pc, #28]	; (800570c <HAL_RCC_OscConfig+0x504>)
 80056f0:	f043 0304 	orr.w	r3, r3, #4
 80056f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80056f8:	4b04      	ldr	r3, [pc, #16]	; (800570c <HAL_RCC_OscConfig+0x504>)
 80056fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056fe:	4a03      	ldr	r2, [pc, #12]	; (800570c <HAL_RCC_OscConfig+0x504>)
 8005700:	f043 0301 	orr.w	r3, r3, #1
 8005704:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005708:	e014      	b.n	8005734 <HAL_RCC_OscConfig+0x52c>
 800570a:	bf00      	nop
 800570c:	40021000 	.word	0x40021000
 8005710:	40007000 	.word	0x40007000
 8005714:	4b9a      	ldr	r3, [pc, #616]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 8005716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800571a:	4a99      	ldr	r2, [pc, #612]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 800571c:	f023 0301 	bic.w	r3, r3, #1
 8005720:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005724:	4b96      	ldr	r3, [pc, #600]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 8005726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800572a:	4a95      	ldr	r2, [pc, #596]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 800572c:	f023 0304 	bic.w	r3, r3, #4
 8005730:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d016      	beq.n	800576a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800573c:	f7fd faec 	bl	8002d18 <HAL_GetTick>
 8005740:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005742:	e00a      	b.n	800575a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005744:	f7fd fae8 	bl	8002d18 <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005752:	4293      	cmp	r3, r2
 8005754:	d901      	bls.n	800575a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e162      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800575a:	4b89      	ldr	r3, [pc, #548]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 800575c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005760:	f003 0302 	and.w	r3, r3, #2
 8005764:	2b00      	cmp	r3, #0
 8005766:	d0ed      	beq.n	8005744 <HAL_RCC_OscConfig+0x53c>
 8005768:	e015      	b.n	8005796 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800576a:	f7fd fad5 	bl	8002d18 <HAL_GetTick>
 800576e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005770:	e00a      	b.n	8005788 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005772:	f7fd fad1 	bl	8002d18 <HAL_GetTick>
 8005776:	4602      	mov	r2, r0
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005780:	4293      	cmp	r3, r2
 8005782:	d901      	bls.n	8005788 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	e14b      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005788:	4b7d      	ldr	r3, [pc, #500]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 800578a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800578e:	f003 0302 	and.w	r3, r3, #2
 8005792:	2b00      	cmp	r3, #0
 8005794:	d1ed      	bne.n	8005772 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005796:	7ffb      	ldrb	r3, [r7, #31]
 8005798:	2b01      	cmp	r3, #1
 800579a:	d105      	bne.n	80057a8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800579c:	4b78      	ldr	r3, [pc, #480]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 800579e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057a0:	4a77      	ldr	r2, [pc, #476]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 80057a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057a6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0320 	and.w	r3, r3, #32
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d03c      	beq.n	800582e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d01c      	beq.n	80057f6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80057bc:	4b70      	ldr	r3, [pc, #448]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 80057be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80057c2:	4a6f      	ldr	r2, [pc, #444]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 80057c4:	f043 0301 	orr.w	r3, r3, #1
 80057c8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057cc:	f7fd faa4 	bl	8002d18 <HAL_GetTick>
 80057d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80057d2:	e008      	b.n	80057e6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057d4:	f7fd faa0 	bl	8002d18 <HAL_GetTick>
 80057d8:	4602      	mov	r2, r0
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	2b02      	cmp	r3, #2
 80057e0:	d901      	bls.n	80057e6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e11c      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80057e6:	4b66      	ldr	r3, [pc, #408]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 80057e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80057ec:	f003 0302 	and.w	r3, r3, #2
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d0ef      	beq.n	80057d4 <HAL_RCC_OscConfig+0x5cc>
 80057f4:	e01b      	b.n	800582e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80057f6:	4b62      	ldr	r3, [pc, #392]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 80057f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80057fc:	4a60      	ldr	r2, [pc, #384]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 80057fe:	f023 0301 	bic.w	r3, r3, #1
 8005802:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005806:	f7fd fa87 	bl	8002d18 <HAL_GetTick>
 800580a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800580c:	e008      	b.n	8005820 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800580e:	f7fd fa83 	bl	8002d18 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	2b02      	cmp	r3, #2
 800581a:	d901      	bls.n	8005820 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800581c:	2303      	movs	r3, #3
 800581e:	e0ff      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005820:	4b57      	ldr	r3, [pc, #348]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 8005822:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1ef      	bne.n	800580e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005832:	2b00      	cmp	r3, #0
 8005834:	f000 80f3 	beq.w	8005a1e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800583c:	2b02      	cmp	r3, #2
 800583e:	f040 80c9 	bne.w	80059d4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005842:	4b4f      	ldr	r3, [pc, #316]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	f003 0203 	and.w	r2, r3, #3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005852:	429a      	cmp	r2, r3
 8005854:	d12c      	bne.n	80058b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005860:	3b01      	subs	r3, #1
 8005862:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005864:	429a      	cmp	r2, r3
 8005866:	d123      	bne.n	80058b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005872:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005874:	429a      	cmp	r2, r3
 8005876:	d11b      	bne.n	80058b0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005882:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005884:	429a      	cmp	r2, r3
 8005886:	d113      	bne.n	80058b0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005892:	085b      	lsrs	r3, r3, #1
 8005894:	3b01      	subs	r3, #1
 8005896:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005898:	429a      	cmp	r2, r3
 800589a:	d109      	bne.n	80058b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a6:	085b      	lsrs	r3, r3, #1
 80058a8:	3b01      	subs	r3, #1
 80058aa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d06b      	beq.n	8005988 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	2b0c      	cmp	r3, #12
 80058b4:	d062      	beq.n	800597c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80058b6:	4b32      	ldr	r3, [pc, #200]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d001      	beq.n	80058c6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e0ac      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80058c6:	4b2e      	ldr	r3, [pc, #184]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a2d      	ldr	r2, [pc, #180]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 80058cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058d0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80058d2:	f7fd fa21 	bl	8002d18 <HAL_GetTick>
 80058d6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058d8:	e008      	b.n	80058ec <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058da:	f7fd fa1d 	bl	8002d18 <HAL_GetTick>
 80058de:	4602      	mov	r2, r0
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	1ad3      	subs	r3, r2, r3
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d901      	bls.n	80058ec <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80058e8:	2303      	movs	r3, #3
 80058ea:	e099      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058ec:	4b24      	ldr	r3, [pc, #144]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1f0      	bne.n	80058da <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80058f8:	4b21      	ldr	r3, [pc, #132]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 80058fa:	68da      	ldr	r2, [r3, #12]
 80058fc:	4b21      	ldr	r3, [pc, #132]	; (8005984 <HAL_RCC_OscConfig+0x77c>)
 80058fe:	4013      	ands	r3, r2
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005908:	3a01      	subs	r2, #1
 800590a:	0112      	lsls	r2, r2, #4
 800590c:	4311      	orrs	r1, r2
 800590e:	687a      	ldr	r2, [r7, #4]
 8005910:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005912:	0212      	lsls	r2, r2, #8
 8005914:	4311      	orrs	r1, r2
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800591a:	0852      	lsrs	r2, r2, #1
 800591c:	3a01      	subs	r2, #1
 800591e:	0552      	lsls	r2, r2, #21
 8005920:	4311      	orrs	r1, r2
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005926:	0852      	lsrs	r2, r2, #1
 8005928:	3a01      	subs	r2, #1
 800592a:	0652      	lsls	r2, r2, #25
 800592c:	4311      	orrs	r1, r2
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005932:	06d2      	lsls	r2, r2, #27
 8005934:	430a      	orrs	r2, r1
 8005936:	4912      	ldr	r1, [pc, #72]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 8005938:	4313      	orrs	r3, r2
 800593a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800593c:	4b10      	ldr	r3, [pc, #64]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a0f      	ldr	r2, [pc, #60]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 8005942:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005946:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005948:	4b0d      	ldr	r3, [pc, #52]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	4a0c      	ldr	r2, [pc, #48]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 800594e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005952:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005954:	f7fd f9e0 	bl	8002d18 <HAL_GetTick>
 8005958:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800595a:	e008      	b.n	800596e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800595c:	f7fd f9dc 	bl	8002d18 <HAL_GetTick>
 8005960:	4602      	mov	r2, r0
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	1ad3      	subs	r3, r2, r3
 8005966:	2b02      	cmp	r3, #2
 8005968:	d901      	bls.n	800596e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	e058      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800596e:	4b04      	ldr	r3, [pc, #16]	; (8005980 <HAL_RCC_OscConfig+0x778>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005976:	2b00      	cmp	r3, #0
 8005978:	d0f0      	beq.n	800595c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800597a:	e050      	b.n	8005a1e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e04f      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
 8005980:	40021000 	.word	0x40021000
 8005984:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005988:	4b27      	ldr	r3, [pc, #156]	; (8005a28 <HAL_RCC_OscConfig+0x820>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d144      	bne.n	8005a1e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005994:	4b24      	ldr	r3, [pc, #144]	; (8005a28 <HAL_RCC_OscConfig+0x820>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a23      	ldr	r2, [pc, #140]	; (8005a28 <HAL_RCC_OscConfig+0x820>)
 800599a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800599e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80059a0:	4b21      	ldr	r3, [pc, #132]	; (8005a28 <HAL_RCC_OscConfig+0x820>)
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	4a20      	ldr	r2, [pc, #128]	; (8005a28 <HAL_RCC_OscConfig+0x820>)
 80059a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80059ac:	f7fd f9b4 	bl	8002d18 <HAL_GetTick>
 80059b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059b2:	e008      	b.n	80059c6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059b4:	f7fd f9b0 	bl	8002d18 <HAL_GetTick>
 80059b8:	4602      	mov	r2, r0
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d901      	bls.n	80059c6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	e02c      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059c6:	4b18      	ldr	r3, [pc, #96]	; (8005a28 <HAL_RCC_OscConfig+0x820>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d0f0      	beq.n	80059b4 <HAL_RCC_OscConfig+0x7ac>
 80059d2:	e024      	b.n	8005a1e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80059d4:	69bb      	ldr	r3, [r7, #24]
 80059d6:	2b0c      	cmp	r3, #12
 80059d8:	d01f      	beq.n	8005a1a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059da:	4b13      	ldr	r3, [pc, #76]	; (8005a28 <HAL_RCC_OscConfig+0x820>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a12      	ldr	r2, [pc, #72]	; (8005a28 <HAL_RCC_OscConfig+0x820>)
 80059e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80059e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059e6:	f7fd f997 	bl	8002d18 <HAL_GetTick>
 80059ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059ec:	e008      	b.n	8005a00 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059ee:	f7fd f993 	bl	8002d18 <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	2b02      	cmp	r3, #2
 80059fa:	d901      	bls.n	8005a00 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80059fc:	2303      	movs	r3, #3
 80059fe:	e00f      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a00:	4b09      	ldr	r3, [pc, #36]	; (8005a28 <HAL_RCC_OscConfig+0x820>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d1f0      	bne.n	80059ee <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005a0c:	4b06      	ldr	r3, [pc, #24]	; (8005a28 <HAL_RCC_OscConfig+0x820>)
 8005a0e:	68da      	ldr	r2, [r3, #12]
 8005a10:	4905      	ldr	r1, [pc, #20]	; (8005a28 <HAL_RCC_OscConfig+0x820>)
 8005a12:	4b06      	ldr	r3, [pc, #24]	; (8005a2c <HAL_RCC_OscConfig+0x824>)
 8005a14:	4013      	ands	r3, r2
 8005a16:	60cb      	str	r3, [r1, #12]
 8005a18:	e001      	b.n	8005a1e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e000      	b.n	8005a20 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005a1e:	2300      	movs	r3, #0
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3720      	adds	r7, #32
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	40021000 	.word	0x40021000
 8005a2c:	feeefffc 	.word	0xfeeefffc

08005a30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d101      	bne.n	8005a44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e0e7      	b.n	8005c14 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a44:	4b75      	ldr	r3, [pc, #468]	; (8005c1c <HAL_RCC_ClockConfig+0x1ec>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 0307 	and.w	r3, r3, #7
 8005a4c:	683a      	ldr	r2, [r7, #0]
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d910      	bls.n	8005a74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a52:	4b72      	ldr	r3, [pc, #456]	; (8005c1c <HAL_RCC_ClockConfig+0x1ec>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f023 0207 	bic.w	r2, r3, #7
 8005a5a:	4970      	ldr	r1, [pc, #448]	; (8005c1c <HAL_RCC_ClockConfig+0x1ec>)
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a62:	4b6e      	ldr	r3, [pc, #440]	; (8005c1c <HAL_RCC_ClockConfig+0x1ec>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0307 	and.w	r3, r3, #7
 8005a6a:	683a      	ldr	r2, [r7, #0]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d001      	beq.n	8005a74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e0cf      	b.n	8005c14 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 0302 	and.w	r3, r3, #2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d010      	beq.n	8005aa2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689a      	ldr	r2, [r3, #8]
 8005a84:	4b66      	ldr	r3, [pc, #408]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d908      	bls.n	8005aa2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a90:	4b63      	ldr	r3, [pc, #396]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	4960      	ldr	r1, [pc, #384]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0301 	and.w	r3, r3, #1
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d04c      	beq.n	8005b48 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	2b03      	cmp	r3, #3
 8005ab4:	d107      	bne.n	8005ac6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ab6:	4b5a      	ldr	r3, [pc, #360]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d121      	bne.n	8005b06 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e0a6      	b.n	8005c14 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d107      	bne.n	8005ade <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ace:	4b54      	ldr	r3, [pc, #336]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d115      	bne.n	8005b06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e09a      	b.n	8005c14 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d107      	bne.n	8005af6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005ae6:	4b4e      	ldr	r3, [pc, #312]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 0302 	and.w	r3, r3, #2
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d109      	bne.n	8005b06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e08e      	b.n	8005c14 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005af6:	4b4a      	ldr	r3, [pc, #296]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d101      	bne.n	8005b06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e086      	b.n	8005c14 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005b06:	4b46      	ldr	r3, [pc, #280]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	f023 0203 	bic.w	r2, r3, #3
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	4943      	ldr	r1, [pc, #268]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005b14:	4313      	orrs	r3, r2
 8005b16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b18:	f7fd f8fe 	bl	8002d18 <HAL_GetTick>
 8005b1c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b1e:	e00a      	b.n	8005b36 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b20:	f7fd f8fa 	bl	8002d18 <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d901      	bls.n	8005b36 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e06e      	b.n	8005c14 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b36:	4b3a      	ldr	r3, [pc, #232]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	f003 020c 	and.w	r2, r3, #12
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d1eb      	bne.n	8005b20 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 0302 	and.w	r3, r3, #2
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d010      	beq.n	8005b76 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	689a      	ldr	r2, [r3, #8]
 8005b58:	4b31      	ldr	r3, [pc, #196]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d208      	bcs.n	8005b76 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b64:	4b2e      	ldr	r3, [pc, #184]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	492b      	ldr	r1, [pc, #172]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005b72:	4313      	orrs	r3, r2
 8005b74:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b76:	4b29      	ldr	r3, [pc, #164]	; (8005c1c <HAL_RCC_ClockConfig+0x1ec>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0307 	and.w	r3, r3, #7
 8005b7e:	683a      	ldr	r2, [r7, #0]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d210      	bcs.n	8005ba6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b84:	4b25      	ldr	r3, [pc, #148]	; (8005c1c <HAL_RCC_ClockConfig+0x1ec>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f023 0207 	bic.w	r2, r3, #7
 8005b8c:	4923      	ldr	r1, [pc, #140]	; (8005c1c <HAL_RCC_ClockConfig+0x1ec>)
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b94:	4b21      	ldr	r3, [pc, #132]	; (8005c1c <HAL_RCC_ClockConfig+0x1ec>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0307 	and.w	r3, r3, #7
 8005b9c:	683a      	ldr	r2, [r7, #0]
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d001      	beq.n	8005ba6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e036      	b.n	8005c14 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f003 0304 	and.w	r3, r3, #4
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d008      	beq.n	8005bc4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005bb2:	4b1b      	ldr	r3, [pc, #108]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	4918      	ldr	r1, [pc, #96]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0308 	and.w	r3, r3, #8
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d009      	beq.n	8005be4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bd0:	4b13      	ldr	r3, [pc, #76]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	00db      	lsls	r3, r3, #3
 8005bde:	4910      	ldr	r1, [pc, #64]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005be0:	4313      	orrs	r3, r2
 8005be2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005be4:	f000 f824 	bl	8005c30 <HAL_RCC_GetSysClockFreq>
 8005be8:	4602      	mov	r2, r0
 8005bea:	4b0d      	ldr	r3, [pc, #52]	; (8005c20 <HAL_RCC_ClockConfig+0x1f0>)
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	091b      	lsrs	r3, r3, #4
 8005bf0:	f003 030f 	and.w	r3, r3, #15
 8005bf4:	490b      	ldr	r1, [pc, #44]	; (8005c24 <HAL_RCC_ClockConfig+0x1f4>)
 8005bf6:	5ccb      	ldrb	r3, [r1, r3]
 8005bf8:	f003 031f 	and.w	r3, r3, #31
 8005bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8005c00:	4a09      	ldr	r2, [pc, #36]	; (8005c28 <HAL_RCC_ClockConfig+0x1f8>)
 8005c02:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005c04:	4b09      	ldr	r3, [pc, #36]	; (8005c2c <HAL_RCC_ClockConfig+0x1fc>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7fd f835 	bl	8002c78 <HAL_InitTick>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	72fb      	strb	r3, [r7, #11]

  return status;
 8005c12:	7afb      	ldrb	r3, [r7, #11]
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3710      	adds	r7, #16
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}
 8005c1c:	40022000 	.word	0x40022000
 8005c20:	40021000 	.word	0x40021000
 8005c24:	0800ab8c 	.word	0x0800ab8c
 8005c28:	20000000 	.word	0x20000000
 8005c2c:	20000014 	.word	0x20000014

08005c30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b089      	sub	sp, #36	; 0x24
 8005c34:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005c36:	2300      	movs	r3, #0
 8005c38:	61fb      	str	r3, [r7, #28]
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c3e:	4b3e      	ldr	r3, [pc, #248]	; (8005d38 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f003 030c 	and.w	r3, r3, #12
 8005c46:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c48:	4b3b      	ldr	r3, [pc, #236]	; (8005d38 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	f003 0303 	and.w	r3, r3, #3
 8005c50:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d005      	beq.n	8005c64 <HAL_RCC_GetSysClockFreq+0x34>
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	2b0c      	cmp	r3, #12
 8005c5c:	d121      	bne.n	8005ca2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d11e      	bne.n	8005ca2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005c64:	4b34      	ldr	r3, [pc, #208]	; (8005d38 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 0308 	and.w	r3, r3, #8
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d107      	bne.n	8005c80 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005c70:	4b31      	ldr	r3, [pc, #196]	; (8005d38 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c76:	0a1b      	lsrs	r3, r3, #8
 8005c78:	f003 030f 	and.w	r3, r3, #15
 8005c7c:	61fb      	str	r3, [r7, #28]
 8005c7e:	e005      	b.n	8005c8c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005c80:	4b2d      	ldr	r3, [pc, #180]	; (8005d38 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	091b      	lsrs	r3, r3, #4
 8005c86:	f003 030f 	and.w	r3, r3, #15
 8005c8a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005c8c:	4a2b      	ldr	r2, [pc, #172]	; (8005d3c <HAL_RCC_GetSysClockFreq+0x10c>)
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c94:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d10d      	bne.n	8005cb8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005c9c:	69fb      	ldr	r3, [r7, #28]
 8005c9e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ca0:	e00a      	b.n	8005cb8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	2b04      	cmp	r3, #4
 8005ca6:	d102      	bne.n	8005cae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005ca8:	4b25      	ldr	r3, [pc, #148]	; (8005d40 <HAL_RCC_GetSysClockFreq+0x110>)
 8005caa:	61bb      	str	r3, [r7, #24]
 8005cac:	e004      	b.n	8005cb8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	2b08      	cmp	r3, #8
 8005cb2:	d101      	bne.n	8005cb8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005cb4:	4b22      	ldr	r3, [pc, #136]	; (8005d40 <HAL_RCC_GetSysClockFreq+0x110>)
 8005cb6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	2b0c      	cmp	r3, #12
 8005cbc:	d134      	bne.n	8005d28 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005cbe:	4b1e      	ldr	r3, [pc, #120]	; (8005d38 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cc0:	68db      	ldr	r3, [r3, #12]
 8005cc2:	f003 0303 	and.w	r3, r3, #3
 8005cc6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	2b02      	cmp	r3, #2
 8005ccc:	d003      	beq.n	8005cd6 <HAL_RCC_GetSysClockFreq+0xa6>
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	2b03      	cmp	r3, #3
 8005cd2:	d003      	beq.n	8005cdc <HAL_RCC_GetSysClockFreq+0xac>
 8005cd4:	e005      	b.n	8005ce2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005cd6:	4b1a      	ldr	r3, [pc, #104]	; (8005d40 <HAL_RCC_GetSysClockFreq+0x110>)
 8005cd8:	617b      	str	r3, [r7, #20]
      break;
 8005cda:	e005      	b.n	8005ce8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005cdc:	4b18      	ldr	r3, [pc, #96]	; (8005d40 <HAL_RCC_GetSysClockFreq+0x110>)
 8005cde:	617b      	str	r3, [r7, #20]
      break;
 8005ce0:	e002      	b.n	8005ce8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	617b      	str	r3, [r7, #20]
      break;
 8005ce6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ce8:	4b13      	ldr	r3, [pc, #76]	; (8005d38 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	091b      	lsrs	r3, r3, #4
 8005cee:	f003 0307 	and.w	r3, r3, #7
 8005cf2:	3301      	adds	r3, #1
 8005cf4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005cf6:	4b10      	ldr	r3, [pc, #64]	; (8005d38 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	0a1b      	lsrs	r3, r3, #8
 8005cfc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d00:	697a      	ldr	r2, [r7, #20]
 8005d02:	fb03 f202 	mul.w	r2, r3, r2
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d0c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005d0e:	4b0a      	ldr	r3, [pc, #40]	; (8005d38 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	0e5b      	lsrs	r3, r3, #25
 8005d14:	f003 0303 	and.w	r3, r3, #3
 8005d18:	3301      	adds	r3, #1
 8005d1a:	005b      	lsls	r3, r3, #1
 8005d1c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d26:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005d28:	69bb      	ldr	r3, [r7, #24]
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3724      	adds	r7, #36	; 0x24
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr
 8005d36:	bf00      	nop
 8005d38:	40021000 	.word	0x40021000
 8005d3c:	0800aba4 	.word	0x0800aba4
 8005d40:	00f42400 	.word	0x00f42400

08005d44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d44:	b480      	push	{r7}
 8005d46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d48:	4b03      	ldr	r3, [pc, #12]	; (8005d58 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr
 8005d56:	bf00      	nop
 8005d58:	20000000 	.word	0x20000000

08005d5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005d60:	f7ff fff0 	bl	8005d44 <HAL_RCC_GetHCLKFreq>
 8005d64:	4602      	mov	r2, r0
 8005d66:	4b06      	ldr	r3, [pc, #24]	; (8005d80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	0a1b      	lsrs	r3, r3, #8
 8005d6c:	f003 0307 	and.w	r3, r3, #7
 8005d70:	4904      	ldr	r1, [pc, #16]	; (8005d84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d72:	5ccb      	ldrb	r3, [r1, r3]
 8005d74:	f003 031f 	and.w	r3, r3, #31
 8005d78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	40021000 	.word	0x40021000
 8005d84:	0800ab9c 	.word	0x0800ab9c

08005d88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005d8c:	f7ff ffda 	bl	8005d44 <HAL_RCC_GetHCLKFreq>
 8005d90:	4602      	mov	r2, r0
 8005d92:	4b06      	ldr	r3, [pc, #24]	; (8005dac <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	0adb      	lsrs	r3, r3, #11
 8005d98:	f003 0307 	and.w	r3, r3, #7
 8005d9c:	4904      	ldr	r1, [pc, #16]	; (8005db0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005d9e:	5ccb      	ldrb	r3, [r1, r3]
 8005da0:	f003 031f 	and.w	r3, r3, #31
 8005da4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	bd80      	pop	{r7, pc}
 8005dac:	40021000 	.word	0x40021000
 8005db0:	0800ab9c 	.word	0x0800ab9c

08005db4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b086      	sub	sp, #24
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005dc0:	4b2a      	ldr	r3, [pc, #168]	; (8005e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d003      	beq.n	8005dd4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005dcc:	f7ff f9b8 	bl	8005140 <HAL_PWREx_GetVoltageRange>
 8005dd0:	6178      	str	r0, [r7, #20]
 8005dd2:	e014      	b.n	8005dfe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005dd4:	4b25      	ldr	r3, [pc, #148]	; (8005e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005dd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dd8:	4a24      	ldr	r2, [pc, #144]	; (8005e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005dda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005dde:	6593      	str	r3, [r2, #88]	; 0x58
 8005de0:	4b22      	ldr	r3, [pc, #136]	; (8005e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005de2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005de4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005de8:	60fb      	str	r3, [r7, #12]
 8005dea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005dec:	f7ff f9a8 	bl	8005140 <HAL_PWREx_GetVoltageRange>
 8005df0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005df2:	4b1e      	ldr	r3, [pc, #120]	; (8005e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005df4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005df6:	4a1d      	ldr	r2, [pc, #116]	; (8005e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005df8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005dfc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e04:	d10b      	bne.n	8005e1e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2b80      	cmp	r3, #128	; 0x80
 8005e0a:	d919      	bls.n	8005e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2ba0      	cmp	r3, #160	; 0xa0
 8005e10:	d902      	bls.n	8005e18 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005e12:	2302      	movs	r3, #2
 8005e14:	613b      	str	r3, [r7, #16]
 8005e16:	e013      	b.n	8005e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e18:	2301      	movs	r3, #1
 8005e1a:	613b      	str	r3, [r7, #16]
 8005e1c:	e010      	b.n	8005e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2b80      	cmp	r3, #128	; 0x80
 8005e22:	d902      	bls.n	8005e2a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005e24:	2303      	movs	r3, #3
 8005e26:	613b      	str	r3, [r7, #16]
 8005e28:	e00a      	b.n	8005e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2b80      	cmp	r3, #128	; 0x80
 8005e2e:	d102      	bne.n	8005e36 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005e30:	2302      	movs	r3, #2
 8005e32:	613b      	str	r3, [r7, #16]
 8005e34:	e004      	b.n	8005e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2b70      	cmp	r3, #112	; 0x70
 8005e3a:	d101      	bne.n	8005e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005e40:	4b0b      	ldr	r3, [pc, #44]	; (8005e70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f023 0207 	bic.w	r2, r3, #7
 8005e48:	4909      	ldr	r1, [pc, #36]	; (8005e70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005e50:	4b07      	ldr	r3, [pc, #28]	; (8005e70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0307 	and.w	r3, r3, #7
 8005e58:	693a      	ldr	r2, [r7, #16]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d001      	beq.n	8005e62 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e000      	b.n	8005e64 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005e62:	2300      	movs	r3, #0
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3718      	adds	r7, #24
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	40021000 	.word	0x40021000
 8005e70:	40022000 	.word	0x40022000

08005e74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b086      	sub	sp, #24
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005e80:	2300      	movs	r3, #0
 8005e82:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d031      	beq.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e94:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005e98:	d01a      	beq.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005e9a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005e9e:	d814      	bhi.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d009      	beq.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005ea4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005ea8:	d10f      	bne.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005eaa:	4b5d      	ldr	r3, [pc, #372]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005eac:	68db      	ldr	r3, [r3, #12]
 8005eae:	4a5c      	ldr	r2, [pc, #368]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005eb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005eb4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005eb6:	e00c      	b.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	3304      	adds	r3, #4
 8005ebc:	2100      	movs	r1, #0
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f000 f9f0 	bl	80062a4 <RCCEx_PLLSAI1_Config>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ec8:	e003      	b.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	74fb      	strb	r3, [r7, #19]
      break;
 8005ece:	e000      	b.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005ed0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ed2:	7cfb      	ldrb	r3, [r7, #19]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d10b      	bne.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ed8:	4b51      	ldr	r3, [pc, #324]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ede:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ee6:	494e      	ldr	r1, [pc, #312]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005eee:	e001      	b.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ef0:	7cfb      	ldrb	r3, [r7, #19]
 8005ef2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f000 809e 	beq.w	800603e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f02:	2300      	movs	r3, #0
 8005f04:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005f06:	4b46      	ldr	r3, [pc, #280]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d101      	bne.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005f12:	2301      	movs	r3, #1
 8005f14:	e000      	b.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8005f16:	2300      	movs	r3, #0
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d00d      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f1c:	4b40      	ldr	r3, [pc, #256]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f20:	4a3f      	ldr	r2, [pc, #252]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f26:	6593      	str	r3, [r2, #88]	; 0x58
 8005f28:	4b3d      	ldr	r3, [pc, #244]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f30:	60bb      	str	r3, [r7, #8]
 8005f32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f34:	2301      	movs	r3, #1
 8005f36:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f38:	4b3a      	ldr	r3, [pc, #232]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a39      	ldr	r2, [pc, #228]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005f3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f42:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f44:	f7fc fee8 	bl	8002d18 <HAL_GetTick>
 8005f48:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f4a:	e009      	b.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f4c:	f7fc fee4 	bl	8002d18 <HAL_GetTick>
 8005f50:	4602      	mov	r2, r0
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	d902      	bls.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	74fb      	strb	r3, [r7, #19]
        break;
 8005f5e:	e005      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f60:	4b30      	ldr	r3, [pc, #192]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d0ef      	beq.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005f6c:	7cfb      	ldrb	r3, [r7, #19]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d15a      	bne.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005f72:	4b2b      	ldr	r3, [pc, #172]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f7c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d01e      	beq.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f88:	697a      	ldr	r2, [r7, #20]
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d019      	beq.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005f8e:	4b24      	ldr	r3, [pc, #144]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f98:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005f9a:	4b21      	ldr	r3, [pc, #132]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fa0:	4a1f      	ldr	r2, [pc, #124]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fa6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005faa:	4b1d      	ldr	r3, [pc, #116]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fb0:	4a1b      	ldr	r2, [pc, #108]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005fba:	4a19      	ldr	r2, [pc, #100]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	f003 0301 	and.w	r3, r3, #1
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d016      	beq.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fcc:	f7fc fea4 	bl	8002d18 <HAL_GetTick>
 8005fd0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fd2:	e00b      	b.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fd4:	f7fc fea0 	bl	8002d18 <HAL_GetTick>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d902      	bls.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	74fb      	strb	r3, [r7, #19]
            break;
 8005fea:	e006      	b.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fec:	4b0c      	ldr	r3, [pc, #48]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ff2:	f003 0302 	and.w	r3, r3, #2
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d0ec      	beq.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8005ffa:	7cfb      	ldrb	r3, [r7, #19]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d10b      	bne.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006000:	4b07      	ldr	r3, [pc, #28]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006002:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006006:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800600e:	4904      	ldr	r1, [pc, #16]	; (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006010:	4313      	orrs	r3, r2
 8006012:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006016:	e009      	b.n	800602c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006018:	7cfb      	ldrb	r3, [r7, #19]
 800601a:	74bb      	strb	r3, [r7, #18]
 800601c:	e006      	b.n	800602c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800601e:	bf00      	nop
 8006020:	40021000 	.word	0x40021000
 8006024:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006028:	7cfb      	ldrb	r3, [r7, #19]
 800602a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800602c:	7c7b      	ldrb	r3, [r7, #17]
 800602e:	2b01      	cmp	r3, #1
 8006030:	d105      	bne.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006032:	4b9b      	ldr	r3, [pc, #620]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006036:	4a9a      	ldr	r2, [pc, #616]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006038:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800603c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	2b00      	cmp	r3, #0
 8006048:	d00a      	beq.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800604a:	4b95      	ldr	r3, [pc, #596]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800604c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006050:	f023 0203 	bic.w	r2, r3, #3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a1b      	ldr	r3, [r3, #32]
 8006058:	4991      	ldr	r1, [pc, #580]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800605a:	4313      	orrs	r3, r2
 800605c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 0302 	and.w	r3, r3, #2
 8006068:	2b00      	cmp	r3, #0
 800606a:	d00a      	beq.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800606c:	4b8c      	ldr	r3, [pc, #560]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800606e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006072:	f023 020c 	bic.w	r2, r3, #12
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607a:	4989      	ldr	r1, [pc, #548]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800607c:	4313      	orrs	r3, r2
 800607e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 0304 	and.w	r3, r3, #4
 800608a:	2b00      	cmp	r3, #0
 800608c:	d00a      	beq.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800608e:	4b84      	ldr	r3, [pc, #528]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006090:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006094:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800609c:	4980      	ldr	r1, [pc, #512]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800609e:	4313      	orrs	r3, r2
 80060a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f003 0320 	and.w	r3, r3, #32
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d00a      	beq.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80060b0:	4b7b      	ldr	r3, [pc, #492]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80060b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060b6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060be:	4978      	ldr	r1, [pc, #480]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80060c0:	4313      	orrs	r3, r2
 80060c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d00a      	beq.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80060d2:	4b73      	ldr	r3, [pc, #460]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80060d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060e0:	496f      	ldr	r1, [pc, #444]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80060e2:	4313      	orrs	r3, r2
 80060e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d00a      	beq.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80060f4:	4b6a      	ldr	r3, [pc, #424]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80060f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006102:	4967      	ldr	r1, [pc, #412]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006104:	4313      	orrs	r3, r2
 8006106:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006112:	2b00      	cmp	r3, #0
 8006114:	d00a      	beq.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006116:	4b62      	ldr	r3, [pc, #392]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006118:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800611c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006124:	495e      	ldr	r1, [pc, #376]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006126:	4313      	orrs	r3, r2
 8006128:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006134:	2b00      	cmp	r3, #0
 8006136:	d00a      	beq.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006138:	4b59      	ldr	r3, [pc, #356]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800613a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800613e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006146:	4956      	ldr	r1, [pc, #344]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006148:	4313      	orrs	r3, r2
 800614a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006156:	2b00      	cmp	r3, #0
 8006158:	d00a      	beq.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800615a:	4b51      	ldr	r3, [pc, #324]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800615c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006160:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006168:	494d      	ldr	r1, [pc, #308]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800616a:	4313      	orrs	r3, r2
 800616c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d028      	beq.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800617c:	4b48      	ldr	r3, [pc, #288]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800617e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006182:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800618a:	4945      	ldr	r1, [pc, #276]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800618c:	4313      	orrs	r3, r2
 800618e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006196:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800619a:	d106      	bne.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800619c:	4b40      	ldr	r3, [pc, #256]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	4a3f      	ldr	r2, [pc, #252]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80061a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80061a6:	60d3      	str	r3, [r2, #12]
 80061a8:	e011      	b.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061ae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80061b2:	d10c      	bne.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	3304      	adds	r3, #4
 80061b8:	2101      	movs	r1, #1
 80061ba:	4618      	mov	r0, r3
 80061bc:	f000 f872 	bl	80062a4 <RCCEx_PLLSAI1_Config>
 80061c0:	4603      	mov	r3, r0
 80061c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80061c4:	7cfb      	ldrb	r3, [r7, #19]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d001      	beq.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 80061ca:	7cfb      	ldrb	r3, [r7, #19]
 80061cc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d028      	beq.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80061da:	4b31      	ldr	r3, [pc, #196]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80061dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061e0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061e8:	492d      	ldr	r1, [pc, #180]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80061ea:	4313      	orrs	r3, r2
 80061ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80061f8:	d106      	bne.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061fa:	4b29      	ldr	r3, [pc, #164]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	4a28      	ldr	r2, [pc, #160]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006200:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006204:	60d3      	str	r3, [r2, #12]
 8006206:	e011      	b.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800620c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006210:	d10c      	bne.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	3304      	adds	r3, #4
 8006216:	2101      	movs	r1, #1
 8006218:	4618      	mov	r0, r3
 800621a:	f000 f843 	bl	80062a4 <RCCEx_PLLSAI1_Config>
 800621e:	4603      	mov	r3, r0
 8006220:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006222:	7cfb      	ldrb	r3, [r7, #19]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d001      	beq.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8006228:	7cfb      	ldrb	r3, [r7, #19]
 800622a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d01c      	beq.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006238:	4b19      	ldr	r3, [pc, #100]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800623a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800623e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006246:	4916      	ldr	r1, [pc, #88]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006248:	4313      	orrs	r3, r2
 800624a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006252:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006256:	d10c      	bne.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	3304      	adds	r3, #4
 800625c:	2102      	movs	r1, #2
 800625e:	4618      	mov	r0, r3
 8006260:	f000 f820 	bl	80062a4 <RCCEx_PLLSAI1_Config>
 8006264:	4603      	mov	r3, r0
 8006266:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006268:	7cfb      	ldrb	r3, [r7, #19]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d001      	beq.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 800626e:	7cfb      	ldrb	r3, [r7, #19]
 8006270:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800627a:	2b00      	cmp	r3, #0
 800627c:	d00a      	beq.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800627e:	4b08      	ldr	r3, [pc, #32]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006280:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006284:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800628c:	4904      	ldr	r1, [pc, #16]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800628e:	4313      	orrs	r3, r2
 8006290:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006294:	7cbb      	ldrb	r3, [r7, #18]
}
 8006296:	4618      	mov	r0, r3
 8006298:	3718      	adds	r7, #24
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}
 800629e:	bf00      	nop
 80062a0:	40021000 	.word	0x40021000

080062a4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b084      	sub	sp, #16
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80062ae:	2300      	movs	r3, #0
 80062b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80062b2:	4b74      	ldr	r3, [pc, #464]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	f003 0303 	and.w	r3, r3, #3
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d018      	beq.n	80062f0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80062be:	4b71      	ldr	r3, [pc, #452]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80062c0:	68db      	ldr	r3, [r3, #12]
 80062c2:	f003 0203 	and.w	r2, r3, #3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d10d      	bne.n	80062ea <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
       ||
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d009      	beq.n	80062ea <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80062d6:	4b6b      	ldr	r3, [pc, #428]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	091b      	lsrs	r3, r3, #4
 80062dc:	f003 0307 	and.w	r3, r3, #7
 80062e0:	1c5a      	adds	r2, r3, #1
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	685b      	ldr	r3, [r3, #4]
       ||
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d047      	beq.n	800637a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	73fb      	strb	r3, [r7, #15]
 80062ee:	e044      	b.n	800637a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2b03      	cmp	r3, #3
 80062f6:	d018      	beq.n	800632a <RCCEx_PLLSAI1_Config+0x86>
 80062f8:	2b03      	cmp	r3, #3
 80062fa:	d825      	bhi.n	8006348 <RCCEx_PLLSAI1_Config+0xa4>
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d002      	beq.n	8006306 <RCCEx_PLLSAI1_Config+0x62>
 8006300:	2b02      	cmp	r3, #2
 8006302:	d009      	beq.n	8006318 <RCCEx_PLLSAI1_Config+0x74>
 8006304:	e020      	b.n	8006348 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006306:	4b5f      	ldr	r3, [pc, #380]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0302 	and.w	r3, r3, #2
 800630e:	2b00      	cmp	r3, #0
 8006310:	d11d      	bne.n	800634e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006316:	e01a      	b.n	800634e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006318:	4b5a      	ldr	r3, [pc, #360]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006320:	2b00      	cmp	r3, #0
 8006322:	d116      	bne.n	8006352 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006328:	e013      	b.n	8006352 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800632a:	4b56      	ldr	r3, [pc, #344]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10f      	bne.n	8006356 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006336:	4b53      	ldr	r3, [pc, #332]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800633e:	2b00      	cmp	r3, #0
 8006340:	d109      	bne.n	8006356 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006346:	e006      	b.n	8006356 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	73fb      	strb	r3, [r7, #15]
      break;
 800634c:	e004      	b.n	8006358 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800634e:	bf00      	nop
 8006350:	e002      	b.n	8006358 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006352:	bf00      	nop
 8006354:	e000      	b.n	8006358 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006356:	bf00      	nop
    }

    if(status == HAL_OK)
 8006358:	7bfb      	ldrb	r3, [r7, #15]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d10d      	bne.n	800637a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800635e:	4b49      	ldr	r3, [pc, #292]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6819      	ldr	r1, [r3, #0]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	3b01      	subs	r3, #1
 8006370:	011b      	lsls	r3, r3, #4
 8006372:	430b      	orrs	r3, r1
 8006374:	4943      	ldr	r1, [pc, #268]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006376:	4313      	orrs	r3, r2
 8006378:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800637a:	7bfb      	ldrb	r3, [r7, #15]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d17c      	bne.n	800647a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006380:	4b40      	ldr	r3, [pc, #256]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a3f      	ldr	r2, [pc, #252]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006386:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800638a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800638c:	f7fc fcc4 	bl	8002d18 <HAL_GetTick>
 8006390:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006392:	e009      	b.n	80063a8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006394:	f7fc fcc0 	bl	8002d18 <HAL_GetTick>
 8006398:	4602      	mov	r2, r0
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	2b02      	cmp	r3, #2
 80063a0:	d902      	bls.n	80063a8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80063a2:	2303      	movs	r3, #3
 80063a4:	73fb      	strb	r3, [r7, #15]
        break;
 80063a6:	e005      	b.n	80063b4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80063a8:	4b36      	ldr	r3, [pc, #216]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d1ef      	bne.n	8006394 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80063b4:	7bfb      	ldrb	r3, [r7, #15]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d15f      	bne.n	800647a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d110      	bne.n	80063e2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80063c0:	4b30      	ldr	r3, [pc, #192]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80063c8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	6892      	ldr	r2, [r2, #8]
 80063d0:	0211      	lsls	r1, r2, #8
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	68d2      	ldr	r2, [r2, #12]
 80063d6:	06d2      	lsls	r2, r2, #27
 80063d8:	430a      	orrs	r2, r1
 80063da:	492a      	ldr	r1, [pc, #168]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80063dc:	4313      	orrs	r3, r2
 80063de:	610b      	str	r3, [r1, #16]
 80063e0:	e027      	b.n	8006432 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d112      	bne.n	800640e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80063e8:	4b26      	ldr	r3, [pc, #152]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80063ea:	691b      	ldr	r3, [r3, #16]
 80063ec:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80063f0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	6892      	ldr	r2, [r2, #8]
 80063f8:	0211      	lsls	r1, r2, #8
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	6912      	ldr	r2, [r2, #16]
 80063fe:	0852      	lsrs	r2, r2, #1
 8006400:	3a01      	subs	r2, #1
 8006402:	0552      	lsls	r2, r2, #21
 8006404:	430a      	orrs	r2, r1
 8006406:	491f      	ldr	r1, [pc, #124]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006408:	4313      	orrs	r3, r2
 800640a:	610b      	str	r3, [r1, #16]
 800640c:	e011      	b.n	8006432 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800640e:	4b1d      	ldr	r3, [pc, #116]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006416:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	6892      	ldr	r2, [r2, #8]
 800641e:	0211      	lsls	r1, r2, #8
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	6952      	ldr	r2, [r2, #20]
 8006424:	0852      	lsrs	r2, r2, #1
 8006426:	3a01      	subs	r2, #1
 8006428:	0652      	lsls	r2, r2, #25
 800642a:	430a      	orrs	r2, r1
 800642c:	4915      	ldr	r1, [pc, #84]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 800642e:	4313      	orrs	r3, r2
 8006430:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006432:	4b14      	ldr	r3, [pc, #80]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a13      	ldr	r2, [pc, #76]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006438:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800643c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800643e:	f7fc fc6b 	bl	8002d18 <HAL_GetTick>
 8006442:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006444:	e009      	b.n	800645a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006446:	f7fc fc67 	bl	8002d18 <HAL_GetTick>
 800644a:	4602      	mov	r2, r0
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	1ad3      	subs	r3, r2, r3
 8006450:	2b02      	cmp	r3, #2
 8006452:	d902      	bls.n	800645a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006454:	2303      	movs	r3, #3
 8006456:	73fb      	strb	r3, [r7, #15]
          break;
 8006458:	e005      	b.n	8006466 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800645a:	4b0a      	ldr	r3, [pc, #40]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d0ef      	beq.n	8006446 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006466:	7bfb      	ldrb	r3, [r7, #15]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d106      	bne.n	800647a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800646c:	4b05      	ldr	r3, [pc, #20]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 800646e:	691a      	ldr	r2, [r3, #16]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	699b      	ldr	r3, [r3, #24]
 8006474:	4903      	ldr	r1, [pc, #12]	; (8006484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006476:	4313      	orrs	r3, r2
 8006478:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800647a:	7bfb      	ldrb	r3, [r7, #15]
}
 800647c:	4618      	mov	r0, r3
 800647e:	3710      	adds	r7, #16
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	40021000 	.word	0x40021000

08006488 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b082      	sub	sp, #8
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d101      	bne.n	800649a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e040      	b.n	800651c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d106      	bne.n	80064b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f7fb ff86 	bl	80023bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2224      	movs	r2, #36	; 0x24
 80064b4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f022 0201 	bic.w	r2, r2, #1
 80064c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 fd2c 	bl	8006f24 <UART_SetConfig>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d101      	bne.n	80064d6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	e022      	b.n	800651c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d002      	beq.n	80064e4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 ff7a 	bl	80073d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	685a      	ldr	r2, [r3, #4]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80064f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	689a      	ldr	r2, [r3, #8]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006502:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f042 0201 	orr.w	r2, r2, #1
 8006512:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f001 f801 	bl	800751c <UART_CheckIdleState>
 800651a:	4603      	mov	r3, r0
}
 800651c:	4618      	mov	r0, r3
 800651e:	3708      	adds	r7, #8
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b082      	sub	sp, #8
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d101      	bne.n	8006536 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e02b      	b.n	800658e <HAL_UART_DeInit+0x6a>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2224      	movs	r2, #36	; 0x24
 800653a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f022 0201 	bic.w	r2, r2, #1
 800654a:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2200      	movs	r2, #0
 8006552:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	2200      	movs	r2, #0
 800655a:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	2200      	movs	r2, #0
 8006562:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f7fb ffb7 	bl	80024d8 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2200      	movs	r2, #0
 800656e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_RESET;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3708      	adds	r7, #8
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}

08006596 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006596:	b580      	push	{r7, lr}
 8006598:	b08a      	sub	sp, #40	; 0x28
 800659a:	af02      	add	r7, sp, #8
 800659c:	60f8      	str	r0, [r7, #12]
 800659e:	60b9      	str	r1, [r7, #8]
 80065a0:	603b      	str	r3, [r7, #0]
 80065a2:	4613      	mov	r3, r2
 80065a4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80065aa:	2b20      	cmp	r3, #32
 80065ac:	f040 8082 	bne.w	80066b4 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d002      	beq.n	80065bc <HAL_UART_Transmit+0x26>
 80065b6:	88fb      	ldrh	r3, [r7, #6]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d101      	bne.n	80065c0 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	e07a      	b.n	80066b6 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80065c6:	2b01      	cmp	r3, #1
 80065c8:	d101      	bne.n	80065ce <HAL_UART_Transmit+0x38>
 80065ca:	2302      	movs	r3, #2
 80065cc:	e073      	b.n	80066b6 <HAL_UART_Transmit+0x120>
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2201      	movs	r2, #1
 80065d2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2221      	movs	r2, #33	; 0x21
 80065e2:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065e4:	f7fc fb98 	bl	8002d18 <HAL_GetTick>
 80065e8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	88fa      	ldrh	r2, [r7, #6]
 80065ee:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	88fa      	ldrh	r2, [r7, #6]
 80065f6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006602:	d108      	bne.n	8006616 <HAL_UART_Transmit+0x80>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d104      	bne.n	8006616 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800660c:	2300      	movs	r3, #0
 800660e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	61bb      	str	r3, [r7, #24]
 8006614:	e003      	b.n	800661e <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800661a:	2300      	movs	r3, #0
 800661c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2200      	movs	r2, #0
 8006622:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006626:	e02d      	b.n	8006684 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	9300      	str	r3, [sp, #0]
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	2200      	movs	r2, #0
 8006630:	2180      	movs	r1, #128	; 0x80
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	f000 ffbb 	bl	80075ae <UART_WaitOnFlagUntilTimeout>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d001      	beq.n	8006642 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800663e:	2303      	movs	r3, #3
 8006640:	e039      	b.n	80066b6 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d10b      	bne.n	8006660 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	881a      	ldrh	r2, [r3, #0]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006654:	b292      	uxth	r2, r2
 8006656:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	3302      	adds	r3, #2
 800665c:	61bb      	str	r3, [r7, #24]
 800665e:	e008      	b.n	8006672 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006660:	69fb      	ldr	r3, [r7, #28]
 8006662:	781a      	ldrb	r2, [r3, #0]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	b292      	uxth	r2, r2
 800666a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	3301      	adds	r3, #1
 8006670:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006678:	b29b      	uxth	r3, r3
 800667a:	3b01      	subs	r3, #1
 800667c:	b29a      	uxth	r2, r3
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800668a:	b29b      	uxth	r3, r3
 800668c:	2b00      	cmp	r3, #0
 800668e:	d1cb      	bne.n	8006628 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	9300      	str	r3, [sp, #0]
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	2200      	movs	r2, #0
 8006698:	2140      	movs	r1, #64	; 0x40
 800669a:	68f8      	ldr	r0, [r7, #12]
 800669c:	f000 ff87 	bl	80075ae <UART_WaitOnFlagUntilTimeout>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d001      	beq.n	80066aa <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e005      	b.n	80066b6 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2220      	movs	r2, #32
 80066ae:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80066b0:	2300      	movs	r3, #0
 80066b2:	e000      	b.n	80066b6 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80066b4:	2302      	movs	r3, #2
  }
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3720      	adds	r7, #32
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}

080066be <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066be:	b580      	push	{r7, lr}
 80066c0:	b08a      	sub	sp, #40	; 0x28
 80066c2:	af02      	add	r7, sp, #8
 80066c4:	60f8      	str	r0, [r7, #12]
 80066c6:	60b9      	str	r1, [r7, #8]
 80066c8:	603b      	str	r3, [r7, #0]
 80066ca:	4613      	mov	r3, r2
 80066cc:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80066d2:	2b20      	cmp	r3, #32
 80066d4:	f040 80bf 	bne.w	8006856 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d002      	beq.n	80066e4 <HAL_UART_Receive+0x26>
 80066de:	88fb      	ldrh	r3, [r7, #6]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d101      	bne.n	80066e8 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	e0b7      	b.n	8006858 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d101      	bne.n	80066f6 <HAL_UART_Receive+0x38>
 80066f2:	2302      	movs	r3, #2
 80066f4:	e0b0      	b.n	8006858 <HAL_UART_Receive+0x19a>
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2201      	movs	r2, #1
 80066fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2200      	movs	r2, #0
 8006702:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2222      	movs	r2, #34	; 0x22
 800670a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006712:	f7fc fb01 	bl	8002d18 <HAL_GetTick>
 8006716:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	88fa      	ldrh	r2, [r7, #6]
 800671c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	88fa      	ldrh	r2, [r7, #6]
 8006724:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006730:	d10e      	bne.n	8006750 <HAL_UART_Receive+0x92>
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	691b      	ldr	r3, [r3, #16]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d105      	bne.n	8006746 <HAL_UART_Receive+0x88>
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006740:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006744:	e02d      	b.n	80067a2 <HAL_UART_Receive+0xe4>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	22ff      	movs	r2, #255	; 0xff
 800674a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800674e:	e028      	b.n	80067a2 <HAL_UART_Receive+0xe4>
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d10d      	bne.n	8006774 <HAL_UART_Receive+0xb6>
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d104      	bne.n	800676a <HAL_UART_Receive+0xac>
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	22ff      	movs	r2, #255	; 0xff
 8006764:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006768:	e01b      	b.n	80067a2 <HAL_UART_Receive+0xe4>
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	227f      	movs	r2, #127	; 0x7f
 800676e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006772:	e016      	b.n	80067a2 <HAL_UART_Receive+0xe4>
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800677c:	d10d      	bne.n	800679a <HAL_UART_Receive+0xdc>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d104      	bne.n	8006790 <HAL_UART_Receive+0xd2>
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	227f      	movs	r2, #127	; 0x7f
 800678a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800678e:	e008      	b.n	80067a2 <HAL_UART_Receive+0xe4>
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	223f      	movs	r2, #63	; 0x3f
 8006794:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006798:	e003      	b.n	80067a2 <HAL_UART_Receive+0xe4>
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2200      	movs	r2, #0
 800679e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80067a8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067b2:	d108      	bne.n	80067c6 <HAL_UART_Receive+0x108>
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	691b      	ldr	r3, [r3, #16]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d104      	bne.n	80067c6 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 80067bc:	2300      	movs	r3, #0
 80067be:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	61bb      	str	r3, [r7, #24]
 80067c4:	e003      	b.n	80067ce <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80067ca:	2300      	movs	r3, #0
 80067cc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80067d6:	e033      	b.n	8006840 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	9300      	str	r3, [sp, #0]
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	2200      	movs	r2, #0
 80067e0:	2120      	movs	r1, #32
 80067e2:	68f8      	ldr	r0, [r7, #12]
 80067e4:	f000 fee3 	bl	80075ae <UART_WaitOnFlagUntilTimeout>
 80067e8:	4603      	mov	r3, r0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d001      	beq.n	80067f2 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e032      	b.n	8006858 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80067f2:	69fb      	ldr	r3, [r7, #28]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d10c      	bne.n	8006812 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80067fe:	b29a      	uxth	r2, r3
 8006800:	8a7b      	ldrh	r3, [r7, #18]
 8006802:	4013      	ands	r3, r2
 8006804:	b29a      	uxth	r2, r3
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	3302      	adds	r3, #2
 800680e:	61bb      	str	r3, [r7, #24]
 8006810:	e00d      	b.n	800682e <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006818:	b29b      	uxth	r3, r3
 800681a:	b2da      	uxtb	r2, r3
 800681c:	8a7b      	ldrh	r3, [r7, #18]
 800681e:	b2db      	uxtb	r3, r3
 8006820:	4013      	ands	r3, r2
 8006822:	b2da      	uxtb	r2, r3
 8006824:	69fb      	ldr	r3, [r7, #28]
 8006826:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	3301      	adds	r3, #1
 800682c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006834:	b29b      	uxth	r3, r3
 8006836:	3b01      	subs	r3, #1
 8006838:	b29a      	uxth	r2, r3
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006846:	b29b      	uxth	r3, r3
 8006848:	2b00      	cmp	r3, #0
 800684a:	d1c5      	bne.n	80067d8 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2220      	movs	r2, #32
 8006850:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006852:	2300      	movs	r3, #0
 8006854:	e000      	b.n	8006858 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8006856:	2302      	movs	r3, #2
  }
}
 8006858:	4618      	mov	r0, r3
 800685a:	3720      	adds	r7, #32
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b08a      	sub	sp, #40	; 0x28
 8006864:	af00      	add	r7, sp, #0
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	4613      	mov	r3, r2
 800686c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006872:	2b20      	cmp	r3, #32
 8006874:	d142      	bne.n	80068fc <HAL_UART_Receive_DMA+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d002      	beq.n	8006882 <HAL_UART_Receive_DMA+0x22>
 800687c:	88fb      	ldrh	r3, [r7, #6]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d101      	bne.n	8006886 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e03b      	b.n	80068fe <HAL_UART_Receive_DMA+0x9e>
    }

    __HAL_LOCK(huart);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800688c:	2b01      	cmp	r3, #1
 800688e:	d101      	bne.n	8006894 <HAL_UART_Receive_DMA+0x34>
 8006890:	2302      	movs	r3, #2
 8006892:	e034      	b.n	80068fe <HAL_UART_Receive_DMA+0x9e>
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2200      	movs	r2, #0
 80068a0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a18      	ldr	r2, [pc, #96]	; (8006908 <HAL_UART_Receive_DMA+0xa8>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d01f      	beq.n	80068ec <HAL_UART_Receive_DMA+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d018      	beq.n	80068ec <HAL_UART_Receive_DMA+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	e853 3f00 	ldrex	r3, [r3]
 80068c6:	613b      	str	r3, [r7, #16]
   return(result);
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80068ce:	627b      	str	r3, [r7, #36]	; 0x24
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	461a      	mov	r2, r3
 80068d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d8:	623b      	str	r3, [r7, #32]
 80068da:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068dc:	69f9      	ldr	r1, [r7, #28]
 80068de:	6a3a      	ldr	r2, [r7, #32]
 80068e0:	e841 2300 	strex	r3, r2, [r1]
 80068e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1e6      	bne.n	80068ba <HAL_UART_Receive_DMA+0x5a>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80068ec:	88fb      	ldrh	r3, [r7, #6]
 80068ee:	461a      	mov	r2, r3
 80068f0:	68b9      	ldr	r1, [r7, #8]
 80068f2:	68f8      	ldr	r0, [r7, #12]
 80068f4:	f000 ff20 	bl	8007738 <UART_Start_Receive_DMA>
 80068f8:	4603      	mov	r3, r0
 80068fa:	e000      	b.n	80068fe <HAL_UART_Receive_DMA+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80068fc:	2302      	movs	r3, #2
  }
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3728      	adds	r7, #40	; 0x28
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	40008000 	.word	0x40008000

0800690c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b0ba      	sub	sp, #232	; 0xe8
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	69db      	ldr	r3, [r3, #28]
 800691a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006932:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006936:	f640 030f 	movw	r3, #2063	; 0x80f
 800693a:	4013      	ands	r3, r2
 800693c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006940:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006944:	2b00      	cmp	r3, #0
 8006946:	d115      	bne.n	8006974 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006948:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800694c:	f003 0320 	and.w	r3, r3, #32
 8006950:	2b00      	cmp	r3, #0
 8006952:	d00f      	beq.n	8006974 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006958:	f003 0320 	and.w	r3, r3, #32
 800695c:	2b00      	cmp	r3, #0
 800695e:	d009      	beq.n	8006974 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006964:	2b00      	cmp	r3, #0
 8006966:	f000 82a6 	beq.w	8006eb6 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	4798      	blx	r3
      }
      return;
 8006972:	e2a0      	b.n	8006eb6 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006974:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006978:	2b00      	cmp	r3, #0
 800697a:	f000 8117 	beq.w	8006bac <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800697e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006982:	f003 0301 	and.w	r3, r3, #1
 8006986:	2b00      	cmp	r3, #0
 8006988:	d106      	bne.n	8006998 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800698a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800698e:	4b85      	ldr	r3, [pc, #532]	; (8006ba4 <HAL_UART_IRQHandler+0x298>)
 8006990:	4013      	ands	r3, r2
 8006992:	2b00      	cmp	r3, #0
 8006994:	f000 810a 	beq.w	8006bac <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800699c:	f003 0301 	and.w	r3, r3, #1
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d011      	beq.n	80069c8 <HAL_UART_IRQHandler+0xbc>
 80069a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d00b      	beq.n	80069c8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2201      	movs	r2, #1
 80069b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80069be:	f043 0201 	orr.w	r2, r3, #1
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80069c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069cc:	f003 0302 	and.w	r3, r3, #2
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d011      	beq.n	80069f8 <HAL_UART_IRQHandler+0xec>
 80069d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80069d8:	f003 0301 	and.w	r3, r3, #1
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00b      	beq.n	80069f8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2202      	movs	r2, #2
 80069e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80069ee:	f043 0204 	orr.w	r2, r3, #4
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80069f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069fc:	f003 0304 	and.w	r3, r3, #4
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d011      	beq.n	8006a28 <HAL_UART_IRQHandler+0x11c>
 8006a04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a08:	f003 0301 	and.w	r3, r3, #1
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d00b      	beq.n	8006a28 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2204      	movs	r2, #4
 8006a16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a1e:	f043 0202 	orr.w	r2, r3, #2
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a2c:	f003 0308 	and.w	r3, r3, #8
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d017      	beq.n	8006a64 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a38:	f003 0320 	and.w	r3, r3, #32
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d105      	bne.n	8006a4c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006a40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a44:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d00b      	beq.n	8006a64 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2208      	movs	r2, #8
 8006a52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a5a:	f043 0208 	orr.w	r2, r3, #8
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d012      	beq.n	8006a96 <HAL_UART_IRQHandler+0x18a>
 8006a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d00c      	beq.n	8006a96 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a8c:	f043 0220 	orr.w	r2, r3, #32
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	f000 820c 	beq.w	8006eba <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006aa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006aa6:	f003 0320 	and.w	r3, r3, #32
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d00d      	beq.n	8006aca <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006aae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ab2:	f003 0320 	and.w	r3, r3, #32
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d007      	beq.n	8006aca <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d003      	beq.n	8006aca <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ad0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ade:	2b40      	cmp	r3, #64	; 0x40
 8006ae0:	d005      	beq.n	8006aee <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006ae2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006ae6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d04f      	beq.n	8006b8e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 feee 	bl	80078d0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006afe:	2b40      	cmp	r3, #64	; 0x40
 8006b00:	d141      	bne.n	8006b86 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	3308      	adds	r3, #8
 8006b08:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006b10:	e853 3f00 	ldrex	r3, [r3]
 8006b14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006b18:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006b1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	3308      	adds	r3, #8
 8006b2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006b2e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006b32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006b3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006b3e:	e841 2300 	strex	r3, r2, [r1]
 8006b42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006b46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1d9      	bne.n	8006b02 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d013      	beq.n	8006b7e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b5a:	4a13      	ldr	r2, [pc, #76]	; (8006ba8 <HAL_UART_IRQHandler+0x29c>)
 8006b5c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7fd fa74 	bl	8004050 <HAL_DMA_Abort_IT>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d017      	beq.n	8006b9e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006b78:	4610      	mov	r0, r2
 8006b7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b7c:	e00f      	b.n	8006b9e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 f9ba 	bl	8006ef8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b84:	e00b      	b.n	8006b9e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f000 f9b6 	bl	8006ef8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b8c:	e007      	b.n	8006b9e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 f9b2 	bl	8006ef8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006b9c:	e18d      	b.n	8006eba <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b9e:	bf00      	nop
    return;
 8006ba0:	e18b      	b.n	8006eba <HAL_UART_IRQHandler+0x5ae>
 8006ba2:	bf00      	nop
 8006ba4:	04000120 	.word	0x04000120
 8006ba8:	08007b6f 	.word	0x08007b6f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	f040 8146 	bne.w	8006e42 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bba:	f003 0310 	and.w	r3, r3, #16
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	f000 813f 	beq.w	8006e42 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006bc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bc8:	f003 0310 	and.w	r3, r3, #16
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f000 8138 	beq.w	8006e42 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2210      	movs	r2, #16
 8006bd8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006be4:	2b40      	cmp	r3, #64	; 0x40
 8006be6:	f040 80b4 	bne.w	8006d52 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006bf6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	f000 815f 	beq.w	8006ebe <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006c06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	f080 8157 	bcs.w	8006ebe <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006c16:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 0320 	and.w	r3, r3, #32
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	f040 8085 	bne.w	8006d36 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006c38:	e853 3f00 	ldrex	r3, [r3]
 8006c3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006c40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	461a      	mov	r2, r3
 8006c52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006c56:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006c5a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006c62:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006c66:	e841 2300 	strex	r3, r2, [r1]
 8006c6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006c6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d1da      	bne.n	8006c2c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	3308      	adds	r3, #8
 8006c7c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006c80:	e853 3f00 	ldrex	r3, [r3]
 8006c84:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006c86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006c88:	f023 0301 	bic.w	r3, r3, #1
 8006c8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	3308      	adds	r3, #8
 8006c96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006c9a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006c9e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006ca2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006ca6:	e841 2300 	strex	r3, r2, [r1]
 8006caa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006cac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1e1      	bne.n	8006c76 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	3308      	adds	r3, #8
 8006cb8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006cbc:	e853 3f00 	ldrex	r3, [r3]
 8006cc0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006cc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006cc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	3308      	adds	r3, #8
 8006cd2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006cd6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006cd8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cda:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006cdc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006cde:	e841 2300 	strex	r3, r2, [r1]
 8006ce2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006ce4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1e3      	bne.n	8006cb2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2220      	movs	r2, #32
 8006cee:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cfe:	e853 3f00 	ldrex	r3, [r3]
 8006d02:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006d04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d06:	f023 0310 	bic.w	r3, r3, #16
 8006d0a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	461a      	mov	r2, r3
 8006d14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006d18:	65bb      	str	r3, [r7, #88]	; 0x58
 8006d1a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d1c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006d1e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006d20:	e841 2300 	strex	r3, r2, [r1]
 8006d24:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006d26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d1e4      	bne.n	8006cf6 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d30:	4618      	mov	r0, r3
 8006d32:	f7fd f94f 	bl	8003fd4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	1ad3      	subs	r3, r2, r3
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	4619      	mov	r1, r3
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f8de 	bl	8006f0c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006d50:	e0b5      	b.n	8006ebe <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	1ad3      	subs	r3, r2, r3
 8006d62:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	f000 80a7 	beq.w	8006ec2 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8006d74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	f000 80a2 	beq.w	8006ec2 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d86:	e853 3f00 	ldrex	r3, [r3]
 8006d8a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006d8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d8e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d92:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006da0:	647b      	str	r3, [r7, #68]	; 0x44
 8006da2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006da6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006da8:	e841 2300 	strex	r3, r2, [r1]
 8006dac:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006dae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d1e4      	bne.n	8006d7e <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	3308      	adds	r3, #8
 8006dba:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbe:	e853 3f00 	ldrex	r3, [r3]
 8006dc2:	623b      	str	r3, [r7, #32]
   return(result);
 8006dc4:	6a3b      	ldr	r3, [r7, #32]
 8006dc6:	f023 0301 	bic.w	r3, r3, #1
 8006dca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	3308      	adds	r3, #8
 8006dd4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006dd8:	633a      	str	r2, [r7, #48]	; 0x30
 8006dda:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ddc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006dde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006de0:	e841 2300 	strex	r3, r2, [r1]
 8006de4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d1e3      	bne.n	8006db4 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2220      	movs	r2, #32
 8006df0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2200      	movs	r2, #0
 8006df6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	e853 3f00 	ldrex	r3, [r3]
 8006e0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f023 0310 	bic.w	r3, r3, #16
 8006e12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006e20:	61fb      	str	r3, [r7, #28]
 8006e22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e24:	69b9      	ldr	r1, [r7, #24]
 8006e26:	69fa      	ldr	r2, [r7, #28]
 8006e28:	e841 2300 	strex	r3, r2, [r1]
 8006e2c:	617b      	str	r3, [r7, #20]
   return(result);
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d1e4      	bne.n	8006dfe <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006e34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006e38:	4619      	mov	r1, r3
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 f866 	bl	8006f0c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006e40:	e03f      	b.n	8006ec2 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00e      	beq.n	8006e6c <HAL_UART_IRQHandler+0x560>
 8006e4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d008      	beq.n	8006e6c <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006e62:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 fec2 	bl	8007bee <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006e6a:	e02d      	b.n	8006ec8 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006e6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d00e      	beq.n	8006e96 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006e78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d008      	beq.n	8006e96 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d01c      	beq.n	8006ec6 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	4798      	blx	r3
    }
    return;
 8006e94:	e017      	b.n	8006ec6 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d012      	beq.n	8006ec8 <HAL_UART_IRQHandler+0x5bc>
 8006ea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d00c      	beq.n	8006ec8 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 fe73 	bl	8007b9a <UART_EndTransmit_IT>
    return;
 8006eb4:	e008      	b.n	8006ec8 <HAL_UART_IRQHandler+0x5bc>
      return;
 8006eb6:	bf00      	nop
 8006eb8:	e006      	b.n	8006ec8 <HAL_UART_IRQHandler+0x5bc>
    return;
 8006eba:	bf00      	nop
 8006ebc:	e004      	b.n	8006ec8 <HAL_UART_IRQHandler+0x5bc>
      return;
 8006ebe:	bf00      	nop
 8006ec0:	e002      	b.n	8006ec8 <HAL_UART_IRQHandler+0x5bc>
      return;
 8006ec2:	bf00      	nop
 8006ec4:	e000      	b.n	8006ec8 <HAL_UART_IRQHandler+0x5bc>
    return;
 8006ec6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006ec8:	37e8      	adds	r7, #232	; 0xe8
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop

08006ed0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b083      	sub	sp, #12
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006ed8:	bf00      	nop
 8006eda:	370c      	adds	r7, #12
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr

08006ee4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b083      	sub	sp, #12
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006eec:	bf00      	nop
 8006eee:	370c      	adds	r7, #12
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr

08006ef8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b083      	sub	sp, #12
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006f00:	bf00      	nop
 8006f02:	370c      	adds	r7, #12
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b083      	sub	sp, #12
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	460b      	mov	r3, r1
 8006f16:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f18:	bf00      	nop
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f28:	b08a      	sub	sp, #40	; 0x28
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	689a      	ldr	r2, [r3, #8]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	431a      	orrs	r2, r3
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	695b      	ldr	r3, [r3, #20]
 8006f42:	431a      	orrs	r2, r3
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	69db      	ldr	r3, [r3, #28]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	4b9e      	ldr	r3, [pc, #632]	; (80071cc <UART_SetConfig+0x2a8>)
 8006f54:	4013      	ands	r3, r2
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	6812      	ldr	r2, [r2, #0]
 8006f5a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f5c:	430b      	orrs	r3, r1
 8006f5e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	68da      	ldr	r2, [r3, #12]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	430a      	orrs	r2, r1
 8006f74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	699b      	ldr	r3, [r3, #24]
 8006f7a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a93      	ldr	r2, [pc, #588]	; (80071d0 <UART_SetConfig+0x2ac>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d004      	beq.n	8006f90 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	6a1b      	ldr	r3, [r3, #32]
 8006f8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fa0:	430a      	orrs	r2, r1
 8006fa2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a8a      	ldr	r2, [pc, #552]	; (80071d4 <UART_SetConfig+0x2b0>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d126      	bne.n	8006ffc <UART_SetConfig+0xd8>
 8006fae:	4b8a      	ldr	r3, [pc, #552]	; (80071d8 <UART_SetConfig+0x2b4>)
 8006fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fb4:	f003 0303 	and.w	r3, r3, #3
 8006fb8:	2b03      	cmp	r3, #3
 8006fba:	d81b      	bhi.n	8006ff4 <UART_SetConfig+0xd0>
 8006fbc:	a201      	add	r2, pc, #4	; (adr r2, 8006fc4 <UART_SetConfig+0xa0>)
 8006fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fc2:	bf00      	nop
 8006fc4:	08006fd5 	.word	0x08006fd5
 8006fc8:	08006fe5 	.word	0x08006fe5
 8006fcc:	08006fdd 	.word	0x08006fdd
 8006fd0:	08006fed 	.word	0x08006fed
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fda:	e0ab      	b.n	8007134 <UART_SetConfig+0x210>
 8006fdc:	2302      	movs	r3, #2
 8006fde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fe2:	e0a7      	b.n	8007134 <UART_SetConfig+0x210>
 8006fe4:	2304      	movs	r3, #4
 8006fe6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fea:	e0a3      	b.n	8007134 <UART_SetConfig+0x210>
 8006fec:	2308      	movs	r3, #8
 8006fee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ff2:	e09f      	b.n	8007134 <UART_SetConfig+0x210>
 8006ff4:	2310      	movs	r3, #16
 8006ff6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ffa:	e09b      	b.n	8007134 <UART_SetConfig+0x210>
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a76      	ldr	r2, [pc, #472]	; (80071dc <UART_SetConfig+0x2b8>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d138      	bne.n	8007078 <UART_SetConfig+0x154>
 8007006:	4b74      	ldr	r3, [pc, #464]	; (80071d8 <UART_SetConfig+0x2b4>)
 8007008:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800700c:	f003 030c 	and.w	r3, r3, #12
 8007010:	2b0c      	cmp	r3, #12
 8007012:	d82d      	bhi.n	8007070 <UART_SetConfig+0x14c>
 8007014:	a201      	add	r2, pc, #4	; (adr r2, 800701c <UART_SetConfig+0xf8>)
 8007016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800701a:	bf00      	nop
 800701c:	08007051 	.word	0x08007051
 8007020:	08007071 	.word	0x08007071
 8007024:	08007071 	.word	0x08007071
 8007028:	08007071 	.word	0x08007071
 800702c:	08007061 	.word	0x08007061
 8007030:	08007071 	.word	0x08007071
 8007034:	08007071 	.word	0x08007071
 8007038:	08007071 	.word	0x08007071
 800703c:	08007059 	.word	0x08007059
 8007040:	08007071 	.word	0x08007071
 8007044:	08007071 	.word	0x08007071
 8007048:	08007071 	.word	0x08007071
 800704c:	08007069 	.word	0x08007069
 8007050:	2300      	movs	r3, #0
 8007052:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007056:	e06d      	b.n	8007134 <UART_SetConfig+0x210>
 8007058:	2302      	movs	r3, #2
 800705a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800705e:	e069      	b.n	8007134 <UART_SetConfig+0x210>
 8007060:	2304      	movs	r3, #4
 8007062:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007066:	e065      	b.n	8007134 <UART_SetConfig+0x210>
 8007068:	2308      	movs	r3, #8
 800706a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800706e:	e061      	b.n	8007134 <UART_SetConfig+0x210>
 8007070:	2310      	movs	r3, #16
 8007072:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007076:	e05d      	b.n	8007134 <UART_SetConfig+0x210>
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a58      	ldr	r2, [pc, #352]	; (80071e0 <UART_SetConfig+0x2bc>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d125      	bne.n	80070ce <UART_SetConfig+0x1aa>
 8007082:	4b55      	ldr	r3, [pc, #340]	; (80071d8 <UART_SetConfig+0x2b4>)
 8007084:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007088:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800708c:	2b30      	cmp	r3, #48	; 0x30
 800708e:	d016      	beq.n	80070be <UART_SetConfig+0x19a>
 8007090:	2b30      	cmp	r3, #48	; 0x30
 8007092:	d818      	bhi.n	80070c6 <UART_SetConfig+0x1a2>
 8007094:	2b20      	cmp	r3, #32
 8007096:	d00a      	beq.n	80070ae <UART_SetConfig+0x18a>
 8007098:	2b20      	cmp	r3, #32
 800709a:	d814      	bhi.n	80070c6 <UART_SetConfig+0x1a2>
 800709c:	2b00      	cmp	r3, #0
 800709e:	d002      	beq.n	80070a6 <UART_SetConfig+0x182>
 80070a0:	2b10      	cmp	r3, #16
 80070a2:	d008      	beq.n	80070b6 <UART_SetConfig+0x192>
 80070a4:	e00f      	b.n	80070c6 <UART_SetConfig+0x1a2>
 80070a6:	2300      	movs	r3, #0
 80070a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070ac:	e042      	b.n	8007134 <UART_SetConfig+0x210>
 80070ae:	2302      	movs	r3, #2
 80070b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070b4:	e03e      	b.n	8007134 <UART_SetConfig+0x210>
 80070b6:	2304      	movs	r3, #4
 80070b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070bc:	e03a      	b.n	8007134 <UART_SetConfig+0x210>
 80070be:	2308      	movs	r3, #8
 80070c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070c4:	e036      	b.n	8007134 <UART_SetConfig+0x210>
 80070c6:	2310      	movs	r3, #16
 80070c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070cc:	e032      	b.n	8007134 <UART_SetConfig+0x210>
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a3f      	ldr	r2, [pc, #252]	; (80071d0 <UART_SetConfig+0x2ac>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d12a      	bne.n	800712e <UART_SetConfig+0x20a>
 80070d8:	4b3f      	ldr	r3, [pc, #252]	; (80071d8 <UART_SetConfig+0x2b4>)
 80070da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070de:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80070e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80070e6:	d01a      	beq.n	800711e <UART_SetConfig+0x1fa>
 80070e8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80070ec:	d81b      	bhi.n	8007126 <UART_SetConfig+0x202>
 80070ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070f2:	d00c      	beq.n	800710e <UART_SetConfig+0x1ea>
 80070f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070f8:	d815      	bhi.n	8007126 <UART_SetConfig+0x202>
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d003      	beq.n	8007106 <UART_SetConfig+0x1e2>
 80070fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007102:	d008      	beq.n	8007116 <UART_SetConfig+0x1f2>
 8007104:	e00f      	b.n	8007126 <UART_SetConfig+0x202>
 8007106:	2300      	movs	r3, #0
 8007108:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800710c:	e012      	b.n	8007134 <UART_SetConfig+0x210>
 800710e:	2302      	movs	r3, #2
 8007110:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007114:	e00e      	b.n	8007134 <UART_SetConfig+0x210>
 8007116:	2304      	movs	r3, #4
 8007118:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800711c:	e00a      	b.n	8007134 <UART_SetConfig+0x210>
 800711e:	2308      	movs	r3, #8
 8007120:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007124:	e006      	b.n	8007134 <UART_SetConfig+0x210>
 8007126:	2310      	movs	r3, #16
 8007128:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800712c:	e002      	b.n	8007134 <UART_SetConfig+0x210>
 800712e:	2310      	movs	r3, #16
 8007130:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a25      	ldr	r2, [pc, #148]	; (80071d0 <UART_SetConfig+0x2ac>)
 800713a:	4293      	cmp	r3, r2
 800713c:	f040 808a 	bne.w	8007254 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007140:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007144:	2b08      	cmp	r3, #8
 8007146:	d824      	bhi.n	8007192 <UART_SetConfig+0x26e>
 8007148:	a201      	add	r2, pc, #4	; (adr r2, 8007150 <UART_SetConfig+0x22c>)
 800714a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800714e:	bf00      	nop
 8007150:	08007175 	.word	0x08007175
 8007154:	08007193 	.word	0x08007193
 8007158:	0800717d 	.word	0x0800717d
 800715c:	08007193 	.word	0x08007193
 8007160:	08007183 	.word	0x08007183
 8007164:	08007193 	.word	0x08007193
 8007168:	08007193 	.word	0x08007193
 800716c:	08007193 	.word	0x08007193
 8007170:	0800718b 	.word	0x0800718b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007174:	f7fe fdf2 	bl	8005d5c <HAL_RCC_GetPCLK1Freq>
 8007178:	61f8      	str	r0, [r7, #28]
        break;
 800717a:	e010      	b.n	800719e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800717c:	4b19      	ldr	r3, [pc, #100]	; (80071e4 <UART_SetConfig+0x2c0>)
 800717e:	61fb      	str	r3, [r7, #28]
        break;
 8007180:	e00d      	b.n	800719e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007182:	f7fe fd55 	bl	8005c30 <HAL_RCC_GetSysClockFreq>
 8007186:	61f8      	str	r0, [r7, #28]
        break;
 8007188:	e009      	b.n	800719e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800718a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800718e:	61fb      	str	r3, [r7, #28]
        break;
 8007190:	e005      	b.n	800719e <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8007192:	2300      	movs	r3, #0
 8007194:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800719c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800719e:	69fb      	ldr	r3, [r7, #28]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	f000 8109 	beq.w	80073b8 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	685a      	ldr	r2, [r3, #4]
 80071aa:	4613      	mov	r3, r2
 80071ac:	005b      	lsls	r3, r3, #1
 80071ae:	4413      	add	r3, r2
 80071b0:	69fa      	ldr	r2, [r7, #28]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d305      	bcc.n	80071c2 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80071bc:	69fa      	ldr	r2, [r7, #28]
 80071be:	429a      	cmp	r2, r3
 80071c0:	d912      	bls.n	80071e8 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80071c8:	e0f6      	b.n	80073b8 <UART_SetConfig+0x494>
 80071ca:	bf00      	nop
 80071cc:	efff69f3 	.word	0xefff69f3
 80071d0:	40008000 	.word	0x40008000
 80071d4:	40013800 	.word	0x40013800
 80071d8:	40021000 	.word	0x40021000
 80071dc:	40004400 	.word	0x40004400
 80071e0:	40004800 	.word	0x40004800
 80071e4:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	2200      	movs	r2, #0
 80071ec:	461c      	mov	r4, r3
 80071ee:	4615      	mov	r5, r2
 80071f0:	f04f 0200 	mov.w	r2, #0
 80071f4:	f04f 0300 	mov.w	r3, #0
 80071f8:	022b      	lsls	r3, r5, #8
 80071fa:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80071fe:	0222      	lsls	r2, r4, #8
 8007200:	68f9      	ldr	r1, [r7, #12]
 8007202:	6849      	ldr	r1, [r1, #4]
 8007204:	0849      	lsrs	r1, r1, #1
 8007206:	2000      	movs	r0, #0
 8007208:	4688      	mov	r8, r1
 800720a:	4681      	mov	r9, r0
 800720c:	eb12 0a08 	adds.w	sl, r2, r8
 8007210:	eb43 0b09 	adc.w	fp, r3, r9
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	2200      	movs	r2, #0
 800721a:	603b      	str	r3, [r7, #0]
 800721c:	607a      	str	r2, [r7, #4]
 800721e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007222:	4650      	mov	r0, sl
 8007224:	4659      	mov	r1, fp
 8007226:	f7f9 fd0f 	bl	8000c48 <__aeabi_uldivmod>
 800722a:	4602      	mov	r2, r0
 800722c:	460b      	mov	r3, r1
 800722e:	4613      	mov	r3, r2
 8007230:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007238:	d308      	bcc.n	800724c <UART_SetConfig+0x328>
 800723a:	69bb      	ldr	r3, [r7, #24]
 800723c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007240:	d204      	bcs.n	800724c <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	69ba      	ldr	r2, [r7, #24]
 8007248:	60da      	str	r2, [r3, #12]
 800724a:	e0b5      	b.n	80073b8 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007252:	e0b1      	b.n	80073b8 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	69db      	ldr	r3, [r3, #28]
 8007258:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800725c:	d15d      	bne.n	800731a <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800725e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007262:	2b08      	cmp	r3, #8
 8007264:	d827      	bhi.n	80072b6 <UART_SetConfig+0x392>
 8007266:	a201      	add	r2, pc, #4	; (adr r2, 800726c <UART_SetConfig+0x348>)
 8007268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800726c:	08007291 	.word	0x08007291
 8007270:	08007299 	.word	0x08007299
 8007274:	080072a1 	.word	0x080072a1
 8007278:	080072b7 	.word	0x080072b7
 800727c:	080072a7 	.word	0x080072a7
 8007280:	080072b7 	.word	0x080072b7
 8007284:	080072b7 	.word	0x080072b7
 8007288:	080072b7 	.word	0x080072b7
 800728c:	080072af 	.word	0x080072af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007290:	f7fe fd64 	bl	8005d5c <HAL_RCC_GetPCLK1Freq>
 8007294:	61f8      	str	r0, [r7, #28]
        break;
 8007296:	e014      	b.n	80072c2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007298:	f7fe fd76 	bl	8005d88 <HAL_RCC_GetPCLK2Freq>
 800729c:	61f8      	str	r0, [r7, #28]
        break;
 800729e:	e010      	b.n	80072c2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072a0:	4b4c      	ldr	r3, [pc, #304]	; (80073d4 <UART_SetConfig+0x4b0>)
 80072a2:	61fb      	str	r3, [r7, #28]
        break;
 80072a4:	e00d      	b.n	80072c2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072a6:	f7fe fcc3 	bl	8005c30 <HAL_RCC_GetSysClockFreq>
 80072aa:	61f8      	str	r0, [r7, #28]
        break;
 80072ac:	e009      	b.n	80072c2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072b2:	61fb      	str	r3, [r7, #28]
        break;
 80072b4:	e005      	b.n	80072c2 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 80072b6:	2300      	movs	r3, #0
 80072b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80072c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80072c2:	69fb      	ldr	r3, [r7, #28]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d077      	beq.n	80073b8 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80072c8:	69fb      	ldr	r3, [r7, #28]
 80072ca:	005a      	lsls	r2, r3, #1
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	085b      	lsrs	r3, r3, #1
 80072d2:	441a      	add	r2, r3
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80072dc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072de:	69bb      	ldr	r3, [r7, #24]
 80072e0:	2b0f      	cmp	r3, #15
 80072e2:	d916      	bls.n	8007312 <UART_SetConfig+0x3ee>
 80072e4:	69bb      	ldr	r3, [r7, #24]
 80072e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072ea:	d212      	bcs.n	8007312 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80072ec:	69bb      	ldr	r3, [r7, #24]
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	f023 030f 	bic.w	r3, r3, #15
 80072f4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80072f6:	69bb      	ldr	r3, [r7, #24]
 80072f8:	085b      	lsrs	r3, r3, #1
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	f003 0307 	and.w	r3, r3, #7
 8007300:	b29a      	uxth	r2, r3
 8007302:	8afb      	ldrh	r3, [r7, #22]
 8007304:	4313      	orrs	r3, r2
 8007306:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	8afa      	ldrh	r2, [r7, #22]
 800730e:	60da      	str	r2, [r3, #12]
 8007310:	e052      	b.n	80073b8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007318:	e04e      	b.n	80073b8 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800731a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800731e:	2b08      	cmp	r3, #8
 8007320:	d827      	bhi.n	8007372 <UART_SetConfig+0x44e>
 8007322:	a201      	add	r2, pc, #4	; (adr r2, 8007328 <UART_SetConfig+0x404>)
 8007324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007328:	0800734d 	.word	0x0800734d
 800732c:	08007355 	.word	0x08007355
 8007330:	0800735d 	.word	0x0800735d
 8007334:	08007373 	.word	0x08007373
 8007338:	08007363 	.word	0x08007363
 800733c:	08007373 	.word	0x08007373
 8007340:	08007373 	.word	0x08007373
 8007344:	08007373 	.word	0x08007373
 8007348:	0800736b 	.word	0x0800736b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800734c:	f7fe fd06 	bl	8005d5c <HAL_RCC_GetPCLK1Freq>
 8007350:	61f8      	str	r0, [r7, #28]
        break;
 8007352:	e014      	b.n	800737e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007354:	f7fe fd18 	bl	8005d88 <HAL_RCC_GetPCLK2Freq>
 8007358:	61f8      	str	r0, [r7, #28]
        break;
 800735a:	e010      	b.n	800737e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800735c:	4b1d      	ldr	r3, [pc, #116]	; (80073d4 <UART_SetConfig+0x4b0>)
 800735e:	61fb      	str	r3, [r7, #28]
        break;
 8007360:	e00d      	b.n	800737e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007362:	f7fe fc65 	bl	8005c30 <HAL_RCC_GetSysClockFreq>
 8007366:	61f8      	str	r0, [r7, #28]
        break;
 8007368:	e009      	b.n	800737e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800736a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800736e:	61fb      	str	r3, [r7, #28]
        break;
 8007370:	e005      	b.n	800737e <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8007372:	2300      	movs	r3, #0
 8007374:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800737c:	bf00      	nop
    }

    if (pclk != 0U)
 800737e:	69fb      	ldr	r3, [r7, #28]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d019      	beq.n	80073b8 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	085a      	lsrs	r2, r3, #1
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	441a      	add	r2, r3
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	fbb2 f3f3 	udiv	r3, r2, r3
 8007396:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007398:	69bb      	ldr	r3, [r7, #24]
 800739a:	2b0f      	cmp	r3, #15
 800739c:	d909      	bls.n	80073b2 <UART_SetConfig+0x48e>
 800739e:	69bb      	ldr	r3, [r7, #24]
 80073a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073a4:	d205      	bcs.n	80073b2 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80073a6:	69bb      	ldr	r3, [r7, #24]
 80073a8:	b29a      	uxth	r2, r3
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	60da      	str	r2, [r3, #12]
 80073b0:	e002      	b.n	80073b8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80073b2:	2301      	movs	r3, #1
 80073b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2200      	movs	r2, #0
 80073bc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2200      	movs	r2, #0
 80073c2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80073c4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3728      	adds	r7, #40	; 0x28
 80073cc:	46bd      	mov	sp, r7
 80073ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80073d2:	bf00      	nop
 80073d4:	00f42400 	.word	0x00f42400

080073d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e4:	f003 0301 	and.w	r3, r3, #1
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d00a      	beq.n	8007402 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	430a      	orrs	r2, r1
 8007400:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007406:	f003 0302 	and.w	r3, r3, #2
 800740a:	2b00      	cmp	r3, #0
 800740c:	d00a      	beq.n	8007424 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	430a      	orrs	r2, r1
 8007422:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007428:	f003 0304 	and.w	r3, r3, #4
 800742c:	2b00      	cmp	r3, #0
 800742e:	d00a      	beq.n	8007446 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	430a      	orrs	r2, r1
 8007444:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800744a:	f003 0308 	and.w	r3, r3, #8
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00a      	beq.n	8007468 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	430a      	orrs	r2, r1
 8007466:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800746c:	f003 0310 	and.w	r3, r3, #16
 8007470:	2b00      	cmp	r3, #0
 8007472:	d00a      	beq.n	800748a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	430a      	orrs	r2, r1
 8007488:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800748e:	f003 0320 	and.w	r3, r3, #32
 8007492:	2b00      	cmp	r3, #0
 8007494:	d00a      	beq.n	80074ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	430a      	orrs	r2, r1
 80074aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d01a      	beq.n	80074ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	430a      	orrs	r2, r1
 80074cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80074d6:	d10a      	bne.n	80074ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	430a      	orrs	r2, r1
 80074ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00a      	beq.n	8007510 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	430a      	orrs	r2, r1
 800750e:	605a      	str	r2, [r3, #4]
  }
}
 8007510:	bf00      	nop
 8007512:	370c      	adds	r7, #12
 8007514:	46bd      	mov	sp, r7
 8007516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751a:	4770      	bx	lr

0800751c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b086      	sub	sp, #24
 8007520:	af02      	add	r7, sp, #8
 8007522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2200      	movs	r2, #0
 8007528:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800752c:	f7fb fbf4 	bl	8002d18 <HAL_GetTick>
 8007530:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f003 0308 	and.w	r3, r3, #8
 800753c:	2b08      	cmp	r3, #8
 800753e:	d10e      	bne.n	800755e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007540:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2200      	movs	r2, #0
 800754a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 f82d 	bl	80075ae <UART_WaitOnFlagUntilTimeout>
 8007554:	4603      	mov	r3, r0
 8007556:	2b00      	cmp	r3, #0
 8007558:	d001      	beq.n	800755e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800755a:	2303      	movs	r3, #3
 800755c:	e023      	b.n	80075a6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f003 0304 	and.w	r3, r3, #4
 8007568:	2b04      	cmp	r3, #4
 800756a:	d10e      	bne.n	800758a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800756c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007570:	9300      	str	r3, [sp, #0]
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2200      	movs	r2, #0
 8007576:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f000 f817 	bl	80075ae <UART_WaitOnFlagUntilTimeout>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d001      	beq.n	800758a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e00d      	b.n	80075a6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2220      	movs	r2, #32
 800758e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2220      	movs	r2, #32
 8007594:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80075a4:	2300      	movs	r3, #0
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3710      	adds	r7, #16
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}

080075ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075ae:	b580      	push	{r7, lr}
 80075b0:	b09c      	sub	sp, #112	; 0x70
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	60f8      	str	r0, [r7, #12]
 80075b6:	60b9      	str	r1, [r7, #8]
 80075b8:	603b      	str	r3, [r7, #0]
 80075ba:	4613      	mov	r3, r2
 80075bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075be:	e0a5      	b.n	800770c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80075c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075c6:	f000 80a1 	beq.w	800770c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075ca:	f7fb fba5 	bl	8002d18 <HAL_GetTick>
 80075ce:	4602      	mov	r2, r0
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	1ad3      	subs	r3, r2, r3
 80075d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d302      	bcc.n	80075e0 <UART_WaitOnFlagUntilTimeout+0x32>
 80075da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d13e      	bne.n	800765e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075e8:	e853 3f00 	ldrex	r3, [r3]
 80075ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80075ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80075f4:	667b      	str	r3, [r7, #100]	; 0x64
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	461a      	mov	r2, r3
 80075fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007600:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007602:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007604:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007606:	e841 2300 	strex	r3, r2, [r1]
 800760a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800760c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1e6      	bne.n	80075e0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	3308      	adds	r3, #8
 8007618:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800761a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800761c:	e853 3f00 	ldrex	r3, [r3]
 8007620:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007624:	f023 0301 	bic.w	r3, r3, #1
 8007628:	663b      	str	r3, [r7, #96]	; 0x60
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	3308      	adds	r3, #8
 8007630:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007632:	64ba      	str	r2, [r7, #72]	; 0x48
 8007634:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007636:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007638:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800763a:	e841 2300 	strex	r3, r2, [r1]
 800763e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007640:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007642:	2b00      	cmp	r3, #0
 8007644:	d1e5      	bne.n	8007612 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2220      	movs	r2, #32
 800764a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2220      	movs	r2, #32
 8007650:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2200      	movs	r2, #0
 8007656:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800765a:	2303      	movs	r3, #3
 800765c:	e067      	b.n	800772e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f003 0304 	and.w	r3, r3, #4
 8007668:	2b00      	cmp	r3, #0
 800766a:	d04f      	beq.n	800770c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	69db      	ldr	r3, [r3, #28]
 8007672:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007676:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800767a:	d147      	bne.n	800770c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007684:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800768e:	e853 3f00 	ldrex	r3, [r3]
 8007692:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007696:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800769a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	461a      	mov	r2, r3
 80076a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076a4:	637b      	str	r3, [r7, #52]	; 0x34
 80076a6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80076aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80076ac:	e841 2300 	strex	r3, r2, [r1]
 80076b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80076b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d1e6      	bne.n	8007686 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	3308      	adds	r3, #8
 80076be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	e853 3f00 	ldrex	r3, [r3]
 80076c6:	613b      	str	r3, [r7, #16]
   return(result);
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	f023 0301 	bic.w	r3, r3, #1
 80076ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	3308      	adds	r3, #8
 80076d6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80076d8:	623a      	str	r2, [r7, #32]
 80076da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076dc:	69f9      	ldr	r1, [r7, #28]
 80076de:	6a3a      	ldr	r2, [r7, #32]
 80076e0:	e841 2300 	strex	r3, r2, [r1]
 80076e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d1e5      	bne.n	80076b8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2220      	movs	r2, #32
 80076f0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2220      	movs	r2, #32
 80076f6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2220      	movs	r2, #32
 80076fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007708:	2303      	movs	r3, #3
 800770a:	e010      	b.n	800772e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	69da      	ldr	r2, [r3, #28]
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	4013      	ands	r3, r2
 8007716:	68ba      	ldr	r2, [r7, #8]
 8007718:	429a      	cmp	r2, r3
 800771a:	bf0c      	ite	eq
 800771c:	2301      	moveq	r3, #1
 800771e:	2300      	movne	r3, #0
 8007720:	b2db      	uxtb	r3, r3
 8007722:	461a      	mov	r2, r3
 8007724:	79fb      	ldrb	r3, [r7, #7]
 8007726:	429a      	cmp	r2, r3
 8007728:	f43f af4a 	beq.w	80075c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3770      	adds	r7, #112	; 0x70
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
	...

08007738 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b096      	sub	sp, #88	; 0x58
 800773c:	af00      	add	r7, sp, #0
 800773e:	60f8      	str	r0, [r7, #12]
 8007740:	60b9      	str	r1, [r7, #8]
 8007742:	4613      	mov	r3, r2
 8007744:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	68ba      	ldr	r2, [r7, #8]
 800774a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	88fa      	ldrh	r2, [r7, #6]
 8007750:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2200      	movs	r2, #0
 8007758:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2222      	movs	r2, #34	; 0x22
 8007760:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007766:	2b00      	cmp	r3, #0
 8007768:	d02b      	beq.n	80077c2 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800776e:	4a42      	ldr	r2, [pc, #264]	; (8007878 <UART_Start_Receive_DMA+0x140>)
 8007770:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007776:	4a41      	ldr	r2, [pc, #260]	; (800787c <UART_Start_Receive_DMA+0x144>)
 8007778:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800777e:	4a40      	ldr	r2, [pc, #256]	; (8007880 <UART_Start_Receive_DMA+0x148>)
 8007780:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007786:	2200      	movs	r2, #0
 8007788:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	3324      	adds	r3, #36	; 0x24
 8007794:	4619      	mov	r1, r3
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800779a:	461a      	mov	r2, r3
 800779c:	88fb      	ldrh	r3, [r7, #6]
 800779e:	f7fc fbb9 	bl	8003f14 <HAL_DMA_Start_IT>
 80077a2:	4603      	mov	r3, r0
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d00c      	beq.n	80077c2 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2210      	movs	r2, #16
 80077ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2200      	movs	r2, #0
 80077b4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2220      	movs	r2, #32
 80077bc:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	e055      	b.n	800786e <UART_Start_Receive_DMA+0x136>
    }
  }
  __HAL_UNLOCK(huart);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	691b      	ldr	r3, [r3, #16]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d018      	beq.n	8007804 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077da:	e853 3f00 	ldrex	r3, [r3]
 80077de:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80077e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80077e6:	657b      	str	r3, [r7, #84]	; 0x54
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	461a      	mov	r2, r3
 80077ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80077f2:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077f4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80077f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80077f8:	e841 2300 	strex	r3, r2, [r1]
 80077fc:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80077fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007800:	2b00      	cmp	r3, #0
 8007802:	d1e6      	bne.n	80077d2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	3308      	adds	r3, #8
 800780a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800780e:	e853 3f00 	ldrex	r3, [r3]
 8007812:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007816:	f043 0301 	orr.w	r3, r3, #1
 800781a:	653b      	str	r3, [r7, #80]	; 0x50
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	3308      	adds	r3, #8
 8007822:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007824:	637a      	str	r2, [r7, #52]	; 0x34
 8007826:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007828:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800782a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800782c:	e841 2300 	strex	r3, r2, [r1]
 8007830:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007834:	2b00      	cmp	r3, #0
 8007836:	d1e5      	bne.n	8007804 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	3308      	adds	r3, #8
 800783e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	e853 3f00 	ldrex	r3, [r3]
 8007846:	613b      	str	r3, [r7, #16]
   return(result);
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800784e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	3308      	adds	r3, #8
 8007856:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007858:	623a      	str	r2, [r7, #32]
 800785a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800785c:	69f9      	ldr	r1, [r7, #28]
 800785e:	6a3a      	ldr	r2, [r7, #32]
 8007860:	e841 2300 	strex	r3, r2, [r1]
 8007864:	61bb      	str	r3, [r7, #24]
   return(result);
 8007866:	69bb      	ldr	r3, [r7, #24]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d1e5      	bne.n	8007838 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800786c:	2300      	movs	r3, #0
}
 800786e:	4618      	mov	r0, r3
 8007870:	3758      	adds	r7, #88	; 0x58
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	08007997 	.word	0x08007997
 800787c:	08007abb 	.word	0x08007abb
 8007880:	08007af3 	.word	0x08007af3

08007884 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007884:	b480      	push	{r7}
 8007886:	b089      	sub	sp, #36	; 0x24
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	e853 3f00 	ldrex	r3, [r3]
 8007898:	60bb      	str	r3, [r7, #8]
   return(result);
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80078a0:	61fb      	str	r3, [r7, #28]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	461a      	mov	r2, r3
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	61bb      	str	r3, [r7, #24]
 80078ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ae:	6979      	ldr	r1, [r7, #20]
 80078b0:	69ba      	ldr	r2, [r7, #24]
 80078b2:	e841 2300 	strex	r3, r2, [r1]
 80078b6:	613b      	str	r3, [r7, #16]
   return(result);
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d1e6      	bne.n	800788c <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2220      	movs	r2, #32
 80078c2:	679a      	str	r2, [r3, #120]	; 0x78
}
 80078c4:	bf00      	nop
 80078c6:	3724      	adds	r7, #36	; 0x24
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr

080078d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b095      	sub	sp, #84	; 0x54
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078e0:	e853 3f00 	ldrex	r3, [r3]
 80078e4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80078e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80078ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	461a      	mov	r2, r3
 80078f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078f6:	643b      	str	r3, [r7, #64]	; 0x40
 80078f8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078fa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80078fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80078fe:	e841 2300 	strex	r3, r2, [r1]
 8007902:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007906:	2b00      	cmp	r3, #0
 8007908:	d1e6      	bne.n	80078d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	3308      	adds	r3, #8
 8007910:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007912:	6a3b      	ldr	r3, [r7, #32]
 8007914:	e853 3f00 	ldrex	r3, [r3]
 8007918:	61fb      	str	r3, [r7, #28]
   return(result);
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	f023 0301 	bic.w	r3, r3, #1
 8007920:	64bb      	str	r3, [r7, #72]	; 0x48
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	3308      	adds	r3, #8
 8007928:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800792a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800792c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007930:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007932:	e841 2300 	strex	r3, r2, [r1]
 8007936:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800793a:	2b00      	cmp	r3, #0
 800793c:	d1e5      	bne.n	800790a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007942:	2b01      	cmp	r3, #1
 8007944:	d118      	bne.n	8007978 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	e853 3f00 	ldrex	r3, [r3]
 8007952:	60bb      	str	r3, [r7, #8]
   return(result);
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	f023 0310 	bic.w	r3, r3, #16
 800795a:	647b      	str	r3, [r7, #68]	; 0x44
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	461a      	mov	r2, r3
 8007962:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007964:	61bb      	str	r3, [r7, #24]
 8007966:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007968:	6979      	ldr	r1, [r7, #20]
 800796a:	69ba      	ldr	r2, [r7, #24]
 800796c:	e841 2300 	strex	r3, r2, [r1]
 8007970:	613b      	str	r3, [r7, #16]
   return(result);
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d1e6      	bne.n	8007946 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2220      	movs	r2, #32
 800797c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	665a      	str	r2, [r3, #100]	; 0x64
}
 800798a:	bf00      	nop
 800798c:	3754      	adds	r7, #84	; 0x54
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr

08007996 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007996:	b580      	push	{r7, lr}
 8007998:	b09c      	sub	sp, #112	; 0x70
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079a2:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f003 0320 	and.w	r3, r3, #32
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d170      	bne.n	8007a94 <UART_DMAReceiveCplt+0xfe>
  {
    huart->RxXferCount = 0U;
 80079b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079b4:	2200      	movs	r2, #0
 80079b6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079c2:	e853 3f00 	ldrex	r3, [r3]
 80079c6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80079c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80079ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80079d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	461a      	mov	r2, r3
 80079d6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80079d8:	65bb      	str	r3, [r7, #88]	; 0x58
 80079da:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079dc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80079de:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80079e0:	e841 2300 	strex	r3, r2, [r1]
 80079e4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80079e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d1e6      	bne.n	80079ba <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	3308      	adds	r3, #8
 80079f2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079f6:	e853 3f00 	ldrex	r3, [r3]
 80079fa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80079fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079fe:	f023 0301 	bic.w	r3, r3, #1
 8007a02:	667b      	str	r3, [r7, #100]	; 0x64
 8007a04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	3308      	adds	r3, #8
 8007a0a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007a0c:	647a      	str	r2, [r7, #68]	; 0x44
 8007a0e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a10:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007a12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007a14:	e841 2300 	strex	r3, r2, [r1]
 8007a18:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007a1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d1e5      	bne.n	80079ec <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	3308      	adds	r3, #8
 8007a26:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a2a:	e853 3f00 	ldrex	r3, [r3]
 8007a2e:	623b      	str	r3, [r7, #32]
   return(result);
 8007a30:	6a3b      	ldr	r3, [r7, #32]
 8007a32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a36:	663b      	str	r3, [r7, #96]	; 0x60
 8007a38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	3308      	adds	r3, #8
 8007a3e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007a40:	633a      	str	r2, [r7, #48]	; 0x30
 8007a42:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a44:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007a46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a48:	e841 2300 	strex	r3, r2, [r1]
 8007a4c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d1e5      	bne.n	8007a20 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007a54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a56:	2220      	movs	r2, #32
 8007a58:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a5e:	2b01      	cmp	r3, #1
 8007a60:	d118      	bne.n	8007a94 <UART_DMAReceiveCplt+0xfe>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	e853 3f00 	ldrex	r3, [r3]
 8007a6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	f023 0310 	bic.w	r3, r3, #16
 8007a76:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a80:	61fb      	str	r3, [r7, #28]
 8007a82:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a84:	69b9      	ldr	r1, [r7, #24]
 8007a86:	69fa      	ldr	r2, [r7, #28]
 8007a88:	e841 2300 	strex	r3, r2, [r1]
 8007a8c:	617b      	str	r3, [r7, #20]
   return(result);
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d1e6      	bne.n	8007a62 <UART_DMAReceiveCplt+0xcc>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d107      	bne.n	8007aac <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a9e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007aa6:	f7ff fa31 	bl	8006f0c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007aaa:	e002      	b.n	8007ab2 <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 8007aac:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007aae:	f7f9 fd77 	bl	80015a0 <HAL_UART_RxCpltCallback>
}
 8007ab2:	bf00      	nop
 8007ab4:	3770      	adds	r7, #112	; 0x70
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}

08007aba <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007aba:	b580      	push	{r7, lr}
 8007abc:	b084      	sub	sp, #16
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d109      	bne.n	8007ae4 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007ad6:	085b      	lsrs	r3, r3, #1
 8007ad8:	b29b      	uxth	r3, r3
 8007ada:	4619      	mov	r1, r3
 8007adc:	68f8      	ldr	r0, [r7, #12]
 8007ade:	f7ff fa15 	bl	8006f0c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007ae2:	e002      	b.n	8007aea <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8007ae4:	68f8      	ldr	r0, [r7, #12]
 8007ae6:	f7ff f9fd 	bl	8006ee4 <HAL_UART_RxHalfCpltCallback>
}
 8007aea:	bf00      	nop
 8007aec:	3710      	adds	r7, #16
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}

08007af2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007af2:	b580      	push	{r7, lr}
 8007af4:	b086      	sub	sp, #24
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007afe:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b04:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007b0a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	689b      	ldr	r3, [r3, #8]
 8007b12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b16:	2b80      	cmp	r3, #128	; 0x80
 8007b18:	d109      	bne.n	8007b2e <UART_DMAError+0x3c>
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	2b21      	cmp	r3, #33	; 0x21
 8007b1e:	d106      	bne.n	8007b2e <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	2200      	movs	r2, #0
 8007b24:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8007b28:	6978      	ldr	r0, [r7, #20]
 8007b2a:	f7ff feab 	bl	8007884 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b38:	2b40      	cmp	r3, #64	; 0x40
 8007b3a:	d109      	bne.n	8007b50 <UART_DMAError+0x5e>
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2b22      	cmp	r3, #34	; 0x22
 8007b40:	d106      	bne.n	8007b50 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	2200      	movs	r2, #0
 8007b46:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8007b4a:	6978      	ldr	r0, [r7, #20]
 8007b4c:	f7ff fec0 	bl	80078d0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b56:	f043 0210 	orr.w	r2, r3, #16
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b60:	6978      	ldr	r0, [r7, #20]
 8007b62:	f7ff f9c9 	bl	8006ef8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b66:	bf00      	nop
 8007b68:	3718      	adds	r7, #24
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}

08007b6e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b6e:	b580      	push	{r7, lr}
 8007b70:	b084      	sub	sp, #16
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b7a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2200      	movs	r2, #0
 8007b88:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f7ff f9b3 	bl	8006ef8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b92:	bf00      	nop
 8007b94:	3710      	adds	r7, #16
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}

08007b9a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007b9a:	b580      	push	{r7, lr}
 8007b9c:	b088      	sub	sp, #32
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	e853 3f00 	ldrex	r3, [r3]
 8007bae:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bb6:	61fb      	str	r3, [r7, #28]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	61bb      	str	r3, [r7, #24]
 8007bc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc4:	6979      	ldr	r1, [r7, #20]
 8007bc6:	69ba      	ldr	r2, [r7, #24]
 8007bc8:	e841 2300 	strex	r3, r2, [r1]
 8007bcc:	613b      	str	r3, [r7, #16]
   return(result);
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d1e6      	bne.n	8007ba2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2220      	movs	r2, #32
 8007bd8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f7ff f975 	bl	8006ed0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007be6:	bf00      	nop
 8007be8:	3720      	adds	r7, #32
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}

08007bee <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007bee:	b480      	push	{r7}
 8007bf0:	b083      	sub	sp, #12
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007bf6:	bf00      	nop
 8007bf8:	370c      	adds	r7, #12
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
	...

08007c04 <__errno>:
 8007c04:	4b01      	ldr	r3, [pc, #4]	; (8007c0c <__errno+0x8>)
 8007c06:	6818      	ldr	r0, [r3, #0]
 8007c08:	4770      	bx	lr
 8007c0a:	bf00      	nop
 8007c0c:	2000001c 	.word	0x2000001c

08007c10 <__libc_init_array>:
 8007c10:	b570      	push	{r4, r5, r6, lr}
 8007c12:	4d0d      	ldr	r5, [pc, #52]	; (8007c48 <__libc_init_array+0x38>)
 8007c14:	4c0d      	ldr	r4, [pc, #52]	; (8007c4c <__libc_init_array+0x3c>)
 8007c16:	1b64      	subs	r4, r4, r5
 8007c18:	10a4      	asrs	r4, r4, #2
 8007c1a:	2600      	movs	r6, #0
 8007c1c:	42a6      	cmp	r6, r4
 8007c1e:	d109      	bne.n	8007c34 <__libc_init_array+0x24>
 8007c20:	4d0b      	ldr	r5, [pc, #44]	; (8007c50 <__libc_init_array+0x40>)
 8007c22:	4c0c      	ldr	r4, [pc, #48]	; (8007c54 <__libc_init_array+0x44>)
 8007c24:	f002 ff16 	bl	800aa54 <_init>
 8007c28:	1b64      	subs	r4, r4, r5
 8007c2a:	10a4      	asrs	r4, r4, #2
 8007c2c:	2600      	movs	r6, #0
 8007c2e:	42a6      	cmp	r6, r4
 8007c30:	d105      	bne.n	8007c3e <__libc_init_array+0x2e>
 8007c32:	bd70      	pop	{r4, r5, r6, pc}
 8007c34:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c38:	4798      	blx	r3
 8007c3a:	3601      	adds	r6, #1
 8007c3c:	e7ee      	b.n	8007c1c <__libc_init_array+0xc>
 8007c3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c42:	4798      	blx	r3
 8007c44:	3601      	adds	r6, #1
 8007c46:	e7f2      	b.n	8007c2e <__libc_init_array+0x1e>
 8007c48:	0800ca6c 	.word	0x0800ca6c
 8007c4c:	0800ca6c 	.word	0x0800ca6c
 8007c50:	0800ca6c 	.word	0x0800ca6c
 8007c54:	0800ca70 	.word	0x0800ca70

08007c58 <memcpy>:
 8007c58:	440a      	add	r2, r1
 8007c5a:	4291      	cmp	r1, r2
 8007c5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c60:	d100      	bne.n	8007c64 <memcpy+0xc>
 8007c62:	4770      	bx	lr
 8007c64:	b510      	push	{r4, lr}
 8007c66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c6e:	4291      	cmp	r1, r2
 8007c70:	d1f9      	bne.n	8007c66 <memcpy+0xe>
 8007c72:	bd10      	pop	{r4, pc}

08007c74 <memset>:
 8007c74:	4402      	add	r2, r0
 8007c76:	4603      	mov	r3, r0
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d100      	bne.n	8007c7e <memset+0xa>
 8007c7c:	4770      	bx	lr
 8007c7e:	f803 1b01 	strb.w	r1, [r3], #1
 8007c82:	e7f9      	b.n	8007c78 <memset+0x4>

08007c84 <__cvt>:
 8007c84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c88:	ec55 4b10 	vmov	r4, r5, d0
 8007c8c:	2d00      	cmp	r5, #0
 8007c8e:	460e      	mov	r6, r1
 8007c90:	4619      	mov	r1, r3
 8007c92:	462b      	mov	r3, r5
 8007c94:	bfbb      	ittet	lt
 8007c96:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007c9a:	461d      	movlt	r5, r3
 8007c9c:	2300      	movge	r3, #0
 8007c9e:	232d      	movlt	r3, #45	; 0x2d
 8007ca0:	700b      	strb	r3, [r1, #0]
 8007ca2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ca4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007ca8:	4691      	mov	r9, r2
 8007caa:	f023 0820 	bic.w	r8, r3, #32
 8007cae:	bfbc      	itt	lt
 8007cb0:	4622      	movlt	r2, r4
 8007cb2:	4614      	movlt	r4, r2
 8007cb4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007cb8:	d005      	beq.n	8007cc6 <__cvt+0x42>
 8007cba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007cbe:	d100      	bne.n	8007cc2 <__cvt+0x3e>
 8007cc0:	3601      	adds	r6, #1
 8007cc2:	2102      	movs	r1, #2
 8007cc4:	e000      	b.n	8007cc8 <__cvt+0x44>
 8007cc6:	2103      	movs	r1, #3
 8007cc8:	ab03      	add	r3, sp, #12
 8007cca:	9301      	str	r3, [sp, #4]
 8007ccc:	ab02      	add	r3, sp, #8
 8007cce:	9300      	str	r3, [sp, #0]
 8007cd0:	ec45 4b10 	vmov	d0, r4, r5
 8007cd4:	4653      	mov	r3, sl
 8007cd6:	4632      	mov	r2, r6
 8007cd8:	f000 fcfe 	bl	80086d8 <_dtoa_r>
 8007cdc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007ce0:	4607      	mov	r7, r0
 8007ce2:	d102      	bne.n	8007cea <__cvt+0x66>
 8007ce4:	f019 0f01 	tst.w	r9, #1
 8007ce8:	d022      	beq.n	8007d30 <__cvt+0xac>
 8007cea:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007cee:	eb07 0906 	add.w	r9, r7, r6
 8007cf2:	d110      	bne.n	8007d16 <__cvt+0x92>
 8007cf4:	783b      	ldrb	r3, [r7, #0]
 8007cf6:	2b30      	cmp	r3, #48	; 0x30
 8007cf8:	d10a      	bne.n	8007d10 <__cvt+0x8c>
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	4620      	mov	r0, r4
 8007d00:	4629      	mov	r1, r5
 8007d02:	f7f8 fee1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d06:	b918      	cbnz	r0, 8007d10 <__cvt+0x8c>
 8007d08:	f1c6 0601 	rsb	r6, r6, #1
 8007d0c:	f8ca 6000 	str.w	r6, [sl]
 8007d10:	f8da 3000 	ldr.w	r3, [sl]
 8007d14:	4499      	add	r9, r3
 8007d16:	2200      	movs	r2, #0
 8007d18:	2300      	movs	r3, #0
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	4629      	mov	r1, r5
 8007d1e:	f7f8 fed3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d22:	b108      	cbz	r0, 8007d28 <__cvt+0xa4>
 8007d24:	f8cd 900c 	str.w	r9, [sp, #12]
 8007d28:	2230      	movs	r2, #48	; 0x30
 8007d2a:	9b03      	ldr	r3, [sp, #12]
 8007d2c:	454b      	cmp	r3, r9
 8007d2e:	d307      	bcc.n	8007d40 <__cvt+0xbc>
 8007d30:	9b03      	ldr	r3, [sp, #12]
 8007d32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d34:	1bdb      	subs	r3, r3, r7
 8007d36:	4638      	mov	r0, r7
 8007d38:	6013      	str	r3, [r2, #0]
 8007d3a:	b004      	add	sp, #16
 8007d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d40:	1c59      	adds	r1, r3, #1
 8007d42:	9103      	str	r1, [sp, #12]
 8007d44:	701a      	strb	r2, [r3, #0]
 8007d46:	e7f0      	b.n	8007d2a <__cvt+0xa6>

08007d48 <__exponent>:
 8007d48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2900      	cmp	r1, #0
 8007d4e:	bfb8      	it	lt
 8007d50:	4249      	neglt	r1, r1
 8007d52:	f803 2b02 	strb.w	r2, [r3], #2
 8007d56:	bfb4      	ite	lt
 8007d58:	222d      	movlt	r2, #45	; 0x2d
 8007d5a:	222b      	movge	r2, #43	; 0x2b
 8007d5c:	2909      	cmp	r1, #9
 8007d5e:	7042      	strb	r2, [r0, #1]
 8007d60:	dd2a      	ble.n	8007db8 <__exponent+0x70>
 8007d62:	f10d 0407 	add.w	r4, sp, #7
 8007d66:	46a4      	mov	ip, r4
 8007d68:	270a      	movs	r7, #10
 8007d6a:	46a6      	mov	lr, r4
 8007d6c:	460a      	mov	r2, r1
 8007d6e:	fb91 f6f7 	sdiv	r6, r1, r7
 8007d72:	fb07 1516 	mls	r5, r7, r6, r1
 8007d76:	3530      	adds	r5, #48	; 0x30
 8007d78:	2a63      	cmp	r2, #99	; 0x63
 8007d7a:	f104 34ff 	add.w	r4, r4, #4294967295
 8007d7e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007d82:	4631      	mov	r1, r6
 8007d84:	dcf1      	bgt.n	8007d6a <__exponent+0x22>
 8007d86:	3130      	adds	r1, #48	; 0x30
 8007d88:	f1ae 0502 	sub.w	r5, lr, #2
 8007d8c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007d90:	1c44      	adds	r4, r0, #1
 8007d92:	4629      	mov	r1, r5
 8007d94:	4561      	cmp	r1, ip
 8007d96:	d30a      	bcc.n	8007dae <__exponent+0x66>
 8007d98:	f10d 0209 	add.w	r2, sp, #9
 8007d9c:	eba2 020e 	sub.w	r2, r2, lr
 8007da0:	4565      	cmp	r5, ip
 8007da2:	bf88      	it	hi
 8007da4:	2200      	movhi	r2, #0
 8007da6:	4413      	add	r3, r2
 8007da8:	1a18      	subs	r0, r3, r0
 8007daa:	b003      	add	sp, #12
 8007dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007db2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007db6:	e7ed      	b.n	8007d94 <__exponent+0x4c>
 8007db8:	2330      	movs	r3, #48	; 0x30
 8007dba:	3130      	adds	r1, #48	; 0x30
 8007dbc:	7083      	strb	r3, [r0, #2]
 8007dbe:	70c1      	strb	r1, [r0, #3]
 8007dc0:	1d03      	adds	r3, r0, #4
 8007dc2:	e7f1      	b.n	8007da8 <__exponent+0x60>

08007dc4 <_printf_float>:
 8007dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dc8:	ed2d 8b02 	vpush	{d8}
 8007dcc:	b08d      	sub	sp, #52	; 0x34
 8007dce:	460c      	mov	r4, r1
 8007dd0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007dd4:	4616      	mov	r6, r2
 8007dd6:	461f      	mov	r7, r3
 8007dd8:	4605      	mov	r5, r0
 8007dda:	f001 fa6b 	bl	80092b4 <_localeconv_r>
 8007dde:	f8d0 a000 	ldr.w	sl, [r0]
 8007de2:	4650      	mov	r0, sl
 8007de4:	f7f8 f9f4 	bl	80001d0 <strlen>
 8007de8:	2300      	movs	r3, #0
 8007dea:	930a      	str	r3, [sp, #40]	; 0x28
 8007dec:	6823      	ldr	r3, [r4, #0]
 8007dee:	9305      	str	r3, [sp, #20]
 8007df0:	f8d8 3000 	ldr.w	r3, [r8]
 8007df4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007df8:	3307      	adds	r3, #7
 8007dfa:	f023 0307 	bic.w	r3, r3, #7
 8007dfe:	f103 0208 	add.w	r2, r3, #8
 8007e02:	f8c8 2000 	str.w	r2, [r8]
 8007e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e0a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007e0e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007e12:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007e16:	9307      	str	r3, [sp, #28]
 8007e18:	f8cd 8018 	str.w	r8, [sp, #24]
 8007e1c:	ee08 0a10 	vmov	s16, r0
 8007e20:	4b9f      	ldr	r3, [pc, #636]	; (80080a0 <_printf_float+0x2dc>)
 8007e22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e26:	f04f 32ff 	mov.w	r2, #4294967295
 8007e2a:	f7f8 fe7f 	bl	8000b2c <__aeabi_dcmpun>
 8007e2e:	bb88      	cbnz	r0, 8007e94 <_printf_float+0xd0>
 8007e30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e34:	4b9a      	ldr	r3, [pc, #616]	; (80080a0 <_printf_float+0x2dc>)
 8007e36:	f04f 32ff 	mov.w	r2, #4294967295
 8007e3a:	f7f8 fe59 	bl	8000af0 <__aeabi_dcmple>
 8007e3e:	bb48      	cbnz	r0, 8007e94 <_printf_float+0xd0>
 8007e40:	2200      	movs	r2, #0
 8007e42:	2300      	movs	r3, #0
 8007e44:	4640      	mov	r0, r8
 8007e46:	4649      	mov	r1, r9
 8007e48:	f7f8 fe48 	bl	8000adc <__aeabi_dcmplt>
 8007e4c:	b110      	cbz	r0, 8007e54 <_printf_float+0x90>
 8007e4e:	232d      	movs	r3, #45	; 0x2d
 8007e50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e54:	4b93      	ldr	r3, [pc, #588]	; (80080a4 <_printf_float+0x2e0>)
 8007e56:	4894      	ldr	r0, [pc, #592]	; (80080a8 <_printf_float+0x2e4>)
 8007e58:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007e5c:	bf94      	ite	ls
 8007e5e:	4698      	movls	r8, r3
 8007e60:	4680      	movhi	r8, r0
 8007e62:	2303      	movs	r3, #3
 8007e64:	6123      	str	r3, [r4, #16]
 8007e66:	9b05      	ldr	r3, [sp, #20]
 8007e68:	f023 0204 	bic.w	r2, r3, #4
 8007e6c:	6022      	str	r2, [r4, #0]
 8007e6e:	f04f 0900 	mov.w	r9, #0
 8007e72:	9700      	str	r7, [sp, #0]
 8007e74:	4633      	mov	r3, r6
 8007e76:	aa0b      	add	r2, sp, #44	; 0x2c
 8007e78:	4621      	mov	r1, r4
 8007e7a:	4628      	mov	r0, r5
 8007e7c:	f000 f9d8 	bl	8008230 <_printf_common>
 8007e80:	3001      	adds	r0, #1
 8007e82:	f040 8090 	bne.w	8007fa6 <_printf_float+0x1e2>
 8007e86:	f04f 30ff 	mov.w	r0, #4294967295
 8007e8a:	b00d      	add	sp, #52	; 0x34
 8007e8c:	ecbd 8b02 	vpop	{d8}
 8007e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e94:	4642      	mov	r2, r8
 8007e96:	464b      	mov	r3, r9
 8007e98:	4640      	mov	r0, r8
 8007e9a:	4649      	mov	r1, r9
 8007e9c:	f7f8 fe46 	bl	8000b2c <__aeabi_dcmpun>
 8007ea0:	b140      	cbz	r0, 8007eb4 <_printf_float+0xf0>
 8007ea2:	464b      	mov	r3, r9
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	bfbc      	itt	lt
 8007ea8:	232d      	movlt	r3, #45	; 0x2d
 8007eaa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007eae:	487f      	ldr	r0, [pc, #508]	; (80080ac <_printf_float+0x2e8>)
 8007eb0:	4b7f      	ldr	r3, [pc, #508]	; (80080b0 <_printf_float+0x2ec>)
 8007eb2:	e7d1      	b.n	8007e58 <_printf_float+0x94>
 8007eb4:	6863      	ldr	r3, [r4, #4]
 8007eb6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007eba:	9206      	str	r2, [sp, #24]
 8007ebc:	1c5a      	adds	r2, r3, #1
 8007ebe:	d13f      	bne.n	8007f40 <_printf_float+0x17c>
 8007ec0:	2306      	movs	r3, #6
 8007ec2:	6063      	str	r3, [r4, #4]
 8007ec4:	9b05      	ldr	r3, [sp, #20]
 8007ec6:	6861      	ldr	r1, [r4, #4]
 8007ec8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007ecc:	2300      	movs	r3, #0
 8007ece:	9303      	str	r3, [sp, #12]
 8007ed0:	ab0a      	add	r3, sp, #40	; 0x28
 8007ed2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007ed6:	ab09      	add	r3, sp, #36	; 0x24
 8007ed8:	ec49 8b10 	vmov	d0, r8, r9
 8007edc:	9300      	str	r3, [sp, #0]
 8007ede:	6022      	str	r2, [r4, #0]
 8007ee0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007ee4:	4628      	mov	r0, r5
 8007ee6:	f7ff fecd 	bl	8007c84 <__cvt>
 8007eea:	9b06      	ldr	r3, [sp, #24]
 8007eec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007eee:	2b47      	cmp	r3, #71	; 0x47
 8007ef0:	4680      	mov	r8, r0
 8007ef2:	d108      	bne.n	8007f06 <_printf_float+0x142>
 8007ef4:	1cc8      	adds	r0, r1, #3
 8007ef6:	db02      	blt.n	8007efe <_printf_float+0x13a>
 8007ef8:	6863      	ldr	r3, [r4, #4]
 8007efa:	4299      	cmp	r1, r3
 8007efc:	dd41      	ble.n	8007f82 <_printf_float+0x1be>
 8007efe:	f1ab 0b02 	sub.w	fp, fp, #2
 8007f02:	fa5f fb8b 	uxtb.w	fp, fp
 8007f06:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007f0a:	d820      	bhi.n	8007f4e <_printf_float+0x18a>
 8007f0c:	3901      	subs	r1, #1
 8007f0e:	465a      	mov	r2, fp
 8007f10:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007f14:	9109      	str	r1, [sp, #36]	; 0x24
 8007f16:	f7ff ff17 	bl	8007d48 <__exponent>
 8007f1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f1c:	1813      	adds	r3, r2, r0
 8007f1e:	2a01      	cmp	r2, #1
 8007f20:	4681      	mov	r9, r0
 8007f22:	6123      	str	r3, [r4, #16]
 8007f24:	dc02      	bgt.n	8007f2c <_printf_float+0x168>
 8007f26:	6822      	ldr	r2, [r4, #0]
 8007f28:	07d2      	lsls	r2, r2, #31
 8007f2a:	d501      	bpl.n	8007f30 <_printf_float+0x16c>
 8007f2c:	3301      	adds	r3, #1
 8007f2e:	6123      	str	r3, [r4, #16]
 8007f30:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d09c      	beq.n	8007e72 <_printf_float+0xae>
 8007f38:	232d      	movs	r3, #45	; 0x2d
 8007f3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f3e:	e798      	b.n	8007e72 <_printf_float+0xae>
 8007f40:	9a06      	ldr	r2, [sp, #24]
 8007f42:	2a47      	cmp	r2, #71	; 0x47
 8007f44:	d1be      	bne.n	8007ec4 <_printf_float+0x100>
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d1bc      	bne.n	8007ec4 <_printf_float+0x100>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e7b9      	b.n	8007ec2 <_printf_float+0xfe>
 8007f4e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007f52:	d118      	bne.n	8007f86 <_printf_float+0x1c2>
 8007f54:	2900      	cmp	r1, #0
 8007f56:	6863      	ldr	r3, [r4, #4]
 8007f58:	dd0b      	ble.n	8007f72 <_printf_float+0x1ae>
 8007f5a:	6121      	str	r1, [r4, #16]
 8007f5c:	b913      	cbnz	r3, 8007f64 <_printf_float+0x1a0>
 8007f5e:	6822      	ldr	r2, [r4, #0]
 8007f60:	07d0      	lsls	r0, r2, #31
 8007f62:	d502      	bpl.n	8007f6a <_printf_float+0x1a6>
 8007f64:	3301      	adds	r3, #1
 8007f66:	440b      	add	r3, r1
 8007f68:	6123      	str	r3, [r4, #16]
 8007f6a:	65a1      	str	r1, [r4, #88]	; 0x58
 8007f6c:	f04f 0900 	mov.w	r9, #0
 8007f70:	e7de      	b.n	8007f30 <_printf_float+0x16c>
 8007f72:	b913      	cbnz	r3, 8007f7a <_printf_float+0x1b6>
 8007f74:	6822      	ldr	r2, [r4, #0]
 8007f76:	07d2      	lsls	r2, r2, #31
 8007f78:	d501      	bpl.n	8007f7e <_printf_float+0x1ba>
 8007f7a:	3302      	adds	r3, #2
 8007f7c:	e7f4      	b.n	8007f68 <_printf_float+0x1a4>
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e7f2      	b.n	8007f68 <_printf_float+0x1a4>
 8007f82:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007f86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f88:	4299      	cmp	r1, r3
 8007f8a:	db05      	blt.n	8007f98 <_printf_float+0x1d4>
 8007f8c:	6823      	ldr	r3, [r4, #0]
 8007f8e:	6121      	str	r1, [r4, #16]
 8007f90:	07d8      	lsls	r0, r3, #31
 8007f92:	d5ea      	bpl.n	8007f6a <_printf_float+0x1a6>
 8007f94:	1c4b      	adds	r3, r1, #1
 8007f96:	e7e7      	b.n	8007f68 <_printf_float+0x1a4>
 8007f98:	2900      	cmp	r1, #0
 8007f9a:	bfd4      	ite	le
 8007f9c:	f1c1 0202 	rsble	r2, r1, #2
 8007fa0:	2201      	movgt	r2, #1
 8007fa2:	4413      	add	r3, r2
 8007fa4:	e7e0      	b.n	8007f68 <_printf_float+0x1a4>
 8007fa6:	6823      	ldr	r3, [r4, #0]
 8007fa8:	055a      	lsls	r2, r3, #21
 8007faa:	d407      	bmi.n	8007fbc <_printf_float+0x1f8>
 8007fac:	6923      	ldr	r3, [r4, #16]
 8007fae:	4642      	mov	r2, r8
 8007fb0:	4631      	mov	r1, r6
 8007fb2:	4628      	mov	r0, r5
 8007fb4:	47b8      	blx	r7
 8007fb6:	3001      	adds	r0, #1
 8007fb8:	d12c      	bne.n	8008014 <_printf_float+0x250>
 8007fba:	e764      	b.n	8007e86 <_printf_float+0xc2>
 8007fbc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007fc0:	f240 80e0 	bls.w	8008184 <_printf_float+0x3c0>
 8007fc4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007fc8:	2200      	movs	r2, #0
 8007fca:	2300      	movs	r3, #0
 8007fcc:	f7f8 fd7c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fd0:	2800      	cmp	r0, #0
 8007fd2:	d034      	beq.n	800803e <_printf_float+0x27a>
 8007fd4:	4a37      	ldr	r2, [pc, #220]	; (80080b4 <_printf_float+0x2f0>)
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	4631      	mov	r1, r6
 8007fda:	4628      	mov	r0, r5
 8007fdc:	47b8      	blx	r7
 8007fde:	3001      	adds	r0, #1
 8007fe0:	f43f af51 	beq.w	8007e86 <_printf_float+0xc2>
 8007fe4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007fe8:	429a      	cmp	r2, r3
 8007fea:	db02      	blt.n	8007ff2 <_printf_float+0x22e>
 8007fec:	6823      	ldr	r3, [r4, #0]
 8007fee:	07d8      	lsls	r0, r3, #31
 8007ff0:	d510      	bpl.n	8008014 <_printf_float+0x250>
 8007ff2:	ee18 3a10 	vmov	r3, s16
 8007ff6:	4652      	mov	r2, sl
 8007ff8:	4631      	mov	r1, r6
 8007ffa:	4628      	mov	r0, r5
 8007ffc:	47b8      	blx	r7
 8007ffe:	3001      	adds	r0, #1
 8008000:	f43f af41 	beq.w	8007e86 <_printf_float+0xc2>
 8008004:	f04f 0800 	mov.w	r8, #0
 8008008:	f104 091a 	add.w	r9, r4, #26
 800800c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800800e:	3b01      	subs	r3, #1
 8008010:	4543      	cmp	r3, r8
 8008012:	dc09      	bgt.n	8008028 <_printf_float+0x264>
 8008014:	6823      	ldr	r3, [r4, #0]
 8008016:	079b      	lsls	r3, r3, #30
 8008018:	f100 8105 	bmi.w	8008226 <_printf_float+0x462>
 800801c:	68e0      	ldr	r0, [r4, #12]
 800801e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008020:	4298      	cmp	r0, r3
 8008022:	bfb8      	it	lt
 8008024:	4618      	movlt	r0, r3
 8008026:	e730      	b.n	8007e8a <_printf_float+0xc6>
 8008028:	2301      	movs	r3, #1
 800802a:	464a      	mov	r2, r9
 800802c:	4631      	mov	r1, r6
 800802e:	4628      	mov	r0, r5
 8008030:	47b8      	blx	r7
 8008032:	3001      	adds	r0, #1
 8008034:	f43f af27 	beq.w	8007e86 <_printf_float+0xc2>
 8008038:	f108 0801 	add.w	r8, r8, #1
 800803c:	e7e6      	b.n	800800c <_printf_float+0x248>
 800803e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008040:	2b00      	cmp	r3, #0
 8008042:	dc39      	bgt.n	80080b8 <_printf_float+0x2f4>
 8008044:	4a1b      	ldr	r2, [pc, #108]	; (80080b4 <_printf_float+0x2f0>)
 8008046:	2301      	movs	r3, #1
 8008048:	4631      	mov	r1, r6
 800804a:	4628      	mov	r0, r5
 800804c:	47b8      	blx	r7
 800804e:	3001      	adds	r0, #1
 8008050:	f43f af19 	beq.w	8007e86 <_printf_float+0xc2>
 8008054:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008058:	4313      	orrs	r3, r2
 800805a:	d102      	bne.n	8008062 <_printf_float+0x29e>
 800805c:	6823      	ldr	r3, [r4, #0]
 800805e:	07d9      	lsls	r1, r3, #31
 8008060:	d5d8      	bpl.n	8008014 <_printf_float+0x250>
 8008062:	ee18 3a10 	vmov	r3, s16
 8008066:	4652      	mov	r2, sl
 8008068:	4631      	mov	r1, r6
 800806a:	4628      	mov	r0, r5
 800806c:	47b8      	blx	r7
 800806e:	3001      	adds	r0, #1
 8008070:	f43f af09 	beq.w	8007e86 <_printf_float+0xc2>
 8008074:	f04f 0900 	mov.w	r9, #0
 8008078:	f104 0a1a 	add.w	sl, r4, #26
 800807c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800807e:	425b      	negs	r3, r3
 8008080:	454b      	cmp	r3, r9
 8008082:	dc01      	bgt.n	8008088 <_printf_float+0x2c4>
 8008084:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008086:	e792      	b.n	8007fae <_printf_float+0x1ea>
 8008088:	2301      	movs	r3, #1
 800808a:	4652      	mov	r2, sl
 800808c:	4631      	mov	r1, r6
 800808e:	4628      	mov	r0, r5
 8008090:	47b8      	blx	r7
 8008092:	3001      	adds	r0, #1
 8008094:	f43f aef7 	beq.w	8007e86 <_printf_float+0xc2>
 8008098:	f109 0901 	add.w	r9, r9, #1
 800809c:	e7ee      	b.n	800807c <_printf_float+0x2b8>
 800809e:	bf00      	nop
 80080a0:	7fefffff 	.word	0x7fefffff
 80080a4:	0800c690 	.word	0x0800c690
 80080a8:	0800c694 	.word	0x0800c694
 80080ac:	0800c69c 	.word	0x0800c69c
 80080b0:	0800c698 	.word	0x0800c698
 80080b4:	0800c6a0 	.word	0x0800c6a0
 80080b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80080ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80080bc:	429a      	cmp	r2, r3
 80080be:	bfa8      	it	ge
 80080c0:	461a      	movge	r2, r3
 80080c2:	2a00      	cmp	r2, #0
 80080c4:	4691      	mov	r9, r2
 80080c6:	dc37      	bgt.n	8008138 <_printf_float+0x374>
 80080c8:	f04f 0b00 	mov.w	fp, #0
 80080cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80080d0:	f104 021a 	add.w	r2, r4, #26
 80080d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80080d6:	9305      	str	r3, [sp, #20]
 80080d8:	eba3 0309 	sub.w	r3, r3, r9
 80080dc:	455b      	cmp	r3, fp
 80080de:	dc33      	bgt.n	8008148 <_printf_float+0x384>
 80080e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80080e4:	429a      	cmp	r2, r3
 80080e6:	db3b      	blt.n	8008160 <_printf_float+0x39c>
 80080e8:	6823      	ldr	r3, [r4, #0]
 80080ea:	07da      	lsls	r2, r3, #31
 80080ec:	d438      	bmi.n	8008160 <_printf_float+0x39c>
 80080ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080f0:	9a05      	ldr	r2, [sp, #20]
 80080f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80080f4:	1a9a      	subs	r2, r3, r2
 80080f6:	eba3 0901 	sub.w	r9, r3, r1
 80080fa:	4591      	cmp	r9, r2
 80080fc:	bfa8      	it	ge
 80080fe:	4691      	movge	r9, r2
 8008100:	f1b9 0f00 	cmp.w	r9, #0
 8008104:	dc35      	bgt.n	8008172 <_printf_float+0x3ae>
 8008106:	f04f 0800 	mov.w	r8, #0
 800810a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800810e:	f104 0a1a 	add.w	sl, r4, #26
 8008112:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008116:	1a9b      	subs	r3, r3, r2
 8008118:	eba3 0309 	sub.w	r3, r3, r9
 800811c:	4543      	cmp	r3, r8
 800811e:	f77f af79 	ble.w	8008014 <_printf_float+0x250>
 8008122:	2301      	movs	r3, #1
 8008124:	4652      	mov	r2, sl
 8008126:	4631      	mov	r1, r6
 8008128:	4628      	mov	r0, r5
 800812a:	47b8      	blx	r7
 800812c:	3001      	adds	r0, #1
 800812e:	f43f aeaa 	beq.w	8007e86 <_printf_float+0xc2>
 8008132:	f108 0801 	add.w	r8, r8, #1
 8008136:	e7ec      	b.n	8008112 <_printf_float+0x34e>
 8008138:	4613      	mov	r3, r2
 800813a:	4631      	mov	r1, r6
 800813c:	4642      	mov	r2, r8
 800813e:	4628      	mov	r0, r5
 8008140:	47b8      	blx	r7
 8008142:	3001      	adds	r0, #1
 8008144:	d1c0      	bne.n	80080c8 <_printf_float+0x304>
 8008146:	e69e      	b.n	8007e86 <_printf_float+0xc2>
 8008148:	2301      	movs	r3, #1
 800814a:	4631      	mov	r1, r6
 800814c:	4628      	mov	r0, r5
 800814e:	9205      	str	r2, [sp, #20]
 8008150:	47b8      	blx	r7
 8008152:	3001      	adds	r0, #1
 8008154:	f43f ae97 	beq.w	8007e86 <_printf_float+0xc2>
 8008158:	9a05      	ldr	r2, [sp, #20]
 800815a:	f10b 0b01 	add.w	fp, fp, #1
 800815e:	e7b9      	b.n	80080d4 <_printf_float+0x310>
 8008160:	ee18 3a10 	vmov	r3, s16
 8008164:	4652      	mov	r2, sl
 8008166:	4631      	mov	r1, r6
 8008168:	4628      	mov	r0, r5
 800816a:	47b8      	blx	r7
 800816c:	3001      	adds	r0, #1
 800816e:	d1be      	bne.n	80080ee <_printf_float+0x32a>
 8008170:	e689      	b.n	8007e86 <_printf_float+0xc2>
 8008172:	9a05      	ldr	r2, [sp, #20]
 8008174:	464b      	mov	r3, r9
 8008176:	4442      	add	r2, r8
 8008178:	4631      	mov	r1, r6
 800817a:	4628      	mov	r0, r5
 800817c:	47b8      	blx	r7
 800817e:	3001      	adds	r0, #1
 8008180:	d1c1      	bne.n	8008106 <_printf_float+0x342>
 8008182:	e680      	b.n	8007e86 <_printf_float+0xc2>
 8008184:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008186:	2a01      	cmp	r2, #1
 8008188:	dc01      	bgt.n	800818e <_printf_float+0x3ca>
 800818a:	07db      	lsls	r3, r3, #31
 800818c:	d538      	bpl.n	8008200 <_printf_float+0x43c>
 800818e:	2301      	movs	r3, #1
 8008190:	4642      	mov	r2, r8
 8008192:	4631      	mov	r1, r6
 8008194:	4628      	mov	r0, r5
 8008196:	47b8      	blx	r7
 8008198:	3001      	adds	r0, #1
 800819a:	f43f ae74 	beq.w	8007e86 <_printf_float+0xc2>
 800819e:	ee18 3a10 	vmov	r3, s16
 80081a2:	4652      	mov	r2, sl
 80081a4:	4631      	mov	r1, r6
 80081a6:	4628      	mov	r0, r5
 80081a8:	47b8      	blx	r7
 80081aa:	3001      	adds	r0, #1
 80081ac:	f43f ae6b 	beq.w	8007e86 <_printf_float+0xc2>
 80081b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80081b4:	2200      	movs	r2, #0
 80081b6:	2300      	movs	r3, #0
 80081b8:	f7f8 fc86 	bl	8000ac8 <__aeabi_dcmpeq>
 80081bc:	b9d8      	cbnz	r0, 80081f6 <_printf_float+0x432>
 80081be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081c0:	f108 0201 	add.w	r2, r8, #1
 80081c4:	3b01      	subs	r3, #1
 80081c6:	4631      	mov	r1, r6
 80081c8:	4628      	mov	r0, r5
 80081ca:	47b8      	blx	r7
 80081cc:	3001      	adds	r0, #1
 80081ce:	d10e      	bne.n	80081ee <_printf_float+0x42a>
 80081d0:	e659      	b.n	8007e86 <_printf_float+0xc2>
 80081d2:	2301      	movs	r3, #1
 80081d4:	4652      	mov	r2, sl
 80081d6:	4631      	mov	r1, r6
 80081d8:	4628      	mov	r0, r5
 80081da:	47b8      	blx	r7
 80081dc:	3001      	adds	r0, #1
 80081de:	f43f ae52 	beq.w	8007e86 <_printf_float+0xc2>
 80081e2:	f108 0801 	add.w	r8, r8, #1
 80081e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081e8:	3b01      	subs	r3, #1
 80081ea:	4543      	cmp	r3, r8
 80081ec:	dcf1      	bgt.n	80081d2 <_printf_float+0x40e>
 80081ee:	464b      	mov	r3, r9
 80081f0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80081f4:	e6dc      	b.n	8007fb0 <_printf_float+0x1ec>
 80081f6:	f04f 0800 	mov.w	r8, #0
 80081fa:	f104 0a1a 	add.w	sl, r4, #26
 80081fe:	e7f2      	b.n	80081e6 <_printf_float+0x422>
 8008200:	2301      	movs	r3, #1
 8008202:	4642      	mov	r2, r8
 8008204:	e7df      	b.n	80081c6 <_printf_float+0x402>
 8008206:	2301      	movs	r3, #1
 8008208:	464a      	mov	r2, r9
 800820a:	4631      	mov	r1, r6
 800820c:	4628      	mov	r0, r5
 800820e:	47b8      	blx	r7
 8008210:	3001      	adds	r0, #1
 8008212:	f43f ae38 	beq.w	8007e86 <_printf_float+0xc2>
 8008216:	f108 0801 	add.w	r8, r8, #1
 800821a:	68e3      	ldr	r3, [r4, #12]
 800821c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800821e:	1a5b      	subs	r3, r3, r1
 8008220:	4543      	cmp	r3, r8
 8008222:	dcf0      	bgt.n	8008206 <_printf_float+0x442>
 8008224:	e6fa      	b.n	800801c <_printf_float+0x258>
 8008226:	f04f 0800 	mov.w	r8, #0
 800822a:	f104 0919 	add.w	r9, r4, #25
 800822e:	e7f4      	b.n	800821a <_printf_float+0x456>

08008230 <_printf_common>:
 8008230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008234:	4616      	mov	r6, r2
 8008236:	4699      	mov	r9, r3
 8008238:	688a      	ldr	r2, [r1, #8]
 800823a:	690b      	ldr	r3, [r1, #16]
 800823c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008240:	4293      	cmp	r3, r2
 8008242:	bfb8      	it	lt
 8008244:	4613      	movlt	r3, r2
 8008246:	6033      	str	r3, [r6, #0]
 8008248:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800824c:	4607      	mov	r7, r0
 800824e:	460c      	mov	r4, r1
 8008250:	b10a      	cbz	r2, 8008256 <_printf_common+0x26>
 8008252:	3301      	adds	r3, #1
 8008254:	6033      	str	r3, [r6, #0]
 8008256:	6823      	ldr	r3, [r4, #0]
 8008258:	0699      	lsls	r1, r3, #26
 800825a:	bf42      	ittt	mi
 800825c:	6833      	ldrmi	r3, [r6, #0]
 800825e:	3302      	addmi	r3, #2
 8008260:	6033      	strmi	r3, [r6, #0]
 8008262:	6825      	ldr	r5, [r4, #0]
 8008264:	f015 0506 	ands.w	r5, r5, #6
 8008268:	d106      	bne.n	8008278 <_printf_common+0x48>
 800826a:	f104 0a19 	add.w	sl, r4, #25
 800826e:	68e3      	ldr	r3, [r4, #12]
 8008270:	6832      	ldr	r2, [r6, #0]
 8008272:	1a9b      	subs	r3, r3, r2
 8008274:	42ab      	cmp	r3, r5
 8008276:	dc26      	bgt.n	80082c6 <_printf_common+0x96>
 8008278:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800827c:	1e13      	subs	r3, r2, #0
 800827e:	6822      	ldr	r2, [r4, #0]
 8008280:	bf18      	it	ne
 8008282:	2301      	movne	r3, #1
 8008284:	0692      	lsls	r2, r2, #26
 8008286:	d42b      	bmi.n	80082e0 <_printf_common+0xb0>
 8008288:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800828c:	4649      	mov	r1, r9
 800828e:	4638      	mov	r0, r7
 8008290:	47c0      	blx	r8
 8008292:	3001      	adds	r0, #1
 8008294:	d01e      	beq.n	80082d4 <_printf_common+0xa4>
 8008296:	6823      	ldr	r3, [r4, #0]
 8008298:	68e5      	ldr	r5, [r4, #12]
 800829a:	6832      	ldr	r2, [r6, #0]
 800829c:	f003 0306 	and.w	r3, r3, #6
 80082a0:	2b04      	cmp	r3, #4
 80082a2:	bf08      	it	eq
 80082a4:	1aad      	subeq	r5, r5, r2
 80082a6:	68a3      	ldr	r3, [r4, #8]
 80082a8:	6922      	ldr	r2, [r4, #16]
 80082aa:	bf0c      	ite	eq
 80082ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082b0:	2500      	movne	r5, #0
 80082b2:	4293      	cmp	r3, r2
 80082b4:	bfc4      	itt	gt
 80082b6:	1a9b      	subgt	r3, r3, r2
 80082b8:	18ed      	addgt	r5, r5, r3
 80082ba:	2600      	movs	r6, #0
 80082bc:	341a      	adds	r4, #26
 80082be:	42b5      	cmp	r5, r6
 80082c0:	d11a      	bne.n	80082f8 <_printf_common+0xc8>
 80082c2:	2000      	movs	r0, #0
 80082c4:	e008      	b.n	80082d8 <_printf_common+0xa8>
 80082c6:	2301      	movs	r3, #1
 80082c8:	4652      	mov	r2, sl
 80082ca:	4649      	mov	r1, r9
 80082cc:	4638      	mov	r0, r7
 80082ce:	47c0      	blx	r8
 80082d0:	3001      	adds	r0, #1
 80082d2:	d103      	bne.n	80082dc <_printf_common+0xac>
 80082d4:	f04f 30ff 	mov.w	r0, #4294967295
 80082d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082dc:	3501      	adds	r5, #1
 80082de:	e7c6      	b.n	800826e <_printf_common+0x3e>
 80082e0:	18e1      	adds	r1, r4, r3
 80082e2:	1c5a      	adds	r2, r3, #1
 80082e4:	2030      	movs	r0, #48	; 0x30
 80082e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80082ea:	4422      	add	r2, r4
 80082ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80082f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80082f4:	3302      	adds	r3, #2
 80082f6:	e7c7      	b.n	8008288 <_printf_common+0x58>
 80082f8:	2301      	movs	r3, #1
 80082fa:	4622      	mov	r2, r4
 80082fc:	4649      	mov	r1, r9
 80082fe:	4638      	mov	r0, r7
 8008300:	47c0      	blx	r8
 8008302:	3001      	adds	r0, #1
 8008304:	d0e6      	beq.n	80082d4 <_printf_common+0xa4>
 8008306:	3601      	adds	r6, #1
 8008308:	e7d9      	b.n	80082be <_printf_common+0x8e>
	...

0800830c <_printf_i>:
 800830c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008310:	7e0f      	ldrb	r7, [r1, #24]
 8008312:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008314:	2f78      	cmp	r7, #120	; 0x78
 8008316:	4691      	mov	r9, r2
 8008318:	4680      	mov	r8, r0
 800831a:	460c      	mov	r4, r1
 800831c:	469a      	mov	sl, r3
 800831e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008322:	d807      	bhi.n	8008334 <_printf_i+0x28>
 8008324:	2f62      	cmp	r7, #98	; 0x62
 8008326:	d80a      	bhi.n	800833e <_printf_i+0x32>
 8008328:	2f00      	cmp	r7, #0
 800832a:	f000 80d8 	beq.w	80084de <_printf_i+0x1d2>
 800832e:	2f58      	cmp	r7, #88	; 0x58
 8008330:	f000 80a3 	beq.w	800847a <_printf_i+0x16e>
 8008334:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008338:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800833c:	e03a      	b.n	80083b4 <_printf_i+0xa8>
 800833e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008342:	2b15      	cmp	r3, #21
 8008344:	d8f6      	bhi.n	8008334 <_printf_i+0x28>
 8008346:	a101      	add	r1, pc, #4	; (adr r1, 800834c <_printf_i+0x40>)
 8008348:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800834c:	080083a5 	.word	0x080083a5
 8008350:	080083b9 	.word	0x080083b9
 8008354:	08008335 	.word	0x08008335
 8008358:	08008335 	.word	0x08008335
 800835c:	08008335 	.word	0x08008335
 8008360:	08008335 	.word	0x08008335
 8008364:	080083b9 	.word	0x080083b9
 8008368:	08008335 	.word	0x08008335
 800836c:	08008335 	.word	0x08008335
 8008370:	08008335 	.word	0x08008335
 8008374:	08008335 	.word	0x08008335
 8008378:	080084c5 	.word	0x080084c5
 800837c:	080083e9 	.word	0x080083e9
 8008380:	080084a7 	.word	0x080084a7
 8008384:	08008335 	.word	0x08008335
 8008388:	08008335 	.word	0x08008335
 800838c:	080084e7 	.word	0x080084e7
 8008390:	08008335 	.word	0x08008335
 8008394:	080083e9 	.word	0x080083e9
 8008398:	08008335 	.word	0x08008335
 800839c:	08008335 	.word	0x08008335
 80083a0:	080084af 	.word	0x080084af
 80083a4:	682b      	ldr	r3, [r5, #0]
 80083a6:	1d1a      	adds	r2, r3, #4
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	602a      	str	r2, [r5, #0]
 80083ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80083b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80083b4:	2301      	movs	r3, #1
 80083b6:	e0a3      	b.n	8008500 <_printf_i+0x1f4>
 80083b8:	6820      	ldr	r0, [r4, #0]
 80083ba:	6829      	ldr	r1, [r5, #0]
 80083bc:	0606      	lsls	r6, r0, #24
 80083be:	f101 0304 	add.w	r3, r1, #4
 80083c2:	d50a      	bpl.n	80083da <_printf_i+0xce>
 80083c4:	680e      	ldr	r6, [r1, #0]
 80083c6:	602b      	str	r3, [r5, #0]
 80083c8:	2e00      	cmp	r6, #0
 80083ca:	da03      	bge.n	80083d4 <_printf_i+0xc8>
 80083cc:	232d      	movs	r3, #45	; 0x2d
 80083ce:	4276      	negs	r6, r6
 80083d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083d4:	485e      	ldr	r0, [pc, #376]	; (8008550 <_printf_i+0x244>)
 80083d6:	230a      	movs	r3, #10
 80083d8:	e019      	b.n	800840e <_printf_i+0x102>
 80083da:	680e      	ldr	r6, [r1, #0]
 80083dc:	602b      	str	r3, [r5, #0]
 80083de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80083e2:	bf18      	it	ne
 80083e4:	b236      	sxthne	r6, r6
 80083e6:	e7ef      	b.n	80083c8 <_printf_i+0xbc>
 80083e8:	682b      	ldr	r3, [r5, #0]
 80083ea:	6820      	ldr	r0, [r4, #0]
 80083ec:	1d19      	adds	r1, r3, #4
 80083ee:	6029      	str	r1, [r5, #0]
 80083f0:	0601      	lsls	r1, r0, #24
 80083f2:	d501      	bpl.n	80083f8 <_printf_i+0xec>
 80083f4:	681e      	ldr	r6, [r3, #0]
 80083f6:	e002      	b.n	80083fe <_printf_i+0xf2>
 80083f8:	0646      	lsls	r6, r0, #25
 80083fa:	d5fb      	bpl.n	80083f4 <_printf_i+0xe8>
 80083fc:	881e      	ldrh	r6, [r3, #0]
 80083fe:	4854      	ldr	r0, [pc, #336]	; (8008550 <_printf_i+0x244>)
 8008400:	2f6f      	cmp	r7, #111	; 0x6f
 8008402:	bf0c      	ite	eq
 8008404:	2308      	moveq	r3, #8
 8008406:	230a      	movne	r3, #10
 8008408:	2100      	movs	r1, #0
 800840a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800840e:	6865      	ldr	r5, [r4, #4]
 8008410:	60a5      	str	r5, [r4, #8]
 8008412:	2d00      	cmp	r5, #0
 8008414:	bfa2      	ittt	ge
 8008416:	6821      	ldrge	r1, [r4, #0]
 8008418:	f021 0104 	bicge.w	r1, r1, #4
 800841c:	6021      	strge	r1, [r4, #0]
 800841e:	b90e      	cbnz	r6, 8008424 <_printf_i+0x118>
 8008420:	2d00      	cmp	r5, #0
 8008422:	d04d      	beq.n	80084c0 <_printf_i+0x1b4>
 8008424:	4615      	mov	r5, r2
 8008426:	fbb6 f1f3 	udiv	r1, r6, r3
 800842a:	fb03 6711 	mls	r7, r3, r1, r6
 800842e:	5dc7      	ldrb	r7, [r0, r7]
 8008430:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008434:	4637      	mov	r7, r6
 8008436:	42bb      	cmp	r3, r7
 8008438:	460e      	mov	r6, r1
 800843a:	d9f4      	bls.n	8008426 <_printf_i+0x11a>
 800843c:	2b08      	cmp	r3, #8
 800843e:	d10b      	bne.n	8008458 <_printf_i+0x14c>
 8008440:	6823      	ldr	r3, [r4, #0]
 8008442:	07de      	lsls	r6, r3, #31
 8008444:	d508      	bpl.n	8008458 <_printf_i+0x14c>
 8008446:	6923      	ldr	r3, [r4, #16]
 8008448:	6861      	ldr	r1, [r4, #4]
 800844a:	4299      	cmp	r1, r3
 800844c:	bfde      	ittt	le
 800844e:	2330      	movle	r3, #48	; 0x30
 8008450:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008454:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008458:	1b52      	subs	r2, r2, r5
 800845a:	6122      	str	r2, [r4, #16]
 800845c:	f8cd a000 	str.w	sl, [sp]
 8008460:	464b      	mov	r3, r9
 8008462:	aa03      	add	r2, sp, #12
 8008464:	4621      	mov	r1, r4
 8008466:	4640      	mov	r0, r8
 8008468:	f7ff fee2 	bl	8008230 <_printf_common>
 800846c:	3001      	adds	r0, #1
 800846e:	d14c      	bne.n	800850a <_printf_i+0x1fe>
 8008470:	f04f 30ff 	mov.w	r0, #4294967295
 8008474:	b004      	add	sp, #16
 8008476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800847a:	4835      	ldr	r0, [pc, #212]	; (8008550 <_printf_i+0x244>)
 800847c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008480:	6829      	ldr	r1, [r5, #0]
 8008482:	6823      	ldr	r3, [r4, #0]
 8008484:	f851 6b04 	ldr.w	r6, [r1], #4
 8008488:	6029      	str	r1, [r5, #0]
 800848a:	061d      	lsls	r5, r3, #24
 800848c:	d514      	bpl.n	80084b8 <_printf_i+0x1ac>
 800848e:	07df      	lsls	r7, r3, #31
 8008490:	bf44      	itt	mi
 8008492:	f043 0320 	orrmi.w	r3, r3, #32
 8008496:	6023      	strmi	r3, [r4, #0]
 8008498:	b91e      	cbnz	r6, 80084a2 <_printf_i+0x196>
 800849a:	6823      	ldr	r3, [r4, #0]
 800849c:	f023 0320 	bic.w	r3, r3, #32
 80084a0:	6023      	str	r3, [r4, #0]
 80084a2:	2310      	movs	r3, #16
 80084a4:	e7b0      	b.n	8008408 <_printf_i+0xfc>
 80084a6:	6823      	ldr	r3, [r4, #0]
 80084a8:	f043 0320 	orr.w	r3, r3, #32
 80084ac:	6023      	str	r3, [r4, #0]
 80084ae:	2378      	movs	r3, #120	; 0x78
 80084b0:	4828      	ldr	r0, [pc, #160]	; (8008554 <_printf_i+0x248>)
 80084b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80084b6:	e7e3      	b.n	8008480 <_printf_i+0x174>
 80084b8:	0659      	lsls	r1, r3, #25
 80084ba:	bf48      	it	mi
 80084bc:	b2b6      	uxthmi	r6, r6
 80084be:	e7e6      	b.n	800848e <_printf_i+0x182>
 80084c0:	4615      	mov	r5, r2
 80084c2:	e7bb      	b.n	800843c <_printf_i+0x130>
 80084c4:	682b      	ldr	r3, [r5, #0]
 80084c6:	6826      	ldr	r6, [r4, #0]
 80084c8:	6961      	ldr	r1, [r4, #20]
 80084ca:	1d18      	adds	r0, r3, #4
 80084cc:	6028      	str	r0, [r5, #0]
 80084ce:	0635      	lsls	r5, r6, #24
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	d501      	bpl.n	80084d8 <_printf_i+0x1cc>
 80084d4:	6019      	str	r1, [r3, #0]
 80084d6:	e002      	b.n	80084de <_printf_i+0x1d2>
 80084d8:	0670      	lsls	r0, r6, #25
 80084da:	d5fb      	bpl.n	80084d4 <_printf_i+0x1c8>
 80084dc:	8019      	strh	r1, [r3, #0]
 80084de:	2300      	movs	r3, #0
 80084e0:	6123      	str	r3, [r4, #16]
 80084e2:	4615      	mov	r5, r2
 80084e4:	e7ba      	b.n	800845c <_printf_i+0x150>
 80084e6:	682b      	ldr	r3, [r5, #0]
 80084e8:	1d1a      	adds	r2, r3, #4
 80084ea:	602a      	str	r2, [r5, #0]
 80084ec:	681d      	ldr	r5, [r3, #0]
 80084ee:	6862      	ldr	r2, [r4, #4]
 80084f0:	2100      	movs	r1, #0
 80084f2:	4628      	mov	r0, r5
 80084f4:	f7f7 fe74 	bl	80001e0 <memchr>
 80084f8:	b108      	cbz	r0, 80084fe <_printf_i+0x1f2>
 80084fa:	1b40      	subs	r0, r0, r5
 80084fc:	6060      	str	r0, [r4, #4]
 80084fe:	6863      	ldr	r3, [r4, #4]
 8008500:	6123      	str	r3, [r4, #16]
 8008502:	2300      	movs	r3, #0
 8008504:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008508:	e7a8      	b.n	800845c <_printf_i+0x150>
 800850a:	6923      	ldr	r3, [r4, #16]
 800850c:	462a      	mov	r2, r5
 800850e:	4649      	mov	r1, r9
 8008510:	4640      	mov	r0, r8
 8008512:	47d0      	blx	sl
 8008514:	3001      	adds	r0, #1
 8008516:	d0ab      	beq.n	8008470 <_printf_i+0x164>
 8008518:	6823      	ldr	r3, [r4, #0]
 800851a:	079b      	lsls	r3, r3, #30
 800851c:	d413      	bmi.n	8008546 <_printf_i+0x23a>
 800851e:	68e0      	ldr	r0, [r4, #12]
 8008520:	9b03      	ldr	r3, [sp, #12]
 8008522:	4298      	cmp	r0, r3
 8008524:	bfb8      	it	lt
 8008526:	4618      	movlt	r0, r3
 8008528:	e7a4      	b.n	8008474 <_printf_i+0x168>
 800852a:	2301      	movs	r3, #1
 800852c:	4632      	mov	r2, r6
 800852e:	4649      	mov	r1, r9
 8008530:	4640      	mov	r0, r8
 8008532:	47d0      	blx	sl
 8008534:	3001      	adds	r0, #1
 8008536:	d09b      	beq.n	8008470 <_printf_i+0x164>
 8008538:	3501      	adds	r5, #1
 800853a:	68e3      	ldr	r3, [r4, #12]
 800853c:	9903      	ldr	r1, [sp, #12]
 800853e:	1a5b      	subs	r3, r3, r1
 8008540:	42ab      	cmp	r3, r5
 8008542:	dcf2      	bgt.n	800852a <_printf_i+0x21e>
 8008544:	e7eb      	b.n	800851e <_printf_i+0x212>
 8008546:	2500      	movs	r5, #0
 8008548:	f104 0619 	add.w	r6, r4, #25
 800854c:	e7f5      	b.n	800853a <_printf_i+0x22e>
 800854e:	bf00      	nop
 8008550:	0800c6a2 	.word	0x0800c6a2
 8008554:	0800c6b3 	.word	0x0800c6b3

08008558 <sniprintf>:
 8008558:	b40c      	push	{r2, r3}
 800855a:	b530      	push	{r4, r5, lr}
 800855c:	4b17      	ldr	r3, [pc, #92]	; (80085bc <sniprintf+0x64>)
 800855e:	1e0c      	subs	r4, r1, #0
 8008560:	681d      	ldr	r5, [r3, #0]
 8008562:	b09d      	sub	sp, #116	; 0x74
 8008564:	da08      	bge.n	8008578 <sniprintf+0x20>
 8008566:	238b      	movs	r3, #139	; 0x8b
 8008568:	602b      	str	r3, [r5, #0]
 800856a:	f04f 30ff 	mov.w	r0, #4294967295
 800856e:	b01d      	add	sp, #116	; 0x74
 8008570:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008574:	b002      	add	sp, #8
 8008576:	4770      	bx	lr
 8008578:	f44f 7302 	mov.w	r3, #520	; 0x208
 800857c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008580:	bf14      	ite	ne
 8008582:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008586:	4623      	moveq	r3, r4
 8008588:	9304      	str	r3, [sp, #16]
 800858a:	9307      	str	r3, [sp, #28]
 800858c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008590:	9002      	str	r0, [sp, #8]
 8008592:	9006      	str	r0, [sp, #24]
 8008594:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008598:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800859a:	ab21      	add	r3, sp, #132	; 0x84
 800859c:	a902      	add	r1, sp, #8
 800859e:	4628      	mov	r0, r5
 80085a0:	9301      	str	r3, [sp, #4]
 80085a2:	f001 fb69 	bl	8009c78 <_svfiprintf_r>
 80085a6:	1c43      	adds	r3, r0, #1
 80085a8:	bfbc      	itt	lt
 80085aa:	238b      	movlt	r3, #139	; 0x8b
 80085ac:	602b      	strlt	r3, [r5, #0]
 80085ae:	2c00      	cmp	r4, #0
 80085b0:	d0dd      	beq.n	800856e <sniprintf+0x16>
 80085b2:	9b02      	ldr	r3, [sp, #8]
 80085b4:	2200      	movs	r2, #0
 80085b6:	701a      	strb	r2, [r3, #0]
 80085b8:	e7d9      	b.n	800856e <sniprintf+0x16>
 80085ba:	bf00      	nop
 80085bc:	2000001c 	.word	0x2000001c

080085c0 <quorem>:
 80085c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c4:	6903      	ldr	r3, [r0, #16]
 80085c6:	690c      	ldr	r4, [r1, #16]
 80085c8:	42a3      	cmp	r3, r4
 80085ca:	4607      	mov	r7, r0
 80085cc:	f2c0 8081 	blt.w	80086d2 <quorem+0x112>
 80085d0:	3c01      	subs	r4, #1
 80085d2:	f101 0814 	add.w	r8, r1, #20
 80085d6:	f100 0514 	add.w	r5, r0, #20
 80085da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085de:	9301      	str	r3, [sp, #4]
 80085e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80085e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085e8:	3301      	adds	r3, #1
 80085ea:	429a      	cmp	r2, r3
 80085ec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80085f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80085f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80085f8:	d331      	bcc.n	800865e <quorem+0x9e>
 80085fa:	f04f 0e00 	mov.w	lr, #0
 80085fe:	4640      	mov	r0, r8
 8008600:	46ac      	mov	ip, r5
 8008602:	46f2      	mov	sl, lr
 8008604:	f850 2b04 	ldr.w	r2, [r0], #4
 8008608:	b293      	uxth	r3, r2
 800860a:	fb06 e303 	mla	r3, r6, r3, lr
 800860e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008612:	b29b      	uxth	r3, r3
 8008614:	ebaa 0303 	sub.w	r3, sl, r3
 8008618:	f8dc a000 	ldr.w	sl, [ip]
 800861c:	0c12      	lsrs	r2, r2, #16
 800861e:	fa13 f38a 	uxtah	r3, r3, sl
 8008622:	fb06 e202 	mla	r2, r6, r2, lr
 8008626:	9300      	str	r3, [sp, #0]
 8008628:	9b00      	ldr	r3, [sp, #0]
 800862a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800862e:	b292      	uxth	r2, r2
 8008630:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008634:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008638:	f8bd 3000 	ldrh.w	r3, [sp]
 800863c:	4581      	cmp	r9, r0
 800863e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008642:	f84c 3b04 	str.w	r3, [ip], #4
 8008646:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800864a:	d2db      	bcs.n	8008604 <quorem+0x44>
 800864c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008650:	b92b      	cbnz	r3, 800865e <quorem+0x9e>
 8008652:	9b01      	ldr	r3, [sp, #4]
 8008654:	3b04      	subs	r3, #4
 8008656:	429d      	cmp	r5, r3
 8008658:	461a      	mov	r2, r3
 800865a:	d32e      	bcc.n	80086ba <quorem+0xfa>
 800865c:	613c      	str	r4, [r7, #16]
 800865e:	4638      	mov	r0, r7
 8008660:	f001 f8b6 	bl	80097d0 <__mcmp>
 8008664:	2800      	cmp	r0, #0
 8008666:	db24      	blt.n	80086b2 <quorem+0xf2>
 8008668:	3601      	adds	r6, #1
 800866a:	4628      	mov	r0, r5
 800866c:	f04f 0c00 	mov.w	ip, #0
 8008670:	f858 2b04 	ldr.w	r2, [r8], #4
 8008674:	f8d0 e000 	ldr.w	lr, [r0]
 8008678:	b293      	uxth	r3, r2
 800867a:	ebac 0303 	sub.w	r3, ip, r3
 800867e:	0c12      	lsrs	r2, r2, #16
 8008680:	fa13 f38e 	uxtah	r3, r3, lr
 8008684:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008688:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800868c:	b29b      	uxth	r3, r3
 800868e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008692:	45c1      	cmp	r9, r8
 8008694:	f840 3b04 	str.w	r3, [r0], #4
 8008698:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800869c:	d2e8      	bcs.n	8008670 <quorem+0xb0>
 800869e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80086a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80086a6:	b922      	cbnz	r2, 80086b2 <quorem+0xf2>
 80086a8:	3b04      	subs	r3, #4
 80086aa:	429d      	cmp	r5, r3
 80086ac:	461a      	mov	r2, r3
 80086ae:	d30a      	bcc.n	80086c6 <quorem+0x106>
 80086b0:	613c      	str	r4, [r7, #16]
 80086b2:	4630      	mov	r0, r6
 80086b4:	b003      	add	sp, #12
 80086b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086ba:	6812      	ldr	r2, [r2, #0]
 80086bc:	3b04      	subs	r3, #4
 80086be:	2a00      	cmp	r2, #0
 80086c0:	d1cc      	bne.n	800865c <quorem+0x9c>
 80086c2:	3c01      	subs	r4, #1
 80086c4:	e7c7      	b.n	8008656 <quorem+0x96>
 80086c6:	6812      	ldr	r2, [r2, #0]
 80086c8:	3b04      	subs	r3, #4
 80086ca:	2a00      	cmp	r2, #0
 80086cc:	d1f0      	bne.n	80086b0 <quorem+0xf0>
 80086ce:	3c01      	subs	r4, #1
 80086d0:	e7eb      	b.n	80086aa <quorem+0xea>
 80086d2:	2000      	movs	r0, #0
 80086d4:	e7ee      	b.n	80086b4 <quorem+0xf4>
	...

080086d8 <_dtoa_r>:
 80086d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086dc:	ed2d 8b04 	vpush	{d8-d9}
 80086e0:	ec57 6b10 	vmov	r6, r7, d0
 80086e4:	b093      	sub	sp, #76	; 0x4c
 80086e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80086e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80086ec:	9106      	str	r1, [sp, #24]
 80086ee:	ee10 aa10 	vmov	sl, s0
 80086f2:	4604      	mov	r4, r0
 80086f4:	9209      	str	r2, [sp, #36]	; 0x24
 80086f6:	930c      	str	r3, [sp, #48]	; 0x30
 80086f8:	46bb      	mov	fp, r7
 80086fa:	b975      	cbnz	r5, 800871a <_dtoa_r+0x42>
 80086fc:	2010      	movs	r0, #16
 80086fe:	f000 fddd 	bl	80092bc <malloc>
 8008702:	4602      	mov	r2, r0
 8008704:	6260      	str	r0, [r4, #36]	; 0x24
 8008706:	b920      	cbnz	r0, 8008712 <_dtoa_r+0x3a>
 8008708:	4ba7      	ldr	r3, [pc, #668]	; (80089a8 <_dtoa_r+0x2d0>)
 800870a:	21ea      	movs	r1, #234	; 0xea
 800870c:	48a7      	ldr	r0, [pc, #668]	; (80089ac <_dtoa_r+0x2d4>)
 800870e:	f001 fbc3 	bl	8009e98 <__assert_func>
 8008712:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008716:	6005      	str	r5, [r0, #0]
 8008718:	60c5      	str	r5, [r0, #12]
 800871a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800871c:	6819      	ldr	r1, [r3, #0]
 800871e:	b151      	cbz	r1, 8008736 <_dtoa_r+0x5e>
 8008720:	685a      	ldr	r2, [r3, #4]
 8008722:	604a      	str	r2, [r1, #4]
 8008724:	2301      	movs	r3, #1
 8008726:	4093      	lsls	r3, r2
 8008728:	608b      	str	r3, [r1, #8]
 800872a:	4620      	mov	r0, r4
 800872c:	f000 fe0e 	bl	800934c <_Bfree>
 8008730:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008732:	2200      	movs	r2, #0
 8008734:	601a      	str	r2, [r3, #0]
 8008736:	1e3b      	subs	r3, r7, #0
 8008738:	bfaa      	itet	ge
 800873a:	2300      	movge	r3, #0
 800873c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008740:	f8c8 3000 	strge.w	r3, [r8]
 8008744:	4b9a      	ldr	r3, [pc, #616]	; (80089b0 <_dtoa_r+0x2d8>)
 8008746:	bfbc      	itt	lt
 8008748:	2201      	movlt	r2, #1
 800874a:	f8c8 2000 	strlt.w	r2, [r8]
 800874e:	ea33 030b 	bics.w	r3, r3, fp
 8008752:	d11b      	bne.n	800878c <_dtoa_r+0xb4>
 8008754:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008756:	f242 730f 	movw	r3, #9999	; 0x270f
 800875a:	6013      	str	r3, [r2, #0]
 800875c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008760:	4333      	orrs	r3, r6
 8008762:	f000 8592 	beq.w	800928a <_dtoa_r+0xbb2>
 8008766:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008768:	b963      	cbnz	r3, 8008784 <_dtoa_r+0xac>
 800876a:	4b92      	ldr	r3, [pc, #584]	; (80089b4 <_dtoa_r+0x2dc>)
 800876c:	e022      	b.n	80087b4 <_dtoa_r+0xdc>
 800876e:	4b92      	ldr	r3, [pc, #584]	; (80089b8 <_dtoa_r+0x2e0>)
 8008770:	9301      	str	r3, [sp, #4]
 8008772:	3308      	adds	r3, #8
 8008774:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008776:	6013      	str	r3, [r2, #0]
 8008778:	9801      	ldr	r0, [sp, #4]
 800877a:	b013      	add	sp, #76	; 0x4c
 800877c:	ecbd 8b04 	vpop	{d8-d9}
 8008780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008784:	4b8b      	ldr	r3, [pc, #556]	; (80089b4 <_dtoa_r+0x2dc>)
 8008786:	9301      	str	r3, [sp, #4]
 8008788:	3303      	adds	r3, #3
 800878a:	e7f3      	b.n	8008774 <_dtoa_r+0x9c>
 800878c:	2200      	movs	r2, #0
 800878e:	2300      	movs	r3, #0
 8008790:	4650      	mov	r0, sl
 8008792:	4659      	mov	r1, fp
 8008794:	f7f8 f998 	bl	8000ac8 <__aeabi_dcmpeq>
 8008798:	ec4b ab19 	vmov	d9, sl, fp
 800879c:	4680      	mov	r8, r0
 800879e:	b158      	cbz	r0, 80087b8 <_dtoa_r+0xe0>
 80087a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80087a2:	2301      	movs	r3, #1
 80087a4:	6013      	str	r3, [r2, #0]
 80087a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	f000 856b 	beq.w	8009284 <_dtoa_r+0xbac>
 80087ae:	4883      	ldr	r0, [pc, #524]	; (80089bc <_dtoa_r+0x2e4>)
 80087b0:	6018      	str	r0, [r3, #0]
 80087b2:	1e43      	subs	r3, r0, #1
 80087b4:	9301      	str	r3, [sp, #4]
 80087b6:	e7df      	b.n	8008778 <_dtoa_r+0xa0>
 80087b8:	ec4b ab10 	vmov	d0, sl, fp
 80087bc:	aa10      	add	r2, sp, #64	; 0x40
 80087be:	a911      	add	r1, sp, #68	; 0x44
 80087c0:	4620      	mov	r0, r4
 80087c2:	f001 f8ab 	bl	800991c <__d2b>
 80087c6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80087ca:	ee08 0a10 	vmov	s16, r0
 80087ce:	2d00      	cmp	r5, #0
 80087d0:	f000 8084 	beq.w	80088dc <_dtoa_r+0x204>
 80087d4:	ee19 3a90 	vmov	r3, s19
 80087d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087dc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80087e0:	4656      	mov	r6, sl
 80087e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80087e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80087ea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80087ee:	4b74      	ldr	r3, [pc, #464]	; (80089c0 <_dtoa_r+0x2e8>)
 80087f0:	2200      	movs	r2, #0
 80087f2:	4630      	mov	r0, r6
 80087f4:	4639      	mov	r1, r7
 80087f6:	f7f7 fd47 	bl	8000288 <__aeabi_dsub>
 80087fa:	a365      	add	r3, pc, #404	; (adr r3, 8008990 <_dtoa_r+0x2b8>)
 80087fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008800:	f7f7 fefa 	bl	80005f8 <__aeabi_dmul>
 8008804:	a364      	add	r3, pc, #400	; (adr r3, 8008998 <_dtoa_r+0x2c0>)
 8008806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880a:	f7f7 fd3f 	bl	800028c <__adddf3>
 800880e:	4606      	mov	r6, r0
 8008810:	4628      	mov	r0, r5
 8008812:	460f      	mov	r7, r1
 8008814:	f7f7 fe86 	bl	8000524 <__aeabi_i2d>
 8008818:	a361      	add	r3, pc, #388	; (adr r3, 80089a0 <_dtoa_r+0x2c8>)
 800881a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800881e:	f7f7 feeb 	bl	80005f8 <__aeabi_dmul>
 8008822:	4602      	mov	r2, r0
 8008824:	460b      	mov	r3, r1
 8008826:	4630      	mov	r0, r6
 8008828:	4639      	mov	r1, r7
 800882a:	f7f7 fd2f 	bl	800028c <__adddf3>
 800882e:	4606      	mov	r6, r0
 8008830:	460f      	mov	r7, r1
 8008832:	f7f8 f991 	bl	8000b58 <__aeabi_d2iz>
 8008836:	2200      	movs	r2, #0
 8008838:	9000      	str	r0, [sp, #0]
 800883a:	2300      	movs	r3, #0
 800883c:	4630      	mov	r0, r6
 800883e:	4639      	mov	r1, r7
 8008840:	f7f8 f94c 	bl	8000adc <__aeabi_dcmplt>
 8008844:	b150      	cbz	r0, 800885c <_dtoa_r+0x184>
 8008846:	9800      	ldr	r0, [sp, #0]
 8008848:	f7f7 fe6c 	bl	8000524 <__aeabi_i2d>
 800884c:	4632      	mov	r2, r6
 800884e:	463b      	mov	r3, r7
 8008850:	f7f8 f93a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008854:	b910      	cbnz	r0, 800885c <_dtoa_r+0x184>
 8008856:	9b00      	ldr	r3, [sp, #0]
 8008858:	3b01      	subs	r3, #1
 800885a:	9300      	str	r3, [sp, #0]
 800885c:	9b00      	ldr	r3, [sp, #0]
 800885e:	2b16      	cmp	r3, #22
 8008860:	d85a      	bhi.n	8008918 <_dtoa_r+0x240>
 8008862:	9a00      	ldr	r2, [sp, #0]
 8008864:	4b57      	ldr	r3, [pc, #348]	; (80089c4 <_dtoa_r+0x2ec>)
 8008866:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800886a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800886e:	ec51 0b19 	vmov	r0, r1, d9
 8008872:	f7f8 f933 	bl	8000adc <__aeabi_dcmplt>
 8008876:	2800      	cmp	r0, #0
 8008878:	d050      	beq.n	800891c <_dtoa_r+0x244>
 800887a:	9b00      	ldr	r3, [sp, #0]
 800887c:	3b01      	subs	r3, #1
 800887e:	9300      	str	r3, [sp, #0]
 8008880:	2300      	movs	r3, #0
 8008882:	930b      	str	r3, [sp, #44]	; 0x2c
 8008884:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008886:	1b5d      	subs	r5, r3, r5
 8008888:	1e6b      	subs	r3, r5, #1
 800888a:	9305      	str	r3, [sp, #20]
 800888c:	bf45      	ittet	mi
 800888e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008892:	9304      	strmi	r3, [sp, #16]
 8008894:	2300      	movpl	r3, #0
 8008896:	2300      	movmi	r3, #0
 8008898:	bf4c      	ite	mi
 800889a:	9305      	strmi	r3, [sp, #20]
 800889c:	9304      	strpl	r3, [sp, #16]
 800889e:	9b00      	ldr	r3, [sp, #0]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	db3d      	blt.n	8008920 <_dtoa_r+0x248>
 80088a4:	9b05      	ldr	r3, [sp, #20]
 80088a6:	9a00      	ldr	r2, [sp, #0]
 80088a8:	920a      	str	r2, [sp, #40]	; 0x28
 80088aa:	4413      	add	r3, r2
 80088ac:	9305      	str	r3, [sp, #20]
 80088ae:	2300      	movs	r3, #0
 80088b0:	9307      	str	r3, [sp, #28]
 80088b2:	9b06      	ldr	r3, [sp, #24]
 80088b4:	2b09      	cmp	r3, #9
 80088b6:	f200 8089 	bhi.w	80089cc <_dtoa_r+0x2f4>
 80088ba:	2b05      	cmp	r3, #5
 80088bc:	bfc4      	itt	gt
 80088be:	3b04      	subgt	r3, #4
 80088c0:	9306      	strgt	r3, [sp, #24]
 80088c2:	9b06      	ldr	r3, [sp, #24]
 80088c4:	f1a3 0302 	sub.w	r3, r3, #2
 80088c8:	bfcc      	ite	gt
 80088ca:	2500      	movgt	r5, #0
 80088cc:	2501      	movle	r5, #1
 80088ce:	2b03      	cmp	r3, #3
 80088d0:	f200 8087 	bhi.w	80089e2 <_dtoa_r+0x30a>
 80088d4:	e8df f003 	tbb	[pc, r3]
 80088d8:	59383a2d 	.word	0x59383a2d
 80088dc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80088e0:	441d      	add	r5, r3
 80088e2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80088e6:	2b20      	cmp	r3, #32
 80088e8:	bfc1      	itttt	gt
 80088ea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80088ee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80088f2:	fa0b f303 	lslgt.w	r3, fp, r3
 80088f6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80088fa:	bfda      	itte	le
 80088fc:	f1c3 0320 	rsble	r3, r3, #32
 8008900:	fa06 f003 	lslle.w	r0, r6, r3
 8008904:	4318      	orrgt	r0, r3
 8008906:	f7f7 fdfd 	bl	8000504 <__aeabi_ui2d>
 800890a:	2301      	movs	r3, #1
 800890c:	4606      	mov	r6, r0
 800890e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008912:	3d01      	subs	r5, #1
 8008914:	930e      	str	r3, [sp, #56]	; 0x38
 8008916:	e76a      	b.n	80087ee <_dtoa_r+0x116>
 8008918:	2301      	movs	r3, #1
 800891a:	e7b2      	b.n	8008882 <_dtoa_r+0x1aa>
 800891c:	900b      	str	r0, [sp, #44]	; 0x2c
 800891e:	e7b1      	b.n	8008884 <_dtoa_r+0x1ac>
 8008920:	9b04      	ldr	r3, [sp, #16]
 8008922:	9a00      	ldr	r2, [sp, #0]
 8008924:	1a9b      	subs	r3, r3, r2
 8008926:	9304      	str	r3, [sp, #16]
 8008928:	4253      	negs	r3, r2
 800892a:	9307      	str	r3, [sp, #28]
 800892c:	2300      	movs	r3, #0
 800892e:	930a      	str	r3, [sp, #40]	; 0x28
 8008930:	e7bf      	b.n	80088b2 <_dtoa_r+0x1da>
 8008932:	2300      	movs	r3, #0
 8008934:	9308      	str	r3, [sp, #32]
 8008936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008938:	2b00      	cmp	r3, #0
 800893a:	dc55      	bgt.n	80089e8 <_dtoa_r+0x310>
 800893c:	2301      	movs	r3, #1
 800893e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008942:	461a      	mov	r2, r3
 8008944:	9209      	str	r2, [sp, #36]	; 0x24
 8008946:	e00c      	b.n	8008962 <_dtoa_r+0x28a>
 8008948:	2301      	movs	r3, #1
 800894a:	e7f3      	b.n	8008934 <_dtoa_r+0x25c>
 800894c:	2300      	movs	r3, #0
 800894e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008950:	9308      	str	r3, [sp, #32]
 8008952:	9b00      	ldr	r3, [sp, #0]
 8008954:	4413      	add	r3, r2
 8008956:	9302      	str	r3, [sp, #8]
 8008958:	3301      	adds	r3, #1
 800895a:	2b01      	cmp	r3, #1
 800895c:	9303      	str	r3, [sp, #12]
 800895e:	bfb8      	it	lt
 8008960:	2301      	movlt	r3, #1
 8008962:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008964:	2200      	movs	r2, #0
 8008966:	6042      	str	r2, [r0, #4]
 8008968:	2204      	movs	r2, #4
 800896a:	f102 0614 	add.w	r6, r2, #20
 800896e:	429e      	cmp	r6, r3
 8008970:	6841      	ldr	r1, [r0, #4]
 8008972:	d93d      	bls.n	80089f0 <_dtoa_r+0x318>
 8008974:	4620      	mov	r0, r4
 8008976:	f000 fca9 	bl	80092cc <_Balloc>
 800897a:	9001      	str	r0, [sp, #4]
 800897c:	2800      	cmp	r0, #0
 800897e:	d13b      	bne.n	80089f8 <_dtoa_r+0x320>
 8008980:	4b11      	ldr	r3, [pc, #68]	; (80089c8 <_dtoa_r+0x2f0>)
 8008982:	4602      	mov	r2, r0
 8008984:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008988:	e6c0      	b.n	800870c <_dtoa_r+0x34>
 800898a:	2301      	movs	r3, #1
 800898c:	e7df      	b.n	800894e <_dtoa_r+0x276>
 800898e:	bf00      	nop
 8008990:	636f4361 	.word	0x636f4361
 8008994:	3fd287a7 	.word	0x3fd287a7
 8008998:	8b60c8b3 	.word	0x8b60c8b3
 800899c:	3fc68a28 	.word	0x3fc68a28
 80089a0:	509f79fb 	.word	0x509f79fb
 80089a4:	3fd34413 	.word	0x3fd34413
 80089a8:	0800c6d1 	.word	0x0800c6d1
 80089ac:	0800c6e8 	.word	0x0800c6e8
 80089b0:	7ff00000 	.word	0x7ff00000
 80089b4:	0800c6cd 	.word	0x0800c6cd
 80089b8:	0800c6c4 	.word	0x0800c6c4
 80089bc:	0800c6a1 	.word	0x0800c6a1
 80089c0:	3ff80000 	.word	0x3ff80000
 80089c4:	0800c7d8 	.word	0x0800c7d8
 80089c8:	0800c743 	.word	0x0800c743
 80089cc:	2501      	movs	r5, #1
 80089ce:	2300      	movs	r3, #0
 80089d0:	9306      	str	r3, [sp, #24]
 80089d2:	9508      	str	r5, [sp, #32]
 80089d4:	f04f 33ff 	mov.w	r3, #4294967295
 80089d8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80089dc:	2200      	movs	r2, #0
 80089de:	2312      	movs	r3, #18
 80089e0:	e7b0      	b.n	8008944 <_dtoa_r+0x26c>
 80089e2:	2301      	movs	r3, #1
 80089e4:	9308      	str	r3, [sp, #32]
 80089e6:	e7f5      	b.n	80089d4 <_dtoa_r+0x2fc>
 80089e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089ea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80089ee:	e7b8      	b.n	8008962 <_dtoa_r+0x28a>
 80089f0:	3101      	adds	r1, #1
 80089f2:	6041      	str	r1, [r0, #4]
 80089f4:	0052      	lsls	r2, r2, #1
 80089f6:	e7b8      	b.n	800896a <_dtoa_r+0x292>
 80089f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089fa:	9a01      	ldr	r2, [sp, #4]
 80089fc:	601a      	str	r2, [r3, #0]
 80089fe:	9b03      	ldr	r3, [sp, #12]
 8008a00:	2b0e      	cmp	r3, #14
 8008a02:	f200 809d 	bhi.w	8008b40 <_dtoa_r+0x468>
 8008a06:	2d00      	cmp	r5, #0
 8008a08:	f000 809a 	beq.w	8008b40 <_dtoa_r+0x468>
 8008a0c:	9b00      	ldr	r3, [sp, #0]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	dd32      	ble.n	8008a78 <_dtoa_r+0x3a0>
 8008a12:	4ab7      	ldr	r2, [pc, #732]	; (8008cf0 <_dtoa_r+0x618>)
 8008a14:	f003 030f 	and.w	r3, r3, #15
 8008a18:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008a1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a20:	9b00      	ldr	r3, [sp, #0]
 8008a22:	05d8      	lsls	r0, r3, #23
 8008a24:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008a28:	d516      	bpl.n	8008a58 <_dtoa_r+0x380>
 8008a2a:	4bb2      	ldr	r3, [pc, #712]	; (8008cf4 <_dtoa_r+0x61c>)
 8008a2c:	ec51 0b19 	vmov	r0, r1, d9
 8008a30:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008a34:	f7f7 ff0a 	bl	800084c <__aeabi_ddiv>
 8008a38:	f007 070f 	and.w	r7, r7, #15
 8008a3c:	4682      	mov	sl, r0
 8008a3e:	468b      	mov	fp, r1
 8008a40:	2503      	movs	r5, #3
 8008a42:	4eac      	ldr	r6, [pc, #688]	; (8008cf4 <_dtoa_r+0x61c>)
 8008a44:	b957      	cbnz	r7, 8008a5c <_dtoa_r+0x384>
 8008a46:	4642      	mov	r2, r8
 8008a48:	464b      	mov	r3, r9
 8008a4a:	4650      	mov	r0, sl
 8008a4c:	4659      	mov	r1, fp
 8008a4e:	f7f7 fefd 	bl	800084c <__aeabi_ddiv>
 8008a52:	4682      	mov	sl, r0
 8008a54:	468b      	mov	fp, r1
 8008a56:	e028      	b.n	8008aaa <_dtoa_r+0x3d2>
 8008a58:	2502      	movs	r5, #2
 8008a5a:	e7f2      	b.n	8008a42 <_dtoa_r+0x36a>
 8008a5c:	07f9      	lsls	r1, r7, #31
 8008a5e:	d508      	bpl.n	8008a72 <_dtoa_r+0x39a>
 8008a60:	4640      	mov	r0, r8
 8008a62:	4649      	mov	r1, r9
 8008a64:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008a68:	f7f7 fdc6 	bl	80005f8 <__aeabi_dmul>
 8008a6c:	3501      	adds	r5, #1
 8008a6e:	4680      	mov	r8, r0
 8008a70:	4689      	mov	r9, r1
 8008a72:	107f      	asrs	r7, r7, #1
 8008a74:	3608      	adds	r6, #8
 8008a76:	e7e5      	b.n	8008a44 <_dtoa_r+0x36c>
 8008a78:	f000 809b 	beq.w	8008bb2 <_dtoa_r+0x4da>
 8008a7c:	9b00      	ldr	r3, [sp, #0]
 8008a7e:	4f9d      	ldr	r7, [pc, #628]	; (8008cf4 <_dtoa_r+0x61c>)
 8008a80:	425e      	negs	r6, r3
 8008a82:	4b9b      	ldr	r3, [pc, #620]	; (8008cf0 <_dtoa_r+0x618>)
 8008a84:	f006 020f 	and.w	r2, r6, #15
 8008a88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a90:	ec51 0b19 	vmov	r0, r1, d9
 8008a94:	f7f7 fdb0 	bl	80005f8 <__aeabi_dmul>
 8008a98:	1136      	asrs	r6, r6, #4
 8008a9a:	4682      	mov	sl, r0
 8008a9c:	468b      	mov	fp, r1
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	2502      	movs	r5, #2
 8008aa2:	2e00      	cmp	r6, #0
 8008aa4:	d17a      	bne.n	8008b9c <_dtoa_r+0x4c4>
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d1d3      	bne.n	8008a52 <_dtoa_r+0x37a>
 8008aaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	f000 8082 	beq.w	8008bb6 <_dtoa_r+0x4de>
 8008ab2:	4b91      	ldr	r3, [pc, #580]	; (8008cf8 <_dtoa_r+0x620>)
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	4650      	mov	r0, sl
 8008ab8:	4659      	mov	r1, fp
 8008aba:	f7f8 f80f 	bl	8000adc <__aeabi_dcmplt>
 8008abe:	2800      	cmp	r0, #0
 8008ac0:	d079      	beq.n	8008bb6 <_dtoa_r+0x4de>
 8008ac2:	9b03      	ldr	r3, [sp, #12]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d076      	beq.n	8008bb6 <_dtoa_r+0x4de>
 8008ac8:	9b02      	ldr	r3, [sp, #8]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	dd36      	ble.n	8008b3c <_dtoa_r+0x464>
 8008ace:	9b00      	ldr	r3, [sp, #0]
 8008ad0:	4650      	mov	r0, sl
 8008ad2:	4659      	mov	r1, fp
 8008ad4:	1e5f      	subs	r7, r3, #1
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	4b88      	ldr	r3, [pc, #544]	; (8008cfc <_dtoa_r+0x624>)
 8008ada:	f7f7 fd8d 	bl	80005f8 <__aeabi_dmul>
 8008ade:	9e02      	ldr	r6, [sp, #8]
 8008ae0:	4682      	mov	sl, r0
 8008ae2:	468b      	mov	fp, r1
 8008ae4:	3501      	adds	r5, #1
 8008ae6:	4628      	mov	r0, r5
 8008ae8:	f7f7 fd1c 	bl	8000524 <__aeabi_i2d>
 8008aec:	4652      	mov	r2, sl
 8008aee:	465b      	mov	r3, fp
 8008af0:	f7f7 fd82 	bl	80005f8 <__aeabi_dmul>
 8008af4:	4b82      	ldr	r3, [pc, #520]	; (8008d00 <_dtoa_r+0x628>)
 8008af6:	2200      	movs	r2, #0
 8008af8:	f7f7 fbc8 	bl	800028c <__adddf3>
 8008afc:	46d0      	mov	r8, sl
 8008afe:	46d9      	mov	r9, fp
 8008b00:	4682      	mov	sl, r0
 8008b02:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008b06:	2e00      	cmp	r6, #0
 8008b08:	d158      	bne.n	8008bbc <_dtoa_r+0x4e4>
 8008b0a:	4b7e      	ldr	r3, [pc, #504]	; (8008d04 <_dtoa_r+0x62c>)
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	4640      	mov	r0, r8
 8008b10:	4649      	mov	r1, r9
 8008b12:	f7f7 fbb9 	bl	8000288 <__aeabi_dsub>
 8008b16:	4652      	mov	r2, sl
 8008b18:	465b      	mov	r3, fp
 8008b1a:	4680      	mov	r8, r0
 8008b1c:	4689      	mov	r9, r1
 8008b1e:	f7f7 fffb 	bl	8000b18 <__aeabi_dcmpgt>
 8008b22:	2800      	cmp	r0, #0
 8008b24:	f040 8295 	bne.w	8009052 <_dtoa_r+0x97a>
 8008b28:	4652      	mov	r2, sl
 8008b2a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008b2e:	4640      	mov	r0, r8
 8008b30:	4649      	mov	r1, r9
 8008b32:	f7f7 ffd3 	bl	8000adc <__aeabi_dcmplt>
 8008b36:	2800      	cmp	r0, #0
 8008b38:	f040 8289 	bne.w	800904e <_dtoa_r+0x976>
 8008b3c:	ec5b ab19 	vmov	sl, fp, d9
 8008b40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	f2c0 8148 	blt.w	8008dd8 <_dtoa_r+0x700>
 8008b48:	9a00      	ldr	r2, [sp, #0]
 8008b4a:	2a0e      	cmp	r2, #14
 8008b4c:	f300 8144 	bgt.w	8008dd8 <_dtoa_r+0x700>
 8008b50:	4b67      	ldr	r3, [pc, #412]	; (8008cf0 <_dtoa_r+0x618>)
 8008b52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b56:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008b5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	f280 80d5 	bge.w	8008d0c <_dtoa_r+0x634>
 8008b62:	9b03      	ldr	r3, [sp, #12]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	f300 80d1 	bgt.w	8008d0c <_dtoa_r+0x634>
 8008b6a:	f040 826f 	bne.w	800904c <_dtoa_r+0x974>
 8008b6e:	4b65      	ldr	r3, [pc, #404]	; (8008d04 <_dtoa_r+0x62c>)
 8008b70:	2200      	movs	r2, #0
 8008b72:	4640      	mov	r0, r8
 8008b74:	4649      	mov	r1, r9
 8008b76:	f7f7 fd3f 	bl	80005f8 <__aeabi_dmul>
 8008b7a:	4652      	mov	r2, sl
 8008b7c:	465b      	mov	r3, fp
 8008b7e:	f7f7 ffc1 	bl	8000b04 <__aeabi_dcmpge>
 8008b82:	9e03      	ldr	r6, [sp, #12]
 8008b84:	4637      	mov	r7, r6
 8008b86:	2800      	cmp	r0, #0
 8008b88:	f040 8245 	bne.w	8009016 <_dtoa_r+0x93e>
 8008b8c:	9d01      	ldr	r5, [sp, #4]
 8008b8e:	2331      	movs	r3, #49	; 0x31
 8008b90:	f805 3b01 	strb.w	r3, [r5], #1
 8008b94:	9b00      	ldr	r3, [sp, #0]
 8008b96:	3301      	adds	r3, #1
 8008b98:	9300      	str	r3, [sp, #0]
 8008b9a:	e240      	b.n	800901e <_dtoa_r+0x946>
 8008b9c:	07f2      	lsls	r2, r6, #31
 8008b9e:	d505      	bpl.n	8008bac <_dtoa_r+0x4d4>
 8008ba0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ba4:	f7f7 fd28 	bl	80005f8 <__aeabi_dmul>
 8008ba8:	3501      	adds	r5, #1
 8008baa:	2301      	movs	r3, #1
 8008bac:	1076      	asrs	r6, r6, #1
 8008bae:	3708      	adds	r7, #8
 8008bb0:	e777      	b.n	8008aa2 <_dtoa_r+0x3ca>
 8008bb2:	2502      	movs	r5, #2
 8008bb4:	e779      	b.n	8008aaa <_dtoa_r+0x3d2>
 8008bb6:	9f00      	ldr	r7, [sp, #0]
 8008bb8:	9e03      	ldr	r6, [sp, #12]
 8008bba:	e794      	b.n	8008ae6 <_dtoa_r+0x40e>
 8008bbc:	9901      	ldr	r1, [sp, #4]
 8008bbe:	4b4c      	ldr	r3, [pc, #304]	; (8008cf0 <_dtoa_r+0x618>)
 8008bc0:	4431      	add	r1, r6
 8008bc2:	910d      	str	r1, [sp, #52]	; 0x34
 8008bc4:	9908      	ldr	r1, [sp, #32]
 8008bc6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008bca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008bce:	2900      	cmp	r1, #0
 8008bd0:	d043      	beq.n	8008c5a <_dtoa_r+0x582>
 8008bd2:	494d      	ldr	r1, [pc, #308]	; (8008d08 <_dtoa_r+0x630>)
 8008bd4:	2000      	movs	r0, #0
 8008bd6:	f7f7 fe39 	bl	800084c <__aeabi_ddiv>
 8008bda:	4652      	mov	r2, sl
 8008bdc:	465b      	mov	r3, fp
 8008bde:	f7f7 fb53 	bl	8000288 <__aeabi_dsub>
 8008be2:	9d01      	ldr	r5, [sp, #4]
 8008be4:	4682      	mov	sl, r0
 8008be6:	468b      	mov	fp, r1
 8008be8:	4649      	mov	r1, r9
 8008bea:	4640      	mov	r0, r8
 8008bec:	f7f7 ffb4 	bl	8000b58 <__aeabi_d2iz>
 8008bf0:	4606      	mov	r6, r0
 8008bf2:	f7f7 fc97 	bl	8000524 <__aeabi_i2d>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	460b      	mov	r3, r1
 8008bfa:	4640      	mov	r0, r8
 8008bfc:	4649      	mov	r1, r9
 8008bfe:	f7f7 fb43 	bl	8000288 <__aeabi_dsub>
 8008c02:	3630      	adds	r6, #48	; 0x30
 8008c04:	f805 6b01 	strb.w	r6, [r5], #1
 8008c08:	4652      	mov	r2, sl
 8008c0a:	465b      	mov	r3, fp
 8008c0c:	4680      	mov	r8, r0
 8008c0e:	4689      	mov	r9, r1
 8008c10:	f7f7 ff64 	bl	8000adc <__aeabi_dcmplt>
 8008c14:	2800      	cmp	r0, #0
 8008c16:	d163      	bne.n	8008ce0 <_dtoa_r+0x608>
 8008c18:	4642      	mov	r2, r8
 8008c1a:	464b      	mov	r3, r9
 8008c1c:	4936      	ldr	r1, [pc, #216]	; (8008cf8 <_dtoa_r+0x620>)
 8008c1e:	2000      	movs	r0, #0
 8008c20:	f7f7 fb32 	bl	8000288 <__aeabi_dsub>
 8008c24:	4652      	mov	r2, sl
 8008c26:	465b      	mov	r3, fp
 8008c28:	f7f7 ff58 	bl	8000adc <__aeabi_dcmplt>
 8008c2c:	2800      	cmp	r0, #0
 8008c2e:	f040 80b5 	bne.w	8008d9c <_dtoa_r+0x6c4>
 8008c32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c34:	429d      	cmp	r5, r3
 8008c36:	d081      	beq.n	8008b3c <_dtoa_r+0x464>
 8008c38:	4b30      	ldr	r3, [pc, #192]	; (8008cfc <_dtoa_r+0x624>)
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	4650      	mov	r0, sl
 8008c3e:	4659      	mov	r1, fp
 8008c40:	f7f7 fcda 	bl	80005f8 <__aeabi_dmul>
 8008c44:	4b2d      	ldr	r3, [pc, #180]	; (8008cfc <_dtoa_r+0x624>)
 8008c46:	4682      	mov	sl, r0
 8008c48:	468b      	mov	fp, r1
 8008c4a:	4640      	mov	r0, r8
 8008c4c:	4649      	mov	r1, r9
 8008c4e:	2200      	movs	r2, #0
 8008c50:	f7f7 fcd2 	bl	80005f8 <__aeabi_dmul>
 8008c54:	4680      	mov	r8, r0
 8008c56:	4689      	mov	r9, r1
 8008c58:	e7c6      	b.n	8008be8 <_dtoa_r+0x510>
 8008c5a:	4650      	mov	r0, sl
 8008c5c:	4659      	mov	r1, fp
 8008c5e:	f7f7 fccb 	bl	80005f8 <__aeabi_dmul>
 8008c62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c64:	9d01      	ldr	r5, [sp, #4]
 8008c66:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c68:	4682      	mov	sl, r0
 8008c6a:	468b      	mov	fp, r1
 8008c6c:	4649      	mov	r1, r9
 8008c6e:	4640      	mov	r0, r8
 8008c70:	f7f7 ff72 	bl	8000b58 <__aeabi_d2iz>
 8008c74:	4606      	mov	r6, r0
 8008c76:	f7f7 fc55 	bl	8000524 <__aeabi_i2d>
 8008c7a:	3630      	adds	r6, #48	; 0x30
 8008c7c:	4602      	mov	r2, r0
 8008c7e:	460b      	mov	r3, r1
 8008c80:	4640      	mov	r0, r8
 8008c82:	4649      	mov	r1, r9
 8008c84:	f7f7 fb00 	bl	8000288 <__aeabi_dsub>
 8008c88:	f805 6b01 	strb.w	r6, [r5], #1
 8008c8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c8e:	429d      	cmp	r5, r3
 8008c90:	4680      	mov	r8, r0
 8008c92:	4689      	mov	r9, r1
 8008c94:	f04f 0200 	mov.w	r2, #0
 8008c98:	d124      	bne.n	8008ce4 <_dtoa_r+0x60c>
 8008c9a:	4b1b      	ldr	r3, [pc, #108]	; (8008d08 <_dtoa_r+0x630>)
 8008c9c:	4650      	mov	r0, sl
 8008c9e:	4659      	mov	r1, fp
 8008ca0:	f7f7 faf4 	bl	800028c <__adddf3>
 8008ca4:	4602      	mov	r2, r0
 8008ca6:	460b      	mov	r3, r1
 8008ca8:	4640      	mov	r0, r8
 8008caa:	4649      	mov	r1, r9
 8008cac:	f7f7 ff34 	bl	8000b18 <__aeabi_dcmpgt>
 8008cb0:	2800      	cmp	r0, #0
 8008cb2:	d173      	bne.n	8008d9c <_dtoa_r+0x6c4>
 8008cb4:	4652      	mov	r2, sl
 8008cb6:	465b      	mov	r3, fp
 8008cb8:	4913      	ldr	r1, [pc, #76]	; (8008d08 <_dtoa_r+0x630>)
 8008cba:	2000      	movs	r0, #0
 8008cbc:	f7f7 fae4 	bl	8000288 <__aeabi_dsub>
 8008cc0:	4602      	mov	r2, r0
 8008cc2:	460b      	mov	r3, r1
 8008cc4:	4640      	mov	r0, r8
 8008cc6:	4649      	mov	r1, r9
 8008cc8:	f7f7 ff08 	bl	8000adc <__aeabi_dcmplt>
 8008ccc:	2800      	cmp	r0, #0
 8008cce:	f43f af35 	beq.w	8008b3c <_dtoa_r+0x464>
 8008cd2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008cd4:	1e6b      	subs	r3, r5, #1
 8008cd6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008cd8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008cdc:	2b30      	cmp	r3, #48	; 0x30
 8008cde:	d0f8      	beq.n	8008cd2 <_dtoa_r+0x5fa>
 8008ce0:	9700      	str	r7, [sp, #0]
 8008ce2:	e049      	b.n	8008d78 <_dtoa_r+0x6a0>
 8008ce4:	4b05      	ldr	r3, [pc, #20]	; (8008cfc <_dtoa_r+0x624>)
 8008ce6:	f7f7 fc87 	bl	80005f8 <__aeabi_dmul>
 8008cea:	4680      	mov	r8, r0
 8008cec:	4689      	mov	r9, r1
 8008cee:	e7bd      	b.n	8008c6c <_dtoa_r+0x594>
 8008cf0:	0800c7d8 	.word	0x0800c7d8
 8008cf4:	0800c7b0 	.word	0x0800c7b0
 8008cf8:	3ff00000 	.word	0x3ff00000
 8008cfc:	40240000 	.word	0x40240000
 8008d00:	401c0000 	.word	0x401c0000
 8008d04:	40140000 	.word	0x40140000
 8008d08:	3fe00000 	.word	0x3fe00000
 8008d0c:	9d01      	ldr	r5, [sp, #4]
 8008d0e:	4656      	mov	r6, sl
 8008d10:	465f      	mov	r7, fp
 8008d12:	4642      	mov	r2, r8
 8008d14:	464b      	mov	r3, r9
 8008d16:	4630      	mov	r0, r6
 8008d18:	4639      	mov	r1, r7
 8008d1a:	f7f7 fd97 	bl	800084c <__aeabi_ddiv>
 8008d1e:	f7f7 ff1b 	bl	8000b58 <__aeabi_d2iz>
 8008d22:	4682      	mov	sl, r0
 8008d24:	f7f7 fbfe 	bl	8000524 <__aeabi_i2d>
 8008d28:	4642      	mov	r2, r8
 8008d2a:	464b      	mov	r3, r9
 8008d2c:	f7f7 fc64 	bl	80005f8 <__aeabi_dmul>
 8008d30:	4602      	mov	r2, r0
 8008d32:	460b      	mov	r3, r1
 8008d34:	4630      	mov	r0, r6
 8008d36:	4639      	mov	r1, r7
 8008d38:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008d3c:	f7f7 faa4 	bl	8000288 <__aeabi_dsub>
 8008d40:	f805 6b01 	strb.w	r6, [r5], #1
 8008d44:	9e01      	ldr	r6, [sp, #4]
 8008d46:	9f03      	ldr	r7, [sp, #12]
 8008d48:	1bae      	subs	r6, r5, r6
 8008d4a:	42b7      	cmp	r7, r6
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	460b      	mov	r3, r1
 8008d50:	d135      	bne.n	8008dbe <_dtoa_r+0x6e6>
 8008d52:	f7f7 fa9b 	bl	800028c <__adddf3>
 8008d56:	4642      	mov	r2, r8
 8008d58:	464b      	mov	r3, r9
 8008d5a:	4606      	mov	r6, r0
 8008d5c:	460f      	mov	r7, r1
 8008d5e:	f7f7 fedb 	bl	8000b18 <__aeabi_dcmpgt>
 8008d62:	b9d0      	cbnz	r0, 8008d9a <_dtoa_r+0x6c2>
 8008d64:	4642      	mov	r2, r8
 8008d66:	464b      	mov	r3, r9
 8008d68:	4630      	mov	r0, r6
 8008d6a:	4639      	mov	r1, r7
 8008d6c:	f7f7 feac 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d70:	b110      	cbz	r0, 8008d78 <_dtoa_r+0x6a0>
 8008d72:	f01a 0f01 	tst.w	sl, #1
 8008d76:	d110      	bne.n	8008d9a <_dtoa_r+0x6c2>
 8008d78:	4620      	mov	r0, r4
 8008d7a:	ee18 1a10 	vmov	r1, s16
 8008d7e:	f000 fae5 	bl	800934c <_Bfree>
 8008d82:	2300      	movs	r3, #0
 8008d84:	9800      	ldr	r0, [sp, #0]
 8008d86:	702b      	strb	r3, [r5, #0]
 8008d88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d8a:	3001      	adds	r0, #1
 8008d8c:	6018      	str	r0, [r3, #0]
 8008d8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	f43f acf1 	beq.w	8008778 <_dtoa_r+0xa0>
 8008d96:	601d      	str	r5, [r3, #0]
 8008d98:	e4ee      	b.n	8008778 <_dtoa_r+0xa0>
 8008d9a:	9f00      	ldr	r7, [sp, #0]
 8008d9c:	462b      	mov	r3, r5
 8008d9e:	461d      	mov	r5, r3
 8008da0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008da4:	2a39      	cmp	r2, #57	; 0x39
 8008da6:	d106      	bne.n	8008db6 <_dtoa_r+0x6de>
 8008da8:	9a01      	ldr	r2, [sp, #4]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d1f7      	bne.n	8008d9e <_dtoa_r+0x6c6>
 8008dae:	9901      	ldr	r1, [sp, #4]
 8008db0:	2230      	movs	r2, #48	; 0x30
 8008db2:	3701      	adds	r7, #1
 8008db4:	700a      	strb	r2, [r1, #0]
 8008db6:	781a      	ldrb	r2, [r3, #0]
 8008db8:	3201      	adds	r2, #1
 8008dba:	701a      	strb	r2, [r3, #0]
 8008dbc:	e790      	b.n	8008ce0 <_dtoa_r+0x608>
 8008dbe:	4ba6      	ldr	r3, [pc, #664]	; (8009058 <_dtoa_r+0x980>)
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	f7f7 fc19 	bl	80005f8 <__aeabi_dmul>
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	2300      	movs	r3, #0
 8008dca:	4606      	mov	r6, r0
 8008dcc:	460f      	mov	r7, r1
 8008dce:	f7f7 fe7b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008dd2:	2800      	cmp	r0, #0
 8008dd4:	d09d      	beq.n	8008d12 <_dtoa_r+0x63a>
 8008dd6:	e7cf      	b.n	8008d78 <_dtoa_r+0x6a0>
 8008dd8:	9a08      	ldr	r2, [sp, #32]
 8008dda:	2a00      	cmp	r2, #0
 8008ddc:	f000 80d7 	beq.w	8008f8e <_dtoa_r+0x8b6>
 8008de0:	9a06      	ldr	r2, [sp, #24]
 8008de2:	2a01      	cmp	r2, #1
 8008de4:	f300 80ba 	bgt.w	8008f5c <_dtoa_r+0x884>
 8008de8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008dea:	2a00      	cmp	r2, #0
 8008dec:	f000 80b2 	beq.w	8008f54 <_dtoa_r+0x87c>
 8008df0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008df4:	9e07      	ldr	r6, [sp, #28]
 8008df6:	9d04      	ldr	r5, [sp, #16]
 8008df8:	9a04      	ldr	r2, [sp, #16]
 8008dfa:	441a      	add	r2, r3
 8008dfc:	9204      	str	r2, [sp, #16]
 8008dfe:	9a05      	ldr	r2, [sp, #20]
 8008e00:	2101      	movs	r1, #1
 8008e02:	441a      	add	r2, r3
 8008e04:	4620      	mov	r0, r4
 8008e06:	9205      	str	r2, [sp, #20]
 8008e08:	f000 fb58 	bl	80094bc <__i2b>
 8008e0c:	4607      	mov	r7, r0
 8008e0e:	2d00      	cmp	r5, #0
 8008e10:	dd0c      	ble.n	8008e2c <_dtoa_r+0x754>
 8008e12:	9b05      	ldr	r3, [sp, #20]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	dd09      	ble.n	8008e2c <_dtoa_r+0x754>
 8008e18:	42ab      	cmp	r3, r5
 8008e1a:	9a04      	ldr	r2, [sp, #16]
 8008e1c:	bfa8      	it	ge
 8008e1e:	462b      	movge	r3, r5
 8008e20:	1ad2      	subs	r2, r2, r3
 8008e22:	9204      	str	r2, [sp, #16]
 8008e24:	9a05      	ldr	r2, [sp, #20]
 8008e26:	1aed      	subs	r5, r5, r3
 8008e28:	1ad3      	subs	r3, r2, r3
 8008e2a:	9305      	str	r3, [sp, #20]
 8008e2c:	9b07      	ldr	r3, [sp, #28]
 8008e2e:	b31b      	cbz	r3, 8008e78 <_dtoa_r+0x7a0>
 8008e30:	9b08      	ldr	r3, [sp, #32]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	f000 80af 	beq.w	8008f96 <_dtoa_r+0x8be>
 8008e38:	2e00      	cmp	r6, #0
 8008e3a:	dd13      	ble.n	8008e64 <_dtoa_r+0x78c>
 8008e3c:	4639      	mov	r1, r7
 8008e3e:	4632      	mov	r2, r6
 8008e40:	4620      	mov	r0, r4
 8008e42:	f000 fbfb 	bl	800963c <__pow5mult>
 8008e46:	ee18 2a10 	vmov	r2, s16
 8008e4a:	4601      	mov	r1, r0
 8008e4c:	4607      	mov	r7, r0
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f000 fb4a 	bl	80094e8 <__multiply>
 8008e54:	ee18 1a10 	vmov	r1, s16
 8008e58:	4680      	mov	r8, r0
 8008e5a:	4620      	mov	r0, r4
 8008e5c:	f000 fa76 	bl	800934c <_Bfree>
 8008e60:	ee08 8a10 	vmov	s16, r8
 8008e64:	9b07      	ldr	r3, [sp, #28]
 8008e66:	1b9a      	subs	r2, r3, r6
 8008e68:	d006      	beq.n	8008e78 <_dtoa_r+0x7a0>
 8008e6a:	ee18 1a10 	vmov	r1, s16
 8008e6e:	4620      	mov	r0, r4
 8008e70:	f000 fbe4 	bl	800963c <__pow5mult>
 8008e74:	ee08 0a10 	vmov	s16, r0
 8008e78:	2101      	movs	r1, #1
 8008e7a:	4620      	mov	r0, r4
 8008e7c:	f000 fb1e 	bl	80094bc <__i2b>
 8008e80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	4606      	mov	r6, r0
 8008e86:	f340 8088 	ble.w	8008f9a <_dtoa_r+0x8c2>
 8008e8a:	461a      	mov	r2, r3
 8008e8c:	4601      	mov	r1, r0
 8008e8e:	4620      	mov	r0, r4
 8008e90:	f000 fbd4 	bl	800963c <__pow5mult>
 8008e94:	9b06      	ldr	r3, [sp, #24]
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	4606      	mov	r6, r0
 8008e9a:	f340 8081 	ble.w	8008fa0 <_dtoa_r+0x8c8>
 8008e9e:	f04f 0800 	mov.w	r8, #0
 8008ea2:	6933      	ldr	r3, [r6, #16]
 8008ea4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008ea8:	6918      	ldr	r0, [r3, #16]
 8008eaa:	f000 fab7 	bl	800941c <__hi0bits>
 8008eae:	f1c0 0020 	rsb	r0, r0, #32
 8008eb2:	9b05      	ldr	r3, [sp, #20]
 8008eb4:	4418      	add	r0, r3
 8008eb6:	f010 001f 	ands.w	r0, r0, #31
 8008eba:	f000 8092 	beq.w	8008fe2 <_dtoa_r+0x90a>
 8008ebe:	f1c0 0320 	rsb	r3, r0, #32
 8008ec2:	2b04      	cmp	r3, #4
 8008ec4:	f340 808a 	ble.w	8008fdc <_dtoa_r+0x904>
 8008ec8:	f1c0 001c 	rsb	r0, r0, #28
 8008ecc:	9b04      	ldr	r3, [sp, #16]
 8008ece:	4403      	add	r3, r0
 8008ed0:	9304      	str	r3, [sp, #16]
 8008ed2:	9b05      	ldr	r3, [sp, #20]
 8008ed4:	4403      	add	r3, r0
 8008ed6:	4405      	add	r5, r0
 8008ed8:	9305      	str	r3, [sp, #20]
 8008eda:	9b04      	ldr	r3, [sp, #16]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	dd07      	ble.n	8008ef0 <_dtoa_r+0x818>
 8008ee0:	ee18 1a10 	vmov	r1, s16
 8008ee4:	461a      	mov	r2, r3
 8008ee6:	4620      	mov	r0, r4
 8008ee8:	f000 fc02 	bl	80096f0 <__lshift>
 8008eec:	ee08 0a10 	vmov	s16, r0
 8008ef0:	9b05      	ldr	r3, [sp, #20]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	dd05      	ble.n	8008f02 <_dtoa_r+0x82a>
 8008ef6:	4631      	mov	r1, r6
 8008ef8:	461a      	mov	r2, r3
 8008efa:	4620      	mov	r0, r4
 8008efc:	f000 fbf8 	bl	80096f0 <__lshift>
 8008f00:	4606      	mov	r6, r0
 8008f02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d06e      	beq.n	8008fe6 <_dtoa_r+0x90e>
 8008f08:	ee18 0a10 	vmov	r0, s16
 8008f0c:	4631      	mov	r1, r6
 8008f0e:	f000 fc5f 	bl	80097d0 <__mcmp>
 8008f12:	2800      	cmp	r0, #0
 8008f14:	da67      	bge.n	8008fe6 <_dtoa_r+0x90e>
 8008f16:	9b00      	ldr	r3, [sp, #0]
 8008f18:	3b01      	subs	r3, #1
 8008f1a:	ee18 1a10 	vmov	r1, s16
 8008f1e:	9300      	str	r3, [sp, #0]
 8008f20:	220a      	movs	r2, #10
 8008f22:	2300      	movs	r3, #0
 8008f24:	4620      	mov	r0, r4
 8008f26:	f000 fa33 	bl	8009390 <__multadd>
 8008f2a:	9b08      	ldr	r3, [sp, #32]
 8008f2c:	ee08 0a10 	vmov	s16, r0
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	f000 81b1 	beq.w	8009298 <_dtoa_r+0xbc0>
 8008f36:	2300      	movs	r3, #0
 8008f38:	4639      	mov	r1, r7
 8008f3a:	220a      	movs	r2, #10
 8008f3c:	4620      	mov	r0, r4
 8008f3e:	f000 fa27 	bl	8009390 <__multadd>
 8008f42:	9b02      	ldr	r3, [sp, #8]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	4607      	mov	r7, r0
 8008f48:	f300 808e 	bgt.w	8009068 <_dtoa_r+0x990>
 8008f4c:	9b06      	ldr	r3, [sp, #24]
 8008f4e:	2b02      	cmp	r3, #2
 8008f50:	dc51      	bgt.n	8008ff6 <_dtoa_r+0x91e>
 8008f52:	e089      	b.n	8009068 <_dtoa_r+0x990>
 8008f54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008f5a:	e74b      	b.n	8008df4 <_dtoa_r+0x71c>
 8008f5c:	9b03      	ldr	r3, [sp, #12]
 8008f5e:	1e5e      	subs	r6, r3, #1
 8008f60:	9b07      	ldr	r3, [sp, #28]
 8008f62:	42b3      	cmp	r3, r6
 8008f64:	bfbf      	itttt	lt
 8008f66:	9b07      	ldrlt	r3, [sp, #28]
 8008f68:	9607      	strlt	r6, [sp, #28]
 8008f6a:	1af2      	sublt	r2, r6, r3
 8008f6c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008f6e:	bfb6      	itet	lt
 8008f70:	189b      	addlt	r3, r3, r2
 8008f72:	1b9e      	subge	r6, r3, r6
 8008f74:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008f76:	9b03      	ldr	r3, [sp, #12]
 8008f78:	bfb8      	it	lt
 8008f7a:	2600      	movlt	r6, #0
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	bfb7      	itett	lt
 8008f80:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008f84:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008f88:	1a9d      	sublt	r5, r3, r2
 8008f8a:	2300      	movlt	r3, #0
 8008f8c:	e734      	b.n	8008df8 <_dtoa_r+0x720>
 8008f8e:	9e07      	ldr	r6, [sp, #28]
 8008f90:	9d04      	ldr	r5, [sp, #16]
 8008f92:	9f08      	ldr	r7, [sp, #32]
 8008f94:	e73b      	b.n	8008e0e <_dtoa_r+0x736>
 8008f96:	9a07      	ldr	r2, [sp, #28]
 8008f98:	e767      	b.n	8008e6a <_dtoa_r+0x792>
 8008f9a:	9b06      	ldr	r3, [sp, #24]
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	dc18      	bgt.n	8008fd2 <_dtoa_r+0x8fa>
 8008fa0:	f1ba 0f00 	cmp.w	sl, #0
 8008fa4:	d115      	bne.n	8008fd2 <_dtoa_r+0x8fa>
 8008fa6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008faa:	b993      	cbnz	r3, 8008fd2 <_dtoa_r+0x8fa>
 8008fac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008fb0:	0d1b      	lsrs	r3, r3, #20
 8008fb2:	051b      	lsls	r3, r3, #20
 8008fb4:	b183      	cbz	r3, 8008fd8 <_dtoa_r+0x900>
 8008fb6:	9b04      	ldr	r3, [sp, #16]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	9304      	str	r3, [sp, #16]
 8008fbc:	9b05      	ldr	r3, [sp, #20]
 8008fbe:	3301      	adds	r3, #1
 8008fc0:	9305      	str	r3, [sp, #20]
 8008fc2:	f04f 0801 	mov.w	r8, #1
 8008fc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	f47f af6a 	bne.w	8008ea2 <_dtoa_r+0x7ca>
 8008fce:	2001      	movs	r0, #1
 8008fd0:	e76f      	b.n	8008eb2 <_dtoa_r+0x7da>
 8008fd2:	f04f 0800 	mov.w	r8, #0
 8008fd6:	e7f6      	b.n	8008fc6 <_dtoa_r+0x8ee>
 8008fd8:	4698      	mov	r8, r3
 8008fda:	e7f4      	b.n	8008fc6 <_dtoa_r+0x8ee>
 8008fdc:	f43f af7d 	beq.w	8008eda <_dtoa_r+0x802>
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	301c      	adds	r0, #28
 8008fe4:	e772      	b.n	8008ecc <_dtoa_r+0x7f4>
 8008fe6:	9b03      	ldr	r3, [sp, #12]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	dc37      	bgt.n	800905c <_dtoa_r+0x984>
 8008fec:	9b06      	ldr	r3, [sp, #24]
 8008fee:	2b02      	cmp	r3, #2
 8008ff0:	dd34      	ble.n	800905c <_dtoa_r+0x984>
 8008ff2:	9b03      	ldr	r3, [sp, #12]
 8008ff4:	9302      	str	r3, [sp, #8]
 8008ff6:	9b02      	ldr	r3, [sp, #8]
 8008ff8:	b96b      	cbnz	r3, 8009016 <_dtoa_r+0x93e>
 8008ffa:	4631      	mov	r1, r6
 8008ffc:	2205      	movs	r2, #5
 8008ffe:	4620      	mov	r0, r4
 8009000:	f000 f9c6 	bl	8009390 <__multadd>
 8009004:	4601      	mov	r1, r0
 8009006:	4606      	mov	r6, r0
 8009008:	ee18 0a10 	vmov	r0, s16
 800900c:	f000 fbe0 	bl	80097d0 <__mcmp>
 8009010:	2800      	cmp	r0, #0
 8009012:	f73f adbb 	bgt.w	8008b8c <_dtoa_r+0x4b4>
 8009016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009018:	9d01      	ldr	r5, [sp, #4]
 800901a:	43db      	mvns	r3, r3
 800901c:	9300      	str	r3, [sp, #0]
 800901e:	f04f 0800 	mov.w	r8, #0
 8009022:	4631      	mov	r1, r6
 8009024:	4620      	mov	r0, r4
 8009026:	f000 f991 	bl	800934c <_Bfree>
 800902a:	2f00      	cmp	r7, #0
 800902c:	f43f aea4 	beq.w	8008d78 <_dtoa_r+0x6a0>
 8009030:	f1b8 0f00 	cmp.w	r8, #0
 8009034:	d005      	beq.n	8009042 <_dtoa_r+0x96a>
 8009036:	45b8      	cmp	r8, r7
 8009038:	d003      	beq.n	8009042 <_dtoa_r+0x96a>
 800903a:	4641      	mov	r1, r8
 800903c:	4620      	mov	r0, r4
 800903e:	f000 f985 	bl	800934c <_Bfree>
 8009042:	4639      	mov	r1, r7
 8009044:	4620      	mov	r0, r4
 8009046:	f000 f981 	bl	800934c <_Bfree>
 800904a:	e695      	b.n	8008d78 <_dtoa_r+0x6a0>
 800904c:	2600      	movs	r6, #0
 800904e:	4637      	mov	r7, r6
 8009050:	e7e1      	b.n	8009016 <_dtoa_r+0x93e>
 8009052:	9700      	str	r7, [sp, #0]
 8009054:	4637      	mov	r7, r6
 8009056:	e599      	b.n	8008b8c <_dtoa_r+0x4b4>
 8009058:	40240000 	.word	0x40240000
 800905c:	9b08      	ldr	r3, [sp, #32]
 800905e:	2b00      	cmp	r3, #0
 8009060:	f000 80ca 	beq.w	80091f8 <_dtoa_r+0xb20>
 8009064:	9b03      	ldr	r3, [sp, #12]
 8009066:	9302      	str	r3, [sp, #8]
 8009068:	2d00      	cmp	r5, #0
 800906a:	dd05      	ble.n	8009078 <_dtoa_r+0x9a0>
 800906c:	4639      	mov	r1, r7
 800906e:	462a      	mov	r2, r5
 8009070:	4620      	mov	r0, r4
 8009072:	f000 fb3d 	bl	80096f0 <__lshift>
 8009076:	4607      	mov	r7, r0
 8009078:	f1b8 0f00 	cmp.w	r8, #0
 800907c:	d05b      	beq.n	8009136 <_dtoa_r+0xa5e>
 800907e:	6879      	ldr	r1, [r7, #4]
 8009080:	4620      	mov	r0, r4
 8009082:	f000 f923 	bl	80092cc <_Balloc>
 8009086:	4605      	mov	r5, r0
 8009088:	b928      	cbnz	r0, 8009096 <_dtoa_r+0x9be>
 800908a:	4b87      	ldr	r3, [pc, #540]	; (80092a8 <_dtoa_r+0xbd0>)
 800908c:	4602      	mov	r2, r0
 800908e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009092:	f7ff bb3b 	b.w	800870c <_dtoa_r+0x34>
 8009096:	693a      	ldr	r2, [r7, #16]
 8009098:	3202      	adds	r2, #2
 800909a:	0092      	lsls	r2, r2, #2
 800909c:	f107 010c 	add.w	r1, r7, #12
 80090a0:	300c      	adds	r0, #12
 80090a2:	f7fe fdd9 	bl	8007c58 <memcpy>
 80090a6:	2201      	movs	r2, #1
 80090a8:	4629      	mov	r1, r5
 80090aa:	4620      	mov	r0, r4
 80090ac:	f000 fb20 	bl	80096f0 <__lshift>
 80090b0:	9b01      	ldr	r3, [sp, #4]
 80090b2:	f103 0901 	add.w	r9, r3, #1
 80090b6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80090ba:	4413      	add	r3, r2
 80090bc:	9305      	str	r3, [sp, #20]
 80090be:	f00a 0301 	and.w	r3, sl, #1
 80090c2:	46b8      	mov	r8, r7
 80090c4:	9304      	str	r3, [sp, #16]
 80090c6:	4607      	mov	r7, r0
 80090c8:	4631      	mov	r1, r6
 80090ca:	ee18 0a10 	vmov	r0, s16
 80090ce:	f7ff fa77 	bl	80085c0 <quorem>
 80090d2:	4641      	mov	r1, r8
 80090d4:	9002      	str	r0, [sp, #8]
 80090d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80090da:	ee18 0a10 	vmov	r0, s16
 80090de:	f000 fb77 	bl	80097d0 <__mcmp>
 80090e2:	463a      	mov	r2, r7
 80090e4:	9003      	str	r0, [sp, #12]
 80090e6:	4631      	mov	r1, r6
 80090e8:	4620      	mov	r0, r4
 80090ea:	f000 fb8d 	bl	8009808 <__mdiff>
 80090ee:	68c2      	ldr	r2, [r0, #12]
 80090f0:	f109 3bff 	add.w	fp, r9, #4294967295
 80090f4:	4605      	mov	r5, r0
 80090f6:	bb02      	cbnz	r2, 800913a <_dtoa_r+0xa62>
 80090f8:	4601      	mov	r1, r0
 80090fa:	ee18 0a10 	vmov	r0, s16
 80090fe:	f000 fb67 	bl	80097d0 <__mcmp>
 8009102:	4602      	mov	r2, r0
 8009104:	4629      	mov	r1, r5
 8009106:	4620      	mov	r0, r4
 8009108:	9207      	str	r2, [sp, #28]
 800910a:	f000 f91f 	bl	800934c <_Bfree>
 800910e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009112:	ea43 0102 	orr.w	r1, r3, r2
 8009116:	9b04      	ldr	r3, [sp, #16]
 8009118:	430b      	orrs	r3, r1
 800911a:	464d      	mov	r5, r9
 800911c:	d10f      	bne.n	800913e <_dtoa_r+0xa66>
 800911e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009122:	d02a      	beq.n	800917a <_dtoa_r+0xaa2>
 8009124:	9b03      	ldr	r3, [sp, #12]
 8009126:	2b00      	cmp	r3, #0
 8009128:	dd02      	ble.n	8009130 <_dtoa_r+0xa58>
 800912a:	9b02      	ldr	r3, [sp, #8]
 800912c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009130:	f88b a000 	strb.w	sl, [fp]
 8009134:	e775      	b.n	8009022 <_dtoa_r+0x94a>
 8009136:	4638      	mov	r0, r7
 8009138:	e7ba      	b.n	80090b0 <_dtoa_r+0x9d8>
 800913a:	2201      	movs	r2, #1
 800913c:	e7e2      	b.n	8009104 <_dtoa_r+0xa2c>
 800913e:	9b03      	ldr	r3, [sp, #12]
 8009140:	2b00      	cmp	r3, #0
 8009142:	db04      	blt.n	800914e <_dtoa_r+0xa76>
 8009144:	9906      	ldr	r1, [sp, #24]
 8009146:	430b      	orrs	r3, r1
 8009148:	9904      	ldr	r1, [sp, #16]
 800914a:	430b      	orrs	r3, r1
 800914c:	d122      	bne.n	8009194 <_dtoa_r+0xabc>
 800914e:	2a00      	cmp	r2, #0
 8009150:	ddee      	ble.n	8009130 <_dtoa_r+0xa58>
 8009152:	ee18 1a10 	vmov	r1, s16
 8009156:	2201      	movs	r2, #1
 8009158:	4620      	mov	r0, r4
 800915a:	f000 fac9 	bl	80096f0 <__lshift>
 800915e:	4631      	mov	r1, r6
 8009160:	ee08 0a10 	vmov	s16, r0
 8009164:	f000 fb34 	bl	80097d0 <__mcmp>
 8009168:	2800      	cmp	r0, #0
 800916a:	dc03      	bgt.n	8009174 <_dtoa_r+0xa9c>
 800916c:	d1e0      	bne.n	8009130 <_dtoa_r+0xa58>
 800916e:	f01a 0f01 	tst.w	sl, #1
 8009172:	d0dd      	beq.n	8009130 <_dtoa_r+0xa58>
 8009174:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009178:	d1d7      	bne.n	800912a <_dtoa_r+0xa52>
 800917a:	2339      	movs	r3, #57	; 0x39
 800917c:	f88b 3000 	strb.w	r3, [fp]
 8009180:	462b      	mov	r3, r5
 8009182:	461d      	mov	r5, r3
 8009184:	3b01      	subs	r3, #1
 8009186:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800918a:	2a39      	cmp	r2, #57	; 0x39
 800918c:	d071      	beq.n	8009272 <_dtoa_r+0xb9a>
 800918e:	3201      	adds	r2, #1
 8009190:	701a      	strb	r2, [r3, #0]
 8009192:	e746      	b.n	8009022 <_dtoa_r+0x94a>
 8009194:	2a00      	cmp	r2, #0
 8009196:	dd07      	ble.n	80091a8 <_dtoa_r+0xad0>
 8009198:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800919c:	d0ed      	beq.n	800917a <_dtoa_r+0xaa2>
 800919e:	f10a 0301 	add.w	r3, sl, #1
 80091a2:	f88b 3000 	strb.w	r3, [fp]
 80091a6:	e73c      	b.n	8009022 <_dtoa_r+0x94a>
 80091a8:	9b05      	ldr	r3, [sp, #20]
 80091aa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80091ae:	4599      	cmp	r9, r3
 80091b0:	d047      	beq.n	8009242 <_dtoa_r+0xb6a>
 80091b2:	ee18 1a10 	vmov	r1, s16
 80091b6:	2300      	movs	r3, #0
 80091b8:	220a      	movs	r2, #10
 80091ba:	4620      	mov	r0, r4
 80091bc:	f000 f8e8 	bl	8009390 <__multadd>
 80091c0:	45b8      	cmp	r8, r7
 80091c2:	ee08 0a10 	vmov	s16, r0
 80091c6:	f04f 0300 	mov.w	r3, #0
 80091ca:	f04f 020a 	mov.w	r2, #10
 80091ce:	4641      	mov	r1, r8
 80091d0:	4620      	mov	r0, r4
 80091d2:	d106      	bne.n	80091e2 <_dtoa_r+0xb0a>
 80091d4:	f000 f8dc 	bl	8009390 <__multadd>
 80091d8:	4680      	mov	r8, r0
 80091da:	4607      	mov	r7, r0
 80091dc:	f109 0901 	add.w	r9, r9, #1
 80091e0:	e772      	b.n	80090c8 <_dtoa_r+0x9f0>
 80091e2:	f000 f8d5 	bl	8009390 <__multadd>
 80091e6:	4639      	mov	r1, r7
 80091e8:	4680      	mov	r8, r0
 80091ea:	2300      	movs	r3, #0
 80091ec:	220a      	movs	r2, #10
 80091ee:	4620      	mov	r0, r4
 80091f0:	f000 f8ce 	bl	8009390 <__multadd>
 80091f4:	4607      	mov	r7, r0
 80091f6:	e7f1      	b.n	80091dc <_dtoa_r+0xb04>
 80091f8:	9b03      	ldr	r3, [sp, #12]
 80091fa:	9302      	str	r3, [sp, #8]
 80091fc:	9d01      	ldr	r5, [sp, #4]
 80091fe:	ee18 0a10 	vmov	r0, s16
 8009202:	4631      	mov	r1, r6
 8009204:	f7ff f9dc 	bl	80085c0 <quorem>
 8009208:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800920c:	9b01      	ldr	r3, [sp, #4]
 800920e:	f805 ab01 	strb.w	sl, [r5], #1
 8009212:	1aea      	subs	r2, r5, r3
 8009214:	9b02      	ldr	r3, [sp, #8]
 8009216:	4293      	cmp	r3, r2
 8009218:	dd09      	ble.n	800922e <_dtoa_r+0xb56>
 800921a:	ee18 1a10 	vmov	r1, s16
 800921e:	2300      	movs	r3, #0
 8009220:	220a      	movs	r2, #10
 8009222:	4620      	mov	r0, r4
 8009224:	f000 f8b4 	bl	8009390 <__multadd>
 8009228:	ee08 0a10 	vmov	s16, r0
 800922c:	e7e7      	b.n	80091fe <_dtoa_r+0xb26>
 800922e:	9b02      	ldr	r3, [sp, #8]
 8009230:	2b00      	cmp	r3, #0
 8009232:	bfc8      	it	gt
 8009234:	461d      	movgt	r5, r3
 8009236:	9b01      	ldr	r3, [sp, #4]
 8009238:	bfd8      	it	le
 800923a:	2501      	movle	r5, #1
 800923c:	441d      	add	r5, r3
 800923e:	f04f 0800 	mov.w	r8, #0
 8009242:	ee18 1a10 	vmov	r1, s16
 8009246:	2201      	movs	r2, #1
 8009248:	4620      	mov	r0, r4
 800924a:	f000 fa51 	bl	80096f0 <__lshift>
 800924e:	4631      	mov	r1, r6
 8009250:	ee08 0a10 	vmov	s16, r0
 8009254:	f000 fabc 	bl	80097d0 <__mcmp>
 8009258:	2800      	cmp	r0, #0
 800925a:	dc91      	bgt.n	8009180 <_dtoa_r+0xaa8>
 800925c:	d102      	bne.n	8009264 <_dtoa_r+0xb8c>
 800925e:	f01a 0f01 	tst.w	sl, #1
 8009262:	d18d      	bne.n	8009180 <_dtoa_r+0xaa8>
 8009264:	462b      	mov	r3, r5
 8009266:	461d      	mov	r5, r3
 8009268:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800926c:	2a30      	cmp	r2, #48	; 0x30
 800926e:	d0fa      	beq.n	8009266 <_dtoa_r+0xb8e>
 8009270:	e6d7      	b.n	8009022 <_dtoa_r+0x94a>
 8009272:	9a01      	ldr	r2, [sp, #4]
 8009274:	429a      	cmp	r2, r3
 8009276:	d184      	bne.n	8009182 <_dtoa_r+0xaaa>
 8009278:	9b00      	ldr	r3, [sp, #0]
 800927a:	3301      	adds	r3, #1
 800927c:	9300      	str	r3, [sp, #0]
 800927e:	2331      	movs	r3, #49	; 0x31
 8009280:	7013      	strb	r3, [r2, #0]
 8009282:	e6ce      	b.n	8009022 <_dtoa_r+0x94a>
 8009284:	4b09      	ldr	r3, [pc, #36]	; (80092ac <_dtoa_r+0xbd4>)
 8009286:	f7ff ba95 	b.w	80087b4 <_dtoa_r+0xdc>
 800928a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800928c:	2b00      	cmp	r3, #0
 800928e:	f47f aa6e 	bne.w	800876e <_dtoa_r+0x96>
 8009292:	4b07      	ldr	r3, [pc, #28]	; (80092b0 <_dtoa_r+0xbd8>)
 8009294:	f7ff ba8e 	b.w	80087b4 <_dtoa_r+0xdc>
 8009298:	9b02      	ldr	r3, [sp, #8]
 800929a:	2b00      	cmp	r3, #0
 800929c:	dcae      	bgt.n	80091fc <_dtoa_r+0xb24>
 800929e:	9b06      	ldr	r3, [sp, #24]
 80092a0:	2b02      	cmp	r3, #2
 80092a2:	f73f aea8 	bgt.w	8008ff6 <_dtoa_r+0x91e>
 80092a6:	e7a9      	b.n	80091fc <_dtoa_r+0xb24>
 80092a8:	0800c743 	.word	0x0800c743
 80092ac:	0800c6a0 	.word	0x0800c6a0
 80092b0:	0800c6c4 	.word	0x0800c6c4

080092b4 <_localeconv_r>:
 80092b4:	4800      	ldr	r0, [pc, #0]	; (80092b8 <_localeconv_r+0x4>)
 80092b6:	4770      	bx	lr
 80092b8:	20000170 	.word	0x20000170

080092bc <malloc>:
 80092bc:	4b02      	ldr	r3, [pc, #8]	; (80092c8 <malloc+0xc>)
 80092be:	4601      	mov	r1, r0
 80092c0:	6818      	ldr	r0, [r3, #0]
 80092c2:	f000 bc09 	b.w	8009ad8 <_malloc_r>
 80092c6:	bf00      	nop
 80092c8:	2000001c 	.word	0x2000001c

080092cc <_Balloc>:
 80092cc:	b570      	push	{r4, r5, r6, lr}
 80092ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80092d0:	4604      	mov	r4, r0
 80092d2:	460d      	mov	r5, r1
 80092d4:	b976      	cbnz	r6, 80092f4 <_Balloc+0x28>
 80092d6:	2010      	movs	r0, #16
 80092d8:	f7ff fff0 	bl	80092bc <malloc>
 80092dc:	4602      	mov	r2, r0
 80092de:	6260      	str	r0, [r4, #36]	; 0x24
 80092e0:	b920      	cbnz	r0, 80092ec <_Balloc+0x20>
 80092e2:	4b18      	ldr	r3, [pc, #96]	; (8009344 <_Balloc+0x78>)
 80092e4:	4818      	ldr	r0, [pc, #96]	; (8009348 <_Balloc+0x7c>)
 80092e6:	2166      	movs	r1, #102	; 0x66
 80092e8:	f000 fdd6 	bl	8009e98 <__assert_func>
 80092ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80092f0:	6006      	str	r6, [r0, #0]
 80092f2:	60c6      	str	r6, [r0, #12]
 80092f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80092f6:	68f3      	ldr	r3, [r6, #12]
 80092f8:	b183      	cbz	r3, 800931c <_Balloc+0x50>
 80092fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092fc:	68db      	ldr	r3, [r3, #12]
 80092fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009302:	b9b8      	cbnz	r0, 8009334 <_Balloc+0x68>
 8009304:	2101      	movs	r1, #1
 8009306:	fa01 f605 	lsl.w	r6, r1, r5
 800930a:	1d72      	adds	r2, r6, #5
 800930c:	0092      	lsls	r2, r2, #2
 800930e:	4620      	mov	r0, r4
 8009310:	f000 fb60 	bl	80099d4 <_calloc_r>
 8009314:	b160      	cbz	r0, 8009330 <_Balloc+0x64>
 8009316:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800931a:	e00e      	b.n	800933a <_Balloc+0x6e>
 800931c:	2221      	movs	r2, #33	; 0x21
 800931e:	2104      	movs	r1, #4
 8009320:	4620      	mov	r0, r4
 8009322:	f000 fb57 	bl	80099d4 <_calloc_r>
 8009326:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009328:	60f0      	str	r0, [r6, #12]
 800932a:	68db      	ldr	r3, [r3, #12]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d1e4      	bne.n	80092fa <_Balloc+0x2e>
 8009330:	2000      	movs	r0, #0
 8009332:	bd70      	pop	{r4, r5, r6, pc}
 8009334:	6802      	ldr	r2, [r0, #0]
 8009336:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800933a:	2300      	movs	r3, #0
 800933c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009340:	e7f7      	b.n	8009332 <_Balloc+0x66>
 8009342:	bf00      	nop
 8009344:	0800c6d1 	.word	0x0800c6d1
 8009348:	0800c754 	.word	0x0800c754

0800934c <_Bfree>:
 800934c:	b570      	push	{r4, r5, r6, lr}
 800934e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009350:	4605      	mov	r5, r0
 8009352:	460c      	mov	r4, r1
 8009354:	b976      	cbnz	r6, 8009374 <_Bfree+0x28>
 8009356:	2010      	movs	r0, #16
 8009358:	f7ff ffb0 	bl	80092bc <malloc>
 800935c:	4602      	mov	r2, r0
 800935e:	6268      	str	r0, [r5, #36]	; 0x24
 8009360:	b920      	cbnz	r0, 800936c <_Bfree+0x20>
 8009362:	4b09      	ldr	r3, [pc, #36]	; (8009388 <_Bfree+0x3c>)
 8009364:	4809      	ldr	r0, [pc, #36]	; (800938c <_Bfree+0x40>)
 8009366:	218a      	movs	r1, #138	; 0x8a
 8009368:	f000 fd96 	bl	8009e98 <__assert_func>
 800936c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009370:	6006      	str	r6, [r0, #0]
 8009372:	60c6      	str	r6, [r0, #12]
 8009374:	b13c      	cbz	r4, 8009386 <_Bfree+0x3a>
 8009376:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009378:	6862      	ldr	r2, [r4, #4]
 800937a:	68db      	ldr	r3, [r3, #12]
 800937c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009380:	6021      	str	r1, [r4, #0]
 8009382:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009386:	bd70      	pop	{r4, r5, r6, pc}
 8009388:	0800c6d1 	.word	0x0800c6d1
 800938c:	0800c754 	.word	0x0800c754

08009390 <__multadd>:
 8009390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009394:	690d      	ldr	r5, [r1, #16]
 8009396:	4607      	mov	r7, r0
 8009398:	460c      	mov	r4, r1
 800939a:	461e      	mov	r6, r3
 800939c:	f101 0c14 	add.w	ip, r1, #20
 80093a0:	2000      	movs	r0, #0
 80093a2:	f8dc 3000 	ldr.w	r3, [ip]
 80093a6:	b299      	uxth	r1, r3
 80093a8:	fb02 6101 	mla	r1, r2, r1, r6
 80093ac:	0c1e      	lsrs	r6, r3, #16
 80093ae:	0c0b      	lsrs	r3, r1, #16
 80093b0:	fb02 3306 	mla	r3, r2, r6, r3
 80093b4:	b289      	uxth	r1, r1
 80093b6:	3001      	adds	r0, #1
 80093b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80093bc:	4285      	cmp	r5, r0
 80093be:	f84c 1b04 	str.w	r1, [ip], #4
 80093c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80093c6:	dcec      	bgt.n	80093a2 <__multadd+0x12>
 80093c8:	b30e      	cbz	r6, 800940e <__multadd+0x7e>
 80093ca:	68a3      	ldr	r3, [r4, #8]
 80093cc:	42ab      	cmp	r3, r5
 80093ce:	dc19      	bgt.n	8009404 <__multadd+0x74>
 80093d0:	6861      	ldr	r1, [r4, #4]
 80093d2:	4638      	mov	r0, r7
 80093d4:	3101      	adds	r1, #1
 80093d6:	f7ff ff79 	bl	80092cc <_Balloc>
 80093da:	4680      	mov	r8, r0
 80093dc:	b928      	cbnz	r0, 80093ea <__multadd+0x5a>
 80093de:	4602      	mov	r2, r0
 80093e0:	4b0c      	ldr	r3, [pc, #48]	; (8009414 <__multadd+0x84>)
 80093e2:	480d      	ldr	r0, [pc, #52]	; (8009418 <__multadd+0x88>)
 80093e4:	21b5      	movs	r1, #181	; 0xb5
 80093e6:	f000 fd57 	bl	8009e98 <__assert_func>
 80093ea:	6922      	ldr	r2, [r4, #16]
 80093ec:	3202      	adds	r2, #2
 80093ee:	f104 010c 	add.w	r1, r4, #12
 80093f2:	0092      	lsls	r2, r2, #2
 80093f4:	300c      	adds	r0, #12
 80093f6:	f7fe fc2f 	bl	8007c58 <memcpy>
 80093fa:	4621      	mov	r1, r4
 80093fc:	4638      	mov	r0, r7
 80093fe:	f7ff ffa5 	bl	800934c <_Bfree>
 8009402:	4644      	mov	r4, r8
 8009404:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009408:	3501      	adds	r5, #1
 800940a:	615e      	str	r6, [r3, #20]
 800940c:	6125      	str	r5, [r4, #16]
 800940e:	4620      	mov	r0, r4
 8009410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009414:	0800c743 	.word	0x0800c743
 8009418:	0800c754 	.word	0x0800c754

0800941c <__hi0bits>:
 800941c:	0c03      	lsrs	r3, r0, #16
 800941e:	041b      	lsls	r3, r3, #16
 8009420:	b9d3      	cbnz	r3, 8009458 <__hi0bits+0x3c>
 8009422:	0400      	lsls	r0, r0, #16
 8009424:	2310      	movs	r3, #16
 8009426:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800942a:	bf04      	itt	eq
 800942c:	0200      	lsleq	r0, r0, #8
 800942e:	3308      	addeq	r3, #8
 8009430:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009434:	bf04      	itt	eq
 8009436:	0100      	lsleq	r0, r0, #4
 8009438:	3304      	addeq	r3, #4
 800943a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800943e:	bf04      	itt	eq
 8009440:	0080      	lsleq	r0, r0, #2
 8009442:	3302      	addeq	r3, #2
 8009444:	2800      	cmp	r0, #0
 8009446:	db05      	blt.n	8009454 <__hi0bits+0x38>
 8009448:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800944c:	f103 0301 	add.w	r3, r3, #1
 8009450:	bf08      	it	eq
 8009452:	2320      	moveq	r3, #32
 8009454:	4618      	mov	r0, r3
 8009456:	4770      	bx	lr
 8009458:	2300      	movs	r3, #0
 800945a:	e7e4      	b.n	8009426 <__hi0bits+0xa>

0800945c <__lo0bits>:
 800945c:	6803      	ldr	r3, [r0, #0]
 800945e:	f013 0207 	ands.w	r2, r3, #7
 8009462:	4601      	mov	r1, r0
 8009464:	d00b      	beq.n	800947e <__lo0bits+0x22>
 8009466:	07da      	lsls	r2, r3, #31
 8009468:	d423      	bmi.n	80094b2 <__lo0bits+0x56>
 800946a:	0798      	lsls	r0, r3, #30
 800946c:	bf49      	itett	mi
 800946e:	085b      	lsrmi	r3, r3, #1
 8009470:	089b      	lsrpl	r3, r3, #2
 8009472:	2001      	movmi	r0, #1
 8009474:	600b      	strmi	r3, [r1, #0]
 8009476:	bf5c      	itt	pl
 8009478:	600b      	strpl	r3, [r1, #0]
 800947a:	2002      	movpl	r0, #2
 800947c:	4770      	bx	lr
 800947e:	b298      	uxth	r0, r3
 8009480:	b9a8      	cbnz	r0, 80094ae <__lo0bits+0x52>
 8009482:	0c1b      	lsrs	r3, r3, #16
 8009484:	2010      	movs	r0, #16
 8009486:	b2da      	uxtb	r2, r3
 8009488:	b90a      	cbnz	r2, 800948e <__lo0bits+0x32>
 800948a:	3008      	adds	r0, #8
 800948c:	0a1b      	lsrs	r3, r3, #8
 800948e:	071a      	lsls	r2, r3, #28
 8009490:	bf04      	itt	eq
 8009492:	091b      	lsreq	r3, r3, #4
 8009494:	3004      	addeq	r0, #4
 8009496:	079a      	lsls	r2, r3, #30
 8009498:	bf04      	itt	eq
 800949a:	089b      	lsreq	r3, r3, #2
 800949c:	3002      	addeq	r0, #2
 800949e:	07da      	lsls	r2, r3, #31
 80094a0:	d403      	bmi.n	80094aa <__lo0bits+0x4e>
 80094a2:	085b      	lsrs	r3, r3, #1
 80094a4:	f100 0001 	add.w	r0, r0, #1
 80094a8:	d005      	beq.n	80094b6 <__lo0bits+0x5a>
 80094aa:	600b      	str	r3, [r1, #0]
 80094ac:	4770      	bx	lr
 80094ae:	4610      	mov	r0, r2
 80094b0:	e7e9      	b.n	8009486 <__lo0bits+0x2a>
 80094b2:	2000      	movs	r0, #0
 80094b4:	4770      	bx	lr
 80094b6:	2020      	movs	r0, #32
 80094b8:	4770      	bx	lr
	...

080094bc <__i2b>:
 80094bc:	b510      	push	{r4, lr}
 80094be:	460c      	mov	r4, r1
 80094c0:	2101      	movs	r1, #1
 80094c2:	f7ff ff03 	bl	80092cc <_Balloc>
 80094c6:	4602      	mov	r2, r0
 80094c8:	b928      	cbnz	r0, 80094d6 <__i2b+0x1a>
 80094ca:	4b05      	ldr	r3, [pc, #20]	; (80094e0 <__i2b+0x24>)
 80094cc:	4805      	ldr	r0, [pc, #20]	; (80094e4 <__i2b+0x28>)
 80094ce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80094d2:	f000 fce1 	bl	8009e98 <__assert_func>
 80094d6:	2301      	movs	r3, #1
 80094d8:	6144      	str	r4, [r0, #20]
 80094da:	6103      	str	r3, [r0, #16]
 80094dc:	bd10      	pop	{r4, pc}
 80094de:	bf00      	nop
 80094e0:	0800c743 	.word	0x0800c743
 80094e4:	0800c754 	.word	0x0800c754

080094e8 <__multiply>:
 80094e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ec:	4691      	mov	r9, r2
 80094ee:	690a      	ldr	r2, [r1, #16]
 80094f0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80094f4:	429a      	cmp	r2, r3
 80094f6:	bfb8      	it	lt
 80094f8:	460b      	movlt	r3, r1
 80094fa:	460c      	mov	r4, r1
 80094fc:	bfbc      	itt	lt
 80094fe:	464c      	movlt	r4, r9
 8009500:	4699      	movlt	r9, r3
 8009502:	6927      	ldr	r7, [r4, #16]
 8009504:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009508:	68a3      	ldr	r3, [r4, #8]
 800950a:	6861      	ldr	r1, [r4, #4]
 800950c:	eb07 060a 	add.w	r6, r7, sl
 8009510:	42b3      	cmp	r3, r6
 8009512:	b085      	sub	sp, #20
 8009514:	bfb8      	it	lt
 8009516:	3101      	addlt	r1, #1
 8009518:	f7ff fed8 	bl	80092cc <_Balloc>
 800951c:	b930      	cbnz	r0, 800952c <__multiply+0x44>
 800951e:	4602      	mov	r2, r0
 8009520:	4b44      	ldr	r3, [pc, #272]	; (8009634 <__multiply+0x14c>)
 8009522:	4845      	ldr	r0, [pc, #276]	; (8009638 <__multiply+0x150>)
 8009524:	f240 115d 	movw	r1, #349	; 0x15d
 8009528:	f000 fcb6 	bl	8009e98 <__assert_func>
 800952c:	f100 0514 	add.w	r5, r0, #20
 8009530:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009534:	462b      	mov	r3, r5
 8009536:	2200      	movs	r2, #0
 8009538:	4543      	cmp	r3, r8
 800953a:	d321      	bcc.n	8009580 <__multiply+0x98>
 800953c:	f104 0314 	add.w	r3, r4, #20
 8009540:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009544:	f109 0314 	add.w	r3, r9, #20
 8009548:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800954c:	9202      	str	r2, [sp, #8]
 800954e:	1b3a      	subs	r2, r7, r4
 8009550:	3a15      	subs	r2, #21
 8009552:	f022 0203 	bic.w	r2, r2, #3
 8009556:	3204      	adds	r2, #4
 8009558:	f104 0115 	add.w	r1, r4, #21
 800955c:	428f      	cmp	r7, r1
 800955e:	bf38      	it	cc
 8009560:	2204      	movcc	r2, #4
 8009562:	9201      	str	r2, [sp, #4]
 8009564:	9a02      	ldr	r2, [sp, #8]
 8009566:	9303      	str	r3, [sp, #12]
 8009568:	429a      	cmp	r2, r3
 800956a:	d80c      	bhi.n	8009586 <__multiply+0x9e>
 800956c:	2e00      	cmp	r6, #0
 800956e:	dd03      	ble.n	8009578 <__multiply+0x90>
 8009570:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009574:	2b00      	cmp	r3, #0
 8009576:	d05a      	beq.n	800962e <__multiply+0x146>
 8009578:	6106      	str	r6, [r0, #16]
 800957a:	b005      	add	sp, #20
 800957c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009580:	f843 2b04 	str.w	r2, [r3], #4
 8009584:	e7d8      	b.n	8009538 <__multiply+0x50>
 8009586:	f8b3 a000 	ldrh.w	sl, [r3]
 800958a:	f1ba 0f00 	cmp.w	sl, #0
 800958e:	d024      	beq.n	80095da <__multiply+0xf2>
 8009590:	f104 0e14 	add.w	lr, r4, #20
 8009594:	46a9      	mov	r9, r5
 8009596:	f04f 0c00 	mov.w	ip, #0
 800959a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800959e:	f8d9 1000 	ldr.w	r1, [r9]
 80095a2:	fa1f fb82 	uxth.w	fp, r2
 80095a6:	b289      	uxth	r1, r1
 80095a8:	fb0a 110b 	mla	r1, sl, fp, r1
 80095ac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80095b0:	f8d9 2000 	ldr.w	r2, [r9]
 80095b4:	4461      	add	r1, ip
 80095b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80095ba:	fb0a c20b 	mla	r2, sl, fp, ip
 80095be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80095c2:	b289      	uxth	r1, r1
 80095c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80095c8:	4577      	cmp	r7, lr
 80095ca:	f849 1b04 	str.w	r1, [r9], #4
 80095ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80095d2:	d8e2      	bhi.n	800959a <__multiply+0xb2>
 80095d4:	9a01      	ldr	r2, [sp, #4]
 80095d6:	f845 c002 	str.w	ip, [r5, r2]
 80095da:	9a03      	ldr	r2, [sp, #12]
 80095dc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80095e0:	3304      	adds	r3, #4
 80095e2:	f1b9 0f00 	cmp.w	r9, #0
 80095e6:	d020      	beq.n	800962a <__multiply+0x142>
 80095e8:	6829      	ldr	r1, [r5, #0]
 80095ea:	f104 0c14 	add.w	ip, r4, #20
 80095ee:	46ae      	mov	lr, r5
 80095f0:	f04f 0a00 	mov.w	sl, #0
 80095f4:	f8bc b000 	ldrh.w	fp, [ip]
 80095f8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80095fc:	fb09 220b 	mla	r2, r9, fp, r2
 8009600:	4492      	add	sl, r2
 8009602:	b289      	uxth	r1, r1
 8009604:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009608:	f84e 1b04 	str.w	r1, [lr], #4
 800960c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009610:	f8be 1000 	ldrh.w	r1, [lr]
 8009614:	0c12      	lsrs	r2, r2, #16
 8009616:	fb09 1102 	mla	r1, r9, r2, r1
 800961a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800961e:	4567      	cmp	r7, ip
 8009620:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009624:	d8e6      	bhi.n	80095f4 <__multiply+0x10c>
 8009626:	9a01      	ldr	r2, [sp, #4]
 8009628:	50a9      	str	r1, [r5, r2]
 800962a:	3504      	adds	r5, #4
 800962c:	e79a      	b.n	8009564 <__multiply+0x7c>
 800962e:	3e01      	subs	r6, #1
 8009630:	e79c      	b.n	800956c <__multiply+0x84>
 8009632:	bf00      	nop
 8009634:	0800c743 	.word	0x0800c743
 8009638:	0800c754 	.word	0x0800c754

0800963c <__pow5mult>:
 800963c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009640:	4615      	mov	r5, r2
 8009642:	f012 0203 	ands.w	r2, r2, #3
 8009646:	4606      	mov	r6, r0
 8009648:	460f      	mov	r7, r1
 800964a:	d007      	beq.n	800965c <__pow5mult+0x20>
 800964c:	4c25      	ldr	r4, [pc, #148]	; (80096e4 <__pow5mult+0xa8>)
 800964e:	3a01      	subs	r2, #1
 8009650:	2300      	movs	r3, #0
 8009652:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009656:	f7ff fe9b 	bl	8009390 <__multadd>
 800965a:	4607      	mov	r7, r0
 800965c:	10ad      	asrs	r5, r5, #2
 800965e:	d03d      	beq.n	80096dc <__pow5mult+0xa0>
 8009660:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009662:	b97c      	cbnz	r4, 8009684 <__pow5mult+0x48>
 8009664:	2010      	movs	r0, #16
 8009666:	f7ff fe29 	bl	80092bc <malloc>
 800966a:	4602      	mov	r2, r0
 800966c:	6270      	str	r0, [r6, #36]	; 0x24
 800966e:	b928      	cbnz	r0, 800967c <__pow5mult+0x40>
 8009670:	4b1d      	ldr	r3, [pc, #116]	; (80096e8 <__pow5mult+0xac>)
 8009672:	481e      	ldr	r0, [pc, #120]	; (80096ec <__pow5mult+0xb0>)
 8009674:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009678:	f000 fc0e 	bl	8009e98 <__assert_func>
 800967c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009680:	6004      	str	r4, [r0, #0]
 8009682:	60c4      	str	r4, [r0, #12]
 8009684:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009688:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800968c:	b94c      	cbnz	r4, 80096a2 <__pow5mult+0x66>
 800968e:	f240 2171 	movw	r1, #625	; 0x271
 8009692:	4630      	mov	r0, r6
 8009694:	f7ff ff12 	bl	80094bc <__i2b>
 8009698:	2300      	movs	r3, #0
 800969a:	f8c8 0008 	str.w	r0, [r8, #8]
 800969e:	4604      	mov	r4, r0
 80096a0:	6003      	str	r3, [r0, #0]
 80096a2:	f04f 0900 	mov.w	r9, #0
 80096a6:	07eb      	lsls	r3, r5, #31
 80096a8:	d50a      	bpl.n	80096c0 <__pow5mult+0x84>
 80096aa:	4639      	mov	r1, r7
 80096ac:	4622      	mov	r2, r4
 80096ae:	4630      	mov	r0, r6
 80096b0:	f7ff ff1a 	bl	80094e8 <__multiply>
 80096b4:	4639      	mov	r1, r7
 80096b6:	4680      	mov	r8, r0
 80096b8:	4630      	mov	r0, r6
 80096ba:	f7ff fe47 	bl	800934c <_Bfree>
 80096be:	4647      	mov	r7, r8
 80096c0:	106d      	asrs	r5, r5, #1
 80096c2:	d00b      	beq.n	80096dc <__pow5mult+0xa0>
 80096c4:	6820      	ldr	r0, [r4, #0]
 80096c6:	b938      	cbnz	r0, 80096d8 <__pow5mult+0x9c>
 80096c8:	4622      	mov	r2, r4
 80096ca:	4621      	mov	r1, r4
 80096cc:	4630      	mov	r0, r6
 80096ce:	f7ff ff0b 	bl	80094e8 <__multiply>
 80096d2:	6020      	str	r0, [r4, #0]
 80096d4:	f8c0 9000 	str.w	r9, [r0]
 80096d8:	4604      	mov	r4, r0
 80096da:	e7e4      	b.n	80096a6 <__pow5mult+0x6a>
 80096dc:	4638      	mov	r0, r7
 80096de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096e2:	bf00      	nop
 80096e4:	0800c8a0 	.word	0x0800c8a0
 80096e8:	0800c6d1 	.word	0x0800c6d1
 80096ec:	0800c754 	.word	0x0800c754

080096f0 <__lshift>:
 80096f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096f4:	460c      	mov	r4, r1
 80096f6:	6849      	ldr	r1, [r1, #4]
 80096f8:	6923      	ldr	r3, [r4, #16]
 80096fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80096fe:	68a3      	ldr	r3, [r4, #8]
 8009700:	4607      	mov	r7, r0
 8009702:	4691      	mov	r9, r2
 8009704:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009708:	f108 0601 	add.w	r6, r8, #1
 800970c:	42b3      	cmp	r3, r6
 800970e:	db0b      	blt.n	8009728 <__lshift+0x38>
 8009710:	4638      	mov	r0, r7
 8009712:	f7ff fddb 	bl	80092cc <_Balloc>
 8009716:	4605      	mov	r5, r0
 8009718:	b948      	cbnz	r0, 800972e <__lshift+0x3e>
 800971a:	4602      	mov	r2, r0
 800971c:	4b2a      	ldr	r3, [pc, #168]	; (80097c8 <__lshift+0xd8>)
 800971e:	482b      	ldr	r0, [pc, #172]	; (80097cc <__lshift+0xdc>)
 8009720:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009724:	f000 fbb8 	bl	8009e98 <__assert_func>
 8009728:	3101      	adds	r1, #1
 800972a:	005b      	lsls	r3, r3, #1
 800972c:	e7ee      	b.n	800970c <__lshift+0x1c>
 800972e:	2300      	movs	r3, #0
 8009730:	f100 0114 	add.w	r1, r0, #20
 8009734:	f100 0210 	add.w	r2, r0, #16
 8009738:	4618      	mov	r0, r3
 800973a:	4553      	cmp	r3, sl
 800973c:	db37      	blt.n	80097ae <__lshift+0xbe>
 800973e:	6920      	ldr	r0, [r4, #16]
 8009740:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009744:	f104 0314 	add.w	r3, r4, #20
 8009748:	f019 091f 	ands.w	r9, r9, #31
 800974c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009750:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009754:	d02f      	beq.n	80097b6 <__lshift+0xc6>
 8009756:	f1c9 0e20 	rsb	lr, r9, #32
 800975a:	468a      	mov	sl, r1
 800975c:	f04f 0c00 	mov.w	ip, #0
 8009760:	681a      	ldr	r2, [r3, #0]
 8009762:	fa02 f209 	lsl.w	r2, r2, r9
 8009766:	ea42 020c 	orr.w	r2, r2, ip
 800976a:	f84a 2b04 	str.w	r2, [sl], #4
 800976e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009772:	4298      	cmp	r0, r3
 8009774:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009778:	d8f2      	bhi.n	8009760 <__lshift+0x70>
 800977a:	1b03      	subs	r3, r0, r4
 800977c:	3b15      	subs	r3, #21
 800977e:	f023 0303 	bic.w	r3, r3, #3
 8009782:	3304      	adds	r3, #4
 8009784:	f104 0215 	add.w	r2, r4, #21
 8009788:	4290      	cmp	r0, r2
 800978a:	bf38      	it	cc
 800978c:	2304      	movcc	r3, #4
 800978e:	f841 c003 	str.w	ip, [r1, r3]
 8009792:	f1bc 0f00 	cmp.w	ip, #0
 8009796:	d001      	beq.n	800979c <__lshift+0xac>
 8009798:	f108 0602 	add.w	r6, r8, #2
 800979c:	3e01      	subs	r6, #1
 800979e:	4638      	mov	r0, r7
 80097a0:	612e      	str	r6, [r5, #16]
 80097a2:	4621      	mov	r1, r4
 80097a4:	f7ff fdd2 	bl	800934c <_Bfree>
 80097a8:	4628      	mov	r0, r5
 80097aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80097b2:	3301      	adds	r3, #1
 80097b4:	e7c1      	b.n	800973a <__lshift+0x4a>
 80097b6:	3904      	subs	r1, #4
 80097b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80097bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80097c0:	4298      	cmp	r0, r3
 80097c2:	d8f9      	bhi.n	80097b8 <__lshift+0xc8>
 80097c4:	e7ea      	b.n	800979c <__lshift+0xac>
 80097c6:	bf00      	nop
 80097c8:	0800c743 	.word	0x0800c743
 80097cc:	0800c754 	.word	0x0800c754

080097d0 <__mcmp>:
 80097d0:	b530      	push	{r4, r5, lr}
 80097d2:	6902      	ldr	r2, [r0, #16]
 80097d4:	690c      	ldr	r4, [r1, #16]
 80097d6:	1b12      	subs	r2, r2, r4
 80097d8:	d10e      	bne.n	80097f8 <__mcmp+0x28>
 80097da:	f100 0314 	add.w	r3, r0, #20
 80097de:	3114      	adds	r1, #20
 80097e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80097e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80097e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80097ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80097f0:	42a5      	cmp	r5, r4
 80097f2:	d003      	beq.n	80097fc <__mcmp+0x2c>
 80097f4:	d305      	bcc.n	8009802 <__mcmp+0x32>
 80097f6:	2201      	movs	r2, #1
 80097f8:	4610      	mov	r0, r2
 80097fa:	bd30      	pop	{r4, r5, pc}
 80097fc:	4283      	cmp	r3, r0
 80097fe:	d3f3      	bcc.n	80097e8 <__mcmp+0x18>
 8009800:	e7fa      	b.n	80097f8 <__mcmp+0x28>
 8009802:	f04f 32ff 	mov.w	r2, #4294967295
 8009806:	e7f7      	b.n	80097f8 <__mcmp+0x28>

08009808 <__mdiff>:
 8009808:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800980c:	460c      	mov	r4, r1
 800980e:	4606      	mov	r6, r0
 8009810:	4611      	mov	r1, r2
 8009812:	4620      	mov	r0, r4
 8009814:	4690      	mov	r8, r2
 8009816:	f7ff ffdb 	bl	80097d0 <__mcmp>
 800981a:	1e05      	subs	r5, r0, #0
 800981c:	d110      	bne.n	8009840 <__mdiff+0x38>
 800981e:	4629      	mov	r1, r5
 8009820:	4630      	mov	r0, r6
 8009822:	f7ff fd53 	bl	80092cc <_Balloc>
 8009826:	b930      	cbnz	r0, 8009836 <__mdiff+0x2e>
 8009828:	4b3a      	ldr	r3, [pc, #232]	; (8009914 <__mdiff+0x10c>)
 800982a:	4602      	mov	r2, r0
 800982c:	f240 2132 	movw	r1, #562	; 0x232
 8009830:	4839      	ldr	r0, [pc, #228]	; (8009918 <__mdiff+0x110>)
 8009832:	f000 fb31 	bl	8009e98 <__assert_func>
 8009836:	2301      	movs	r3, #1
 8009838:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800983c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009840:	bfa4      	itt	ge
 8009842:	4643      	movge	r3, r8
 8009844:	46a0      	movge	r8, r4
 8009846:	4630      	mov	r0, r6
 8009848:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800984c:	bfa6      	itte	ge
 800984e:	461c      	movge	r4, r3
 8009850:	2500      	movge	r5, #0
 8009852:	2501      	movlt	r5, #1
 8009854:	f7ff fd3a 	bl	80092cc <_Balloc>
 8009858:	b920      	cbnz	r0, 8009864 <__mdiff+0x5c>
 800985a:	4b2e      	ldr	r3, [pc, #184]	; (8009914 <__mdiff+0x10c>)
 800985c:	4602      	mov	r2, r0
 800985e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009862:	e7e5      	b.n	8009830 <__mdiff+0x28>
 8009864:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009868:	6926      	ldr	r6, [r4, #16]
 800986a:	60c5      	str	r5, [r0, #12]
 800986c:	f104 0914 	add.w	r9, r4, #20
 8009870:	f108 0514 	add.w	r5, r8, #20
 8009874:	f100 0e14 	add.w	lr, r0, #20
 8009878:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800987c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009880:	f108 0210 	add.w	r2, r8, #16
 8009884:	46f2      	mov	sl, lr
 8009886:	2100      	movs	r1, #0
 8009888:	f859 3b04 	ldr.w	r3, [r9], #4
 800988c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009890:	fa1f f883 	uxth.w	r8, r3
 8009894:	fa11 f18b 	uxtah	r1, r1, fp
 8009898:	0c1b      	lsrs	r3, r3, #16
 800989a:	eba1 0808 	sub.w	r8, r1, r8
 800989e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80098a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80098a6:	fa1f f888 	uxth.w	r8, r8
 80098aa:	1419      	asrs	r1, r3, #16
 80098ac:	454e      	cmp	r6, r9
 80098ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80098b2:	f84a 3b04 	str.w	r3, [sl], #4
 80098b6:	d8e7      	bhi.n	8009888 <__mdiff+0x80>
 80098b8:	1b33      	subs	r3, r6, r4
 80098ba:	3b15      	subs	r3, #21
 80098bc:	f023 0303 	bic.w	r3, r3, #3
 80098c0:	3304      	adds	r3, #4
 80098c2:	3415      	adds	r4, #21
 80098c4:	42a6      	cmp	r6, r4
 80098c6:	bf38      	it	cc
 80098c8:	2304      	movcc	r3, #4
 80098ca:	441d      	add	r5, r3
 80098cc:	4473      	add	r3, lr
 80098ce:	469e      	mov	lr, r3
 80098d0:	462e      	mov	r6, r5
 80098d2:	4566      	cmp	r6, ip
 80098d4:	d30e      	bcc.n	80098f4 <__mdiff+0xec>
 80098d6:	f10c 0203 	add.w	r2, ip, #3
 80098da:	1b52      	subs	r2, r2, r5
 80098dc:	f022 0203 	bic.w	r2, r2, #3
 80098e0:	3d03      	subs	r5, #3
 80098e2:	45ac      	cmp	ip, r5
 80098e4:	bf38      	it	cc
 80098e6:	2200      	movcc	r2, #0
 80098e8:	441a      	add	r2, r3
 80098ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80098ee:	b17b      	cbz	r3, 8009910 <__mdiff+0x108>
 80098f0:	6107      	str	r7, [r0, #16]
 80098f2:	e7a3      	b.n	800983c <__mdiff+0x34>
 80098f4:	f856 8b04 	ldr.w	r8, [r6], #4
 80098f8:	fa11 f288 	uxtah	r2, r1, r8
 80098fc:	1414      	asrs	r4, r2, #16
 80098fe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009902:	b292      	uxth	r2, r2
 8009904:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009908:	f84e 2b04 	str.w	r2, [lr], #4
 800990c:	1421      	asrs	r1, r4, #16
 800990e:	e7e0      	b.n	80098d2 <__mdiff+0xca>
 8009910:	3f01      	subs	r7, #1
 8009912:	e7ea      	b.n	80098ea <__mdiff+0xe2>
 8009914:	0800c743 	.word	0x0800c743
 8009918:	0800c754 	.word	0x0800c754

0800991c <__d2b>:
 800991c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009920:	4689      	mov	r9, r1
 8009922:	2101      	movs	r1, #1
 8009924:	ec57 6b10 	vmov	r6, r7, d0
 8009928:	4690      	mov	r8, r2
 800992a:	f7ff fccf 	bl	80092cc <_Balloc>
 800992e:	4604      	mov	r4, r0
 8009930:	b930      	cbnz	r0, 8009940 <__d2b+0x24>
 8009932:	4602      	mov	r2, r0
 8009934:	4b25      	ldr	r3, [pc, #148]	; (80099cc <__d2b+0xb0>)
 8009936:	4826      	ldr	r0, [pc, #152]	; (80099d0 <__d2b+0xb4>)
 8009938:	f240 310a 	movw	r1, #778	; 0x30a
 800993c:	f000 faac 	bl	8009e98 <__assert_func>
 8009940:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009944:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009948:	bb35      	cbnz	r5, 8009998 <__d2b+0x7c>
 800994a:	2e00      	cmp	r6, #0
 800994c:	9301      	str	r3, [sp, #4]
 800994e:	d028      	beq.n	80099a2 <__d2b+0x86>
 8009950:	4668      	mov	r0, sp
 8009952:	9600      	str	r6, [sp, #0]
 8009954:	f7ff fd82 	bl	800945c <__lo0bits>
 8009958:	9900      	ldr	r1, [sp, #0]
 800995a:	b300      	cbz	r0, 800999e <__d2b+0x82>
 800995c:	9a01      	ldr	r2, [sp, #4]
 800995e:	f1c0 0320 	rsb	r3, r0, #32
 8009962:	fa02 f303 	lsl.w	r3, r2, r3
 8009966:	430b      	orrs	r3, r1
 8009968:	40c2      	lsrs	r2, r0
 800996a:	6163      	str	r3, [r4, #20]
 800996c:	9201      	str	r2, [sp, #4]
 800996e:	9b01      	ldr	r3, [sp, #4]
 8009970:	61a3      	str	r3, [r4, #24]
 8009972:	2b00      	cmp	r3, #0
 8009974:	bf14      	ite	ne
 8009976:	2202      	movne	r2, #2
 8009978:	2201      	moveq	r2, #1
 800997a:	6122      	str	r2, [r4, #16]
 800997c:	b1d5      	cbz	r5, 80099b4 <__d2b+0x98>
 800997e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009982:	4405      	add	r5, r0
 8009984:	f8c9 5000 	str.w	r5, [r9]
 8009988:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800998c:	f8c8 0000 	str.w	r0, [r8]
 8009990:	4620      	mov	r0, r4
 8009992:	b003      	add	sp, #12
 8009994:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009998:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800999c:	e7d5      	b.n	800994a <__d2b+0x2e>
 800999e:	6161      	str	r1, [r4, #20]
 80099a0:	e7e5      	b.n	800996e <__d2b+0x52>
 80099a2:	a801      	add	r0, sp, #4
 80099a4:	f7ff fd5a 	bl	800945c <__lo0bits>
 80099a8:	9b01      	ldr	r3, [sp, #4]
 80099aa:	6163      	str	r3, [r4, #20]
 80099ac:	2201      	movs	r2, #1
 80099ae:	6122      	str	r2, [r4, #16]
 80099b0:	3020      	adds	r0, #32
 80099b2:	e7e3      	b.n	800997c <__d2b+0x60>
 80099b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80099b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80099bc:	f8c9 0000 	str.w	r0, [r9]
 80099c0:	6918      	ldr	r0, [r3, #16]
 80099c2:	f7ff fd2b 	bl	800941c <__hi0bits>
 80099c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80099ca:	e7df      	b.n	800998c <__d2b+0x70>
 80099cc:	0800c743 	.word	0x0800c743
 80099d0:	0800c754 	.word	0x0800c754

080099d4 <_calloc_r>:
 80099d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80099d6:	fba1 2402 	umull	r2, r4, r1, r2
 80099da:	b94c      	cbnz	r4, 80099f0 <_calloc_r+0x1c>
 80099dc:	4611      	mov	r1, r2
 80099de:	9201      	str	r2, [sp, #4]
 80099e0:	f000 f87a 	bl	8009ad8 <_malloc_r>
 80099e4:	9a01      	ldr	r2, [sp, #4]
 80099e6:	4605      	mov	r5, r0
 80099e8:	b930      	cbnz	r0, 80099f8 <_calloc_r+0x24>
 80099ea:	4628      	mov	r0, r5
 80099ec:	b003      	add	sp, #12
 80099ee:	bd30      	pop	{r4, r5, pc}
 80099f0:	220c      	movs	r2, #12
 80099f2:	6002      	str	r2, [r0, #0]
 80099f4:	2500      	movs	r5, #0
 80099f6:	e7f8      	b.n	80099ea <_calloc_r+0x16>
 80099f8:	4621      	mov	r1, r4
 80099fa:	f7fe f93b 	bl	8007c74 <memset>
 80099fe:	e7f4      	b.n	80099ea <_calloc_r+0x16>

08009a00 <_free_r>:
 8009a00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009a02:	2900      	cmp	r1, #0
 8009a04:	d044      	beq.n	8009a90 <_free_r+0x90>
 8009a06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a0a:	9001      	str	r0, [sp, #4]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	f1a1 0404 	sub.w	r4, r1, #4
 8009a12:	bfb8      	it	lt
 8009a14:	18e4      	addlt	r4, r4, r3
 8009a16:	f000 fa9b 	bl	8009f50 <__malloc_lock>
 8009a1a:	4a1e      	ldr	r2, [pc, #120]	; (8009a94 <_free_r+0x94>)
 8009a1c:	9801      	ldr	r0, [sp, #4]
 8009a1e:	6813      	ldr	r3, [r2, #0]
 8009a20:	b933      	cbnz	r3, 8009a30 <_free_r+0x30>
 8009a22:	6063      	str	r3, [r4, #4]
 8009a24:	6014      	str	r4, [r2, #0]
 8009a26:	b003      	add	sp, #12
 8009a28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009a2c:	f000 ba96 	b.w	8009f5c <__malloc_unlock>
 8009a30:	42a3      	cmp	r3, r4
 8009a32:	d908      	bls.n	8009a46 <_free_r+0x46>
 8009a34:	6825      	ldr	r5, [r4, #0]
 8009a36:	1961      	adds	r1, r4, r5
 8009a38:	428b      	cmp	r3, r1
 8009a3a:	bf01      	itttt	eq
 8009a3c:	6819      	ldreq	r1, [r3, #0]
 8009a3e:	685b      	ldreq	r3, [r3, #4]
 8009a40:	1949      	addeq	r1, r1, r5
 8009a42:	6021      	streq	r1, [r4, #0]
 8009a44:	e7ed      	b.n	8009a22 <_free_r+0x22>
 8009a46:	461a      	mov	r2, r3
 8009a48:	685b      	ldr	r3, [r3, #4]
 8009a4a:	b10b      	cbz	r3, 8009a50 <_free_r+0x50>
 8009a4c:	42a3      	cmp	r3, r4
 8009a4e:	d9fa      	bls.n	8009a46 <_free_r+0x46>
 8009a50:	6811      	ldr	r1, [r2, #0]
 8009a52:	1855      	adds	r5, r2, r1
 8009a54:	42a5      	cmp	r5, r4
 8009a56:	d10b      	bne.n	8009a70 <_free_r+0x70>
 8009a58:	6824      	ldr	r4, [r4, #0]
 8009a5a:	4421      	add	r1, r4
 8009a5c:	1854      	adds	r4, r2, r1
 8009a5e:	42a3      	cmp	r3, r4
 8009a60:	6011      	str	r1, [r2, #0]
 8009a62:	d1e0      	bne.n	8009a26 <_free_r+0x26>
 8009a64:	681c      	ldr	r4, [r3, #0]
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	6053      	str	r3, [r2, #4]
 8009a6a:	4421      	add	r1, r4
 8009a6c:	6011      	str	r1, [r2, #0]
 8009a6e:	e7da      	b.n	8009a26 <_free_r+0x26>
 8009a70:	d902      	bls.n	8009a78 <_free_r+0x78>
 8009a72:	230c      	movs	r3, #12
 8009a74:	6003      	str	r3, [r0, #0]
 8009a76:	e7d6      	b.n	8009a26 <_free_r+0x26>
 8009a78:	6825      	ldr	r5, [r4, #0]
 8009a7a:	1961      	adds	r1, r4, r5
 8009a7c:	428b      	cmp	r3, r1
 8009a7e:	bf04      	itt	eq
 8009a80:	6819      	ldreq	r1, [r3, #0]
 8009a82:	685b      	ldreq	r3, [r3, #4]
 8009a84:	6063      	str	r3, [r4, #4]
 8009a86:	bf04      	itt	eq
 8009a88:	1949      	addeq	r1, r1, r5
 8009a8a:	6021      	streq	r1, [r4, #0]
 8009a8c:	6054      	str	r4, [r2, #4]
 8009a8e:	e7ca      	b.n	8009a26 <_free_r+0x26>
 8009a90:	b003      	add	sp, #12
 8009a92:	bd30      	pop	{r4, r5, pc}
 8009a94:	200007a4 	.word	0x200007a4

08009a98 <sbrk_aligned>:
 8009a98:	b570      	push	{r4, r5, r6, lr}
 8009a9a:	4e0e      	ldr	r6, [pc, #56]	; (8009ad4 <sbrk_aligned+0x3c>)
 8009a9c:	460c      	mov	r4, r1
 8009a9e:	6831      	ldr	r1, [r6, #0]
 8009aa0:	4605      	mov	r5, r0
 8009aa2:	b911      	cbnz	r1, 8009aaa <sbrk_aligned+0x12>
 8009aa4:	f000 f9e8 	bl	8009e78 <_sbrk_r>
 8009aa8:	6030      	str	r0, [r6, #0]
 8009aaa:	4621      	mov	r1, r4
 8009aac:	4628      	mov	r0, r5
 8009aae:	f000 f9e3 	bl	8009e78 <_sbrk_r>
 8009ab2:	1c43      	adds	r3, r0, #1
 8009ab4:	d00a      	beq.n	8009acc <sbrk_aligned+0x34>
 8009ab6:	1cc4      	adds	r4, r0, #3
 8009ab8:	f024 0403 	bic.w	r4, r4, #3
 8009abc:	42a0      	cmp	r0, r4
 8009abe:	d007      	beq.n	8009ad0 <sbrk_aligned+0x38>
 8009ac0:	1a21      	subs	r1, r4, r0
 8009ac2:	4628      	mov	r0, r5
 8009ac4:	f000 f9d8 	bl	8009e78 <_sbrk_r>
 8009ac8:	3001      	adds	r0, #1
 8009aca:	d101      	bne.n	8009ad0 <sbrk_aligned+0x38>
 8009acc:	f04f 34ff 	mov.w	r4, #4294967295
 8009ad0:	4620      	mov	r0, r4
 8009ad2:	bd70      	pop	{r4, r5, r6, pc}
 8009ad4:	200007a8 	.word	0x200007a8

08009ad8 <_malloc_r>:
 8009ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009adc:	1ccd      	adds	r5, r1, #3
 8009ade:	f025 0503 	bic.w	r5, r5, #3
 8009ae2:	3508      	adds	r5, #8
 8009ae4:	2d0c      	cmp	r5, #12
 8009ae6:	bf38      	it	cc
 8009ae8:	250c      	movcc	r5, #12
 8009aea:	2d00      	cmp	r5, #0
 8009aec:	4607      	mov	r7, r0
 8009aee:	db01      	blt.n	8009af4 <_malloc_r+0x1c>
 8009af0:	42a9      	cmp	r1, r5
 8009af2:	d905      	bls.n	8009b00 <_malloc_r+0x28>
 8009af4:	230c      	movs	r3, #12
 8009af6:	603b      	str	r3, [r7, #0]
 8009af8:	2600      	movs	r6, #0
 8009afa:	4630      	mov	r0, r6
 8009afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b00:	4e2e      	ldr	r6, [pc, #184]	; (8009bbc <_malloc_r+0xe4>)
 8009b02:	f000 fa25 	bl	8009f50 <__malloc_lock>
 8009b06:	6833      	ldr	r3, [r6, #0]
 8009b08:	461c      	mov	r4, r3
 8009b0a:	bb34      	cbnz	r4, 8009b5a <_malloc_r+0x82>
 8009b0c:	4629      	mov	r1, r5
 8009b0e:	4638      	mov	r0, r7
 8009b10:	f7ff ffc2 	bl	8009a98 <sbrk_aligned>
 8009b14:	1c43      	adds	r3, r0, #1
 8009b16:	4604      	mov	r4, r0
 8009b18:	d14d      	bne.n	8009bb6 <_malloc_r+0xde>
 8009b1a:	6834      	ldr	r4, [r6, #0]
 8009b1c:	4626      	mov	r6, r4
 8009b1e:	2e00      	cmp	r6, #0
 8009b20:	d140      	bne.n	8009ba4 <_malloc_r+0xcc>
 8009b22:	6823      	ldr	r3, [r4, #0]
 8009b24:	4631      	mov	r1, r6
 8009b26:	4638      	mov	r0, r7
 8009b28:	eb04 0803 	add.w	r8, r4, r3
 8009b2c:	f000 f9a4 	bl	8009e78 <_sbrk_r>
 8009b30:	4580      	cmp	r8, r0
 8009b32:	d13a      	bne.n	8009baa <_malloc_r+0xd2>
 8009b34:	6821      	ldr	r1, [r4, #0]
 8009b36:	3503      	adds	r5, #3
 8009b38:	1a6d      	subs	r5, r5, r1
 8009b3a:	f025 0503 	bic.w	r5, r5, #3
 8009b3e:	3508      	adds	r5, #8
 8009b40:	2d0c      	cmp	r5, #12
 8009b42:	bf38      	it	cc
 8009b44:	250c      	movcc	r5, #12
 8009b46:	4629      	mov	r1, r5
 8009b48:	4638      	mov	r0, r7
 8009b4a:	f7ff ffa5 	bl	8009a98 <sbrk_aligned>
 8009b4e:	3001      	adds	r0, #1
 8009b50:	d02b      	beq.n	8009baa <_malloc_r+0xd2>
 8009b52:	6823      	ldr	r3, [r4, #0]
 8009b54:	442b      	add	r3, r5
 8009b56:	6023      	str	r3, [r4, #0]
 8009b58:	e00e      	b.n	8009b78 <_malloc_r+0xa0>
 8009b5a:	6822      	ldr	r2, [r4, #0]
 8009b5c:	1b52      	subs	r2, r2, r5
 8009b5e:	d41e      	bmi.n	8009b9e <_malloc_r+0xc6>
 8009b60:	2a0b      	cmp	r2, #11
 8009b62:	d916      	bls.n	8009b92 <_malloc_r+0xba>
 8009b64:	1961      	adds	r1, r4, r5
 8009b66:	42a3      	cmp	r3, r4
 8009b68:	6025      	str	r5, [r4, #0]
 8009b6a:	bf18      	it	ne
 8009b6c:	6059      	strne	r1, [r3, #4]
 8009b6e:	6863      	ldr	r3, [r4, #4]
 8009b70:	bf08      	it	eq
 8009b72:	6031      	streq	r1, [r6, #0]
 8009b74:	5162      	str	r2, [r4, r5]
 8009b76:	604b      	str	r3, [r1, #4]
 8009b78:	4638      	mov	r0, r7
 8009b7a:	f104 060b 	add.w	r6, r4, #11
 8009b7e:	f000 f9ed 	bl	8009f5c <__malloc_unlock>
 8009b82:	f026 0607 	bic.w	r6, r6, #7
 8009b86:	1d23      	adds	r3, r4, #4
 8009b88:	1af2      	subs	r2, r6, r3
 8009b8a:	d0b6      	beq.n	8009afa <_malloc_r+0x22>
 8009b8c:	1b9b      	subs	r3, r3, r6
 8009b8e:	50a3      	str	r3, [r4, r2]
 8009b90:	e7b3      	b.n	8009afa <_malloc_r+0x22>
 8009b92:	6862      	ldr	r2, [r4, #4]
 8009b94:	42a3      	cmp	r3, r4
 8009b96:	bf0c      	ite	eq
 8009b98:	6032      	streq	r2, [r6, #0]
 8009b9a:	605a      	strne	r2, [r3, #4]
 8009b9c:	e7ec      	b.n	8009b78 <_malloc_r+0xa0>
 8009b9e:	4623      	mov	r3, r4
 8009ba0:	6864      	ldr	r4, [r4, #4]
 8009ba2:	e7b2      	b.n	8009b0a <_malloc_r+0x32>
 8009ba4:	4634      	mov	r4, r6
 8009ba6:	6876      	ldr	r6, [r6, #4]
 8009ba8:	e7b9      	b.n	8009b1e <_malloc_r+0x46>
 8009baa:	230c      	movs	r3, #12
 8009bac:	603b      	str	r3, [r7, #0]
 8009bae:	4638      	mov	r0, r7
 8009bb0:	f000 f9d4 	bl	8009f5c <__malloc_unlock>
 8009bb4:	e7a1      	b.n	8009afa <_malloc_r+0x22>
 8009bb6:	6025      	str	r5, [r4, #0]
 8009bb8:	e7de      	b.n	8009b78 <_malloc_r+0xa0>
 8009bba:	bf00      	nop
 8009bbc:	200007a4 	.word	0x200007a4

08009bc0 <__ssputs_r>:
 8009bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bc4:	688e      	ldr	r6, [r1, #8]
 8009bc6:	429e      	cmp	r6, r3
 8009bc8:	4682      	mov	sl, r0
 8009bca:	460c      	mov	r4, r1
 8009bcc:	4690      	mov	r8, r2
 8009bce:	461f      	mov	r7, r3
 8009bd0:	d838      	bhi.n	8009c44 <__ssputs_r+0x84>
 8009bd2:	898a      	ldrh	r2, [r1, #12]
 8009bd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009bd8:	d032      	beq.n	8009c40 <__ssputs_r+0x80>
 8009bda:	6825      	ldr	r5, [r4, #0]
 8009bdc:	6909      	ldr	r1, [r1, #16]
 8009bde:	eba5 0901 	sub.w	r9, r5, r1
 8009be2:	6965      	ldr	r5, [r4, #20]
 8009be4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009be8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009bec:	3301      	adds	r3, #1
 8009bee:	444b      	add	r3, r9
 8009bf0:	106d      	asrs	r5, r5, #1
 8009bf2:	429d      	cmp	r5, r3
 8009bf4:	bf38      	it	cc
 8009bf6:	461d      	movcc	r5, r3
 8009bf8:	0553      	lsls	r3, r2, #21
 8009bfa:	d531      	bpl.n	8009c60 <__ssputs_r+0xa0>
 8009bfc:	4629      	mov	r1, r5
 8009bfe:	f7ff ff6b 	bl	8009ad8 <_malloc_r>
 8009c02:	4606      	mov	r6, r0
 8009c04:	b950      	cbnz	r0, 8009c1c <__ssputs_r+0x5c>
 8009c06:	230c      	movs	r3, #12
 8009c08:	f8ca 3000 	str.w	r3, [sl]
 8009c0c:	89a3      	ldrh	r3, [r4, #12]
 8009c0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c12:	81a3      	strh	r3, [r4, #12]
 8009c14:	f04f 30ff 	mov.w	r0, #4294967295
 8009c18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c1c:	6921      	ldr	r1, [r4, #16]
 8009c1e:	464a      	mov	r2, r9
 8009c20:	f7fe f81a 	bl	8007c58 <memcpy>
 8009c24:	89a3      	ldrh	r3, [r4, #12]
 8009c26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009c2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c2e:	81a3      	strh	r3, [r4, #12]
 8009c30:	6126      	str	r6, [r4, #16]
 8009c32:	6165      	str	r5, [r4, #20]
 8009c34:	444e      	add	r6, r9
 8009c36:	eba5 0509 	sub.w	r5, r5, r9
 8009c3a:	6026      	str	r6, [r4, #0]
 8009c3c:	60a5      	str	r5, [r4, #8]
 8009c3e:	463e      	mov	r6, r7
 8009c40:	42be      	cmp	r6, r7
 8009c42:	d900      	bls.n	8009c46 <__ssputs_r+0x86>
 8009c44:	463e      	mov	r6, r7
 8009c46:	6820      	ldr	r0, [r4, #0]
 8009c48:	4632      	mov	r2, r6
 8009c4a:	4641      	mov	r1, r8
 8009c4c:	f000 f966 	bl	8009f1c <memmove>
 8009c50:	68a3      	ldr	r3, [r4, #8]
 8009c52:	1b9b      	subs	r3, r3, r6
 8009c54:	60a3      	str	r3, [r4, #8]
 8009c56:	6823      	ldr	r3, [r4, #0]
 8009c58:	4433      	add	r3, r6
 8009c5a:	6023      	str	r3, [r4, #0]
 8009c5c:	2000      	movs	r0, #0
 8009c5e:	e7db      	b.n	8009c18 <__ssputs_r+0x58>
 8009c60:	462a      	mov	r2, r5
 8009c62:	f000 f981 	bl	8009f68 <_realloc_r>
 8009c66:	4606      	mov	r6, r0
 8009c68:	2800      	cmp	r0, #0
 8009c6a:	d1e1      	bne.n	8009c30 <__ssputs_r+0x70>
 8009c6c:	6921      	ldr	r1, [r4, #16]
 8009c6e:	4650      	mov	r0, sl
 8009c70:	f7ff fec6 	bl	8009a00 <_free_r>
 8009c74:	e7c7      	b.n	8009c06 <__ssputs_r+0x46>
	...

08009c78 <_svfiprintf_r>:
 8009c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c7c:	4698      	mov	r8, r3
 8009c7e:	898b      	ldrh	r3, [r1, #12]
 8009c80:	061b      	lsls	r3, r3, #24
 8009c82:	b09d      	sub	sp, #116	; 0x74
 8009c84:	4607      	mov	r7, r0
 8009c86:	460d      	mov	r5, r1
 8009c88:	4614      	mov	r4, r2
 8009c8a:	d50e      	bpl.n	8009caa <_svfiprintf_r+0x32>
 8009c8c:	690b      	ldr	r3, [r1, #16]
 8009c8e:	b963      	cbnz	r3, 8009caa <_svfiprintf_r+0x32>
 8009c90:	2140      	movs	r1, #64	; 0x40
 8009c92:	f7ff ff21 	bl	8009ad8 <_malloc_r>
 8009c96:	6028      	str	r0, [r5, #0]
 8009c98:	6128      	str	r0, [r5, #16]
 8009c9a:	b920      	cbnz	r0, 8009ca6 <_svfiprintf_r+0x2e>
 8009c9c:	230c      	movs	r3, #12
 8009c9e:	603b      	str	r3, [r7, #0]
 8009ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ca4:	e0d1      	b.n	8009e4a <_svfiprintf_r+0x1d2>
 8009ca6:	2340      	movs	r3, #64	; 0x40
 8009ca8:	616b      	str	r3, [r5, #20]
 8009caa:	2300      	movs	r3, #0
 8009cac:	9309      	str	r3, [sp, #36]	; 0x24
 8009cae:	2320      	movs	r3, #32
 8009cb0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009cb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8009cb8:	2330      	movs	r3, #48	; 0x30
 8009cba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009e64 <_svfiprintf_r+0x1ec>
 8009cbe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009cc2:	f04f 0901 	mov.w	r9, #1
 8009cc6:	4623      	mov	r3, r4
 8009cc8:	469a      	mov	sl, r3
 8009cca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cce:	b10a      	cbz	r2, 8009cd4 <_svfiprintf_r+0x5c>
 8009cd0:	2a25      	cmp	r2, #37	; 0x25
 8009cd2:	d1f9      	bne.n	8009cc8 <_svfiprintf_r+0x50>
 8009cd4:	ebba 0b04 	subs.w	fp, sl, r4
 8009cd8:	d00b      	beq.n	8009cf2 <_svfiprintf_r+0x7a>
 8009cda:	465b      	mov	r3, fp
 8009cdc:	4622      	mov	r2, r4
 8009cde:	4629      	mov	r1, r5
 8009ce0:	4638      	mov	r0, r7
 8009ce2:	f7ff ff6d 	bl	8009bc0 <__ssputs_r>
 8009ce6:	3001      	adds	r0, #1
 8009ce8:	f000 80aa 	beq.w	8009e40 <_svfiprintf_r+0x1c8>
 8009cec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cee:	445a      	add	r2, fp
 8009cf0:	9209      	str	r2, [sp, #36]	; 0x24
 8009cf2:	f89a 3000 	ldrb.w	r3, [sl]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	f000 80a2 	beq.w	8009e40 <_svfiprintf_r+0x1c8>
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8009d02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d06:	f10a 0a01 	add.w	sl, sl, #1
 8009d0a:	9304      	str	r3, [sp, #16]
 8009d0c:	9307      	str	r3, [sp, #28]
 8009d0e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d12:	931a      	str	r3, [sp, #104]	; 0x68
 8009d14:	4654      	mov	r4, sl
 8009d16:	2205      	movs	r2, #5
 8009d18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d1c:	4851      	ldr	r0, [pc, #324]	; (8009e64 <_svfiprintf_r+0x1ec>)
 8009d1e:	f7f6 fa5f 	bl	80001e0 <memchr>
 8009d22:	9a04      	ldr	r2, [sp, #16]
 8009d24:	b9d8      	cbnz	r0, 8009d5e <_svfiprintf_r+0xe6>
 8009d26:	06d0      	lsls	r0, r2, #27
 8009d28:	bf44      	itt	mi
 8009d2a:	2320      	movmi	r3, #32
 8009d2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d30:	0711      	lsls	r1, r2, #28
 8009d32:	bf44      	itt	mi
 8009d34:	232b      	movmi	r3, #43	; 0x2b
 8009d36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d3a:	f89a 3000 	ldrb.w	r3, [sl]
 8009d3e:	2b2a      	cmp	r3, #42	; 0x2a
 8009d40:	d015      	beq.n	8009d6e <_svfiprintf_r+0xf6>
 8009d42:	9a07      	ldr	r2, [sp, #28]
 8009d44:	4654      	mov	r4, sl
 8009d46:	2000      	movs	r0, #0
 8009d48:	f04f 0c0a 	mov.w	ip, #10
 8009d4c:	4621      	mov	r1, r4
 8009d4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d52:	3b30      	subs	r3, #48	; 0x30
 8009d54:	2b09      	cmp	r3, #9
 8009d56:	d94e      	bls.n	8009df6 <_svfiprintf_r+0x17e>
 8009d58:	b1b0      	cbz	r0, 8009d88 <_svfiprintf_r+0x110>
 8009d5a:	9207      	str	r2, [sp, #28]
 8009d5c:	e014      	b.n	8009d88 <_svfiprintf_r+0x110>
 8009d5e:	eba0 0308 	sub.w	r3, r0, r8
 8009d62:	fa09 f303 	lsl.w	r3, r9, r3
 8009d66:	4313      	orrs	r3, r2
 8009d68:	9304      	str	r3, [sp, #16]
 8009d6a:	46a2      	mov	sl, r4
 8009d6c:	e7d2      	b.n	8009d14 <_svfiprintf_r+0x9c>
 8009d6e:	9b03      	ldr	r3, [sp, #12]
 8009d70:	1d19      	adds	r1, r3, #4
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	9103      	str	r1, [sp, #12]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	bfbb      	ittet	lt
 8009d7a:	425b      	neglt	r3, r3
 8009d7c:	f042 0202 	orrlt.w	r2, r2, #2
 8009d80:	9307      	strge	r3, [sp, #28]
 8009d82:	9307      	strlt	r3, [sp, #28]
 8009d84:	bfb8      	it	lt
 8009d86:	9204      	strlt	r2, [sp, #16]
 8009d88:	7823      	ldrb	r3, [r4, #0]
 8009d8a:	2b2e      	cmp	r3, #46	; 0x2e
 8009d8c:	d10c      	bne.n	8009da8 <_svfiprintf_r+0x130>
 8009d8e:	7863      	ldrb	r3, [r4, #1]
 8009d90:	2b2a      	cmp	r3, #42	; 0x2a
 8009d92:	d135      	bne.n	8009e00 <_svfiprintf_r+0x188>
 8009d94:	9b03      	ldr	r3, [sp, #12]
 8009d96:	1d1a      	adds	r2, r3, #4
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	9203      	str	r2, [sp, #12]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	bfb8      	it	lt
 8009da0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009da4:	3402      	adds	r4, #2
 8009da6:	9305      	str	r3, [sp, #20]
 8009da8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009e74 <_svfiprintf_r+0x1fc>
 8009dac:	7821      	ldrb	r1, [r4, #0]
 8009dae:	2203      	movs	r2, #3
 8009db0:	4650      	mov	r0, sl
 8009db2:	f7f6 fa15 	bl	80001e0 <memchr>
 8009db6:	b140      	cbz	r0, 8009dca <_svfiprintf_r+0x152>
 8009db8:	2340      	movs	r3, #64	; 0x40
 8009dba:	eba0 000a 	sub.w	r0, r0, sl
 8009dbe:	fa03 f000 	lsl.w	r0, r3, r0
 8009dc2:	9b04      	ldr	r3, [sp, #16]
 8009dc4:	4303      	orrs	r3, r0
 8009dc6:	3401      	adds	r4, #1
 8009dc8:	9304      	str	r3, [sp, #16]
 8009dca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dce:	4826      	ldr	r0, [pc, #152]	; (8009e68 <_svfiprintf_r+0x1f0>)
 8009dd0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009dd4:	2206      	movs	r2, #6
 8009dd6:	f7f6 fa03 	bl	80001e0 <memchr>
 8009dda:	2800      	cmp	r0, #0
 8009ddc:	d038      	beq.n	8009e50 <_svfiprintf_r+0x1d8>
 8009dde:	4b23      	ldr	r3, [pc, #140]	; (8009e6c <_svfiprintf_r+0x1f4>)
 8009de0:	bb1b      	cbnz	r3, 8009e2a <_svfiprintf_r+0x1b2>
 8009de2:	9b03      	ldr	r3, [sp, #12]
 8009de4:	3307      	adds	r3, #7
 8009de6:	f023 0307 	bic.w	r3, r3, #7
 8009dea:	3308      	adds	r3, #8
 8009dec:	9303      	str	r3, [sp, #12]
 8009dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009df0:	4433      	add	r3, r6
 8009df2:	9309      	str	r3, [sp, #36]	; 0x24
 8009df4:	e767      	b.n	8009cc6 <_svfiprintf_r+0x4e>
 8009df6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009dfa:	460c      	mov	r4, r1
 8009dfc:	2001      	movs	r0, #1
 8009dfe:	e7a5      	b.n	8009d4c <_svfiprintf_r+0xd4>
 8009e00:	2300      	movs	r3, #0
 8009e02:	3401      	adds	r4, #1
 8009e04:	9305      	str	r3, [sp, #20]
 8009e06:	4619      	mov	r1, r3
 8009e08:	f04f 0c0a 	mov.w	ip, #10
 8009e0c:	4620      	mov	r0, r4
 8009e0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e12:	3a30      	subs	r2, #48	; 0x30
 8009e14:	2a09      	cmp	r2, #9
 8009e16:	d903      	bls.n	8009e20 <_svfiprintf_r+0x1a8>
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d0c5      	beq.n	8009da8 <_svfiprintf_r+0x130>
 8009e1c:	9105      	str	r1, [sp, #20]
 8009e1e:	e7c3      	b.n	8009da8 <_svfiprintf_r+0x130>
 8009e20:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e24:	4604      	mov	r4, r0
 8009e26:	2301      	movs	r3, #1
 8009e28:	e7f0      	b.n	8009e0c <_svfiprintf_r+0x194>
 8009e2a:	ab03      	add	r3, sp, #12
 8009e2c:	9300      	str	r3, [sp, #0]
 8009e2e:	462a      	mov	r2, r5
 8009e30:	4b0f      	ldr	r3, [pc, #60]	; (8009e70 <_svfiprintf_r+0x1f8>)
 8009e32:	a904      	add	r1, sp, #16
 8009e34:	4638      	mov	r0, r7
 8009e36:	f7fd ffc5 	bl	8007dc4 <_printf_float>
 8009e3a:	1c42      	adds	r2, r0, #1
 8009e3c:	4606      	mov	r6, r0
 8009e3e:	d1d6      	bne.n	8009dee <_svfiprintf_r+0x176>
 8009e40:	89ab      	ldrh	r3, [r5, #12]
 8009e42:	065b      	lsls	r3, r3, #25
 8009e44:	f53f af2c 	bmi.w	8009ca0 <_svfiprintf_r+0x28>
 8009e48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009e4a:	b01d      	add	sp, #116	; 0x74
 8009e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e50:	ab03      	add	r3, sp, #12
 8009e52:	9300      	str	r3, [sp, #0]
 8009e54:	462a      	mov	r2, r5
 8009e56:	4b06      	ldr	r3, [pc, #24]	; (8009e70 <_svfiprintf_r+0x1f8>)
 8009e58:	a904      	add	r1, sp, #16
 8009e5a:	4638      	mov	r0, r7
 8009e5c:	f7fe fa56 	bl	800830c <_printf_i>
 8009e60:	e7eb      	b.n	8009e3a <_svfiprintf_r+0x1c2>
 8009e62:	bf00      	nop
 8009e64:	0800c8ac 	.word	0x0800c8ac
 8009e68:	0800c8b6 	.word	0x0800c8b6
 8009e6c:	08007dc5 	.word	0x08007dc5
 8009e70:	08009bc1 	.word	0x08009bc1
 8009e74:	0800c8b2 	.word	0x0800c8b2

08009e78 <_sbrk_r>:
 8009e78:	b538      	push	{r3, r4, r5, lr}
 8009e7a:	4d06      	ldr	r5, [pc, #24]	; (8009e94 <_sbrk_r+0x1c>)
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	4604      	mov	r4, r0
 8009e80:	4608      	mov	r0, r1
 8009e82:	602b      	str	r3, [r5, #0]
 8009e84:	f7f8 fc30 	bl	80026e8 <_sbrk>
 8009e88:	1c43      	adds	r3, r0, #1
 8009e8a:	d102      	bne.n	8009e92 <_sbrk_r+0x1a>
 8009e8c:	682b      	ldr	r3, [r5, #0]
 8009e8e:	b103      	cbz	r3, 8009e92 <_sbrk_r+0x1a>
 8009e90:	6023      	str	r3, [r4, #0]
 8009e92:	bd38      	pop	{r3, r4, r5, pc}
 8009e94:	200007ac 	.word	0x200007ac

08009e98 <__assert_func>:
 8009e98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009e9a:	4614      	mov	r4, r2
 8009e9c:	461a      	mov	r2, r3
 8009e9e:	4b09      	ldr	r3, [pc, #36]	; (8009ec4 <__assert_func+0x2c>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	4605      	mov	r5, r0
 8009ea4:	68d8      	ldr	r0, [r3, #12]
 8009ea6:	b14c      	cbz	r4, 8009ebc <__assert_func+0x24>
 8009ea8:	4b07      	ldr	r3, [pc, #28]	; (8009ec8 <__assert_func+0x30>)
 8009eaa:	9100      	str	r1, [sp, #0]
 8009eac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009eb0:	4906      	ldr	r1, [pc, #24]	; (8009ecc <__assert_func+0x34>)
 8009eb2:	462b      	mov	r3, r5
 8009eb4:	f000 f80e 	bl	8009ed4 <fiprintf>
 8009eb8:	f000 faac 	bl	800a414 <abort>
 8009ebc:	4b04      	ldr	r3, [pc, #16]	; (8009ed0 <__assert_func+0x38>)
 8009ebe:	461c      	mov	r4, r3
 8009ec0:	e7f3      	b.n	8009eaa <__assert_func+0x12>
 8009ec2:	bf00      	nop
 8009ec4:	2000001c 	.word	0x2000001c
 8009ec8:	0800c8bd 	.word	0x0800c8bd
 8009ecc:	0800c8ca 	.word	0x0800c8ca
 8009ed0:	0800c8f8 	.word	0x0800c8f8

08009ed4 <fiprintf>:
 8009ed4:	b40e      	push	{r1, r2, r3}
 8009ed6:	b503      	push	{r0, r1, lr}
 8009ed8:	4601      	mov	r1, r0
 8009eda:	ab03      	add	r3, sp, #12
 8009edc:	4805      	ldr	r0, [pc, #20]	; (8009ef4 <fiprintf+0x20>)
 8009ede:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ee2:	6800      	ldr	r0, [r0, #0]
 8009ee4:	9301      	str	r3, [sp, #4]
 8009ee6:	f000 f897 	bl	800a018 <_vfiprintf_r>
 8009eea:	b002      	add	sp, #8
 8009eec:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ef0:	b003      	add	sp, #12
 8009ef2:	4770      	bx	lr
 8009ef4:	2000001c 	.word	0x2000001c

08009ef8 <__ascii_mbtowc>:
 8009ef8:	b082      	sub	sp, #8
 8009efa:	b901      	cbnz	r1, 8009efe <__ascii_mbtowc+0x6>
 8009efc:	a901      	add	r1, sp, #4
 8009efe:	b142      	cbz	r2, 8009f12 <__ascii_mbtowc+0x1a>
 8009f00:	b14b      	cbz	r3, 8009f16 <__ascii_mbtowc+0x1e>
 8009f02:	7813      	ldrb	r3, [r2, #0]
 8009f04:	600b      	str	r3, [r1, #0]
 8009f06:	7812      	ldrb	r2, [r2, #0]
 8009f08:	1e10      	subs	r0, r2, #0
 8009f0a:	bf18      	it	ne
 8009f0c:	2001      	movne	r0, #1
 8009f0e:	b002      	add	sp, #8
 8009f10:	4770      	bx	lr
 8009f12:	4610      	mov	r0, r2
 8009f14:	e7fb      	b.n	8009f0e <__ascii_mbtowc+0x16>
 8009f16:	f06f 0001 	mvn.w	r0, #1
 8009f1a:	e7f8      	b.n	8009f0e <__ascii_mbtowc+0x16>

08009f1c <memmove>:
 8009f1c:	4288      	cmp	r0, r1
 8009f1e:	b510      	push	{r4, lr}
 8009f20:	eb01 0402 	add.w	r4, r1, r2
 8009f24:	d902      	bls.n	8009f2c <memmove+0x10>
 8009f26:	4284      	cmp	r4, r0
 8009f28:	4623      	mov	r3, r4
 8009f2a:	d807      	bhi.n	8009f3c <memmove+0x20>
 8009f2c:	1e43      	subs	r3, r0, #1
 8009f2e:	42a1      	cmp	r1, r4
 8009f30:	d008      	beq.n	8009f44 <memmove+0x28>
 8009f32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f3a:	e7f8      	b.n	8009f2e <memmove+0x12>
 8009f3c:	4402      	add	r2, r0
 8009f3e:	4601      	mov	r1, r0
 8009f40:	428a      	cmp	r2, r1
 8009f42:	d100      	bne.n	8009f46 <memmove+0x2a>
 8009f44:	bd10      	pop	{r4, pc}
 8009f46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009f4e:	e7f7      	b.n	8009f40 <memmove+0x24>

08009f50 <__malloc_lock>:
 8009f50:	4801      	ldr	r0, [pc, #4]	; (8009f58 <__malloc_lock+0x8>)
 8009f52:	f000 bc1f 	b.w	800a794 <__retarget_lock_acquire_recursive>
 8009f56:	bf00      	nop
 8009f58:	200007b0 	.word	0x200007b0

08009f5c <__malloc_unlock>:
 8009f5c:	4801      	ldr	r0, [pc, #4]	; (8009f64 <__malloc_unlock+0x8>)
 8009f5e:	f000 bc1a 	b.w	800a796 <__retarget_lock_release_recursive>
 8009f62:	bf00      	nop
 8009f64:	200007b0 	.word	0x200007b0

08009f68 <_realloc_r>:
 8009f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f6c:	4680      	mov	r8, r0
 8009f6e:	4614      	mov	r4, r2
 8009f70:	460e      	mov	r6, r1
 8009f72:	b921      	cbnz	r1, 8009f7e <_realloc_r+0x16>
 8009f74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f78:	4611      	mov	r1, r2
 8009f7a:	f7ff bdad 	b.w	8009ad8 <_malloc_r>
 8009f7e:	b92a      	cbnz	r2, 8009f8c <_realloc_r+0x24>
 8009f80:	f7ff fd3e 	bl	8009a00 <_free_r>
 8009f84:	4625      	mov	r5, r4
 8009f86:	4628      	mov	r0, r5
 8009f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f8c:	f000 fc6a 	bl	800a864 <_malloc_usable_size_r>
 8009f90:	4284      	cmp	r4, r0
 8009f92:	4607      	mov	r7, r0
 8009f94:	d802      	bhi.n	8009f9c <_realloc_r+0x34>
 8009f96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009f9a:	d812      	bhi.n	8009fc2 <_realloc_r+0x5a>
 8009f9c:	4621      	mov	r1, r4
 8009f9e:	4640      	mov	r0, r8
 8009fa0:	f7ff fd9a 	bl	8009ad8 <_malloc_r>
 8009fa4:	4605      	mov	r5, r0
 8009fa6:	2800      	cmp	r0, #0
 8009fa8:	d0ed      	beq.n	8009f86 <_realloc_r+0x1e>
 8009faa:	42bc      	cmp	r4, r7
 8009fac:	4622      	mov	r2, r4
 8009fae:	4631      	mov	r1, r6
 8009fb0:	bf28      	it	cs
 8009fb2:	463a      	movcs	r2, r7
 8009fb4:	f7fd fe50 	bl	8007c58 <memcpy>
 8009fb8:	4631      	mov	r1, r6
 8009fba:	4640      	mov	r0, r8
 8009fbc:	f7ff fd20 	bl	8009a00 <_free_r>
 8009fc0:	e7e1      	b.n	8009f86 <_realloc_r+0x1e>
 8009fc2:	4635      	mov	r5, r6
 8009fc4:	e7df      	b.n	8009f86 <_realloc_r+0x1e>

08009fc6 <__sfputc_r>:
 8009fc6:	6893      	ldr	r3, [r2, #8]
 8009fc8:	3b01      	subs	r3, #1
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	b410      	push	{r4}
 8009fce:	6093      	str	r3, [r2, #8]
 8009fd0:	da08      	bge.n	8009fe4 <__sfputc_r+0x1e>
 8009fd2:	6994      	ldr	r4, [r2, #24]
 8009fd4:	42a3      	cmp	r3, r4
 8009fd6:	db01      	blt.n	8009fdc <__sfputc_r+0x16>
 8009fd8:	290a      	cmp	r1, #10
 8009fda:	d103      	bne.n	8009fe4 <__sfputc_r+0x1e>
 8009fdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fe0:	f000 b94a 	b.w	800a278 <__swbuf_r>
 8009fe4:	6813      	ldr	r3, [r2, #0]
 8009fe6:	1c58      	adds	r0, r3, #1
 8009fe8:	6010      	str	r0, [r2, #0]
 8009fea:	7019      	strb	r1, [r3, #0]
 8009fec:	4608      	mov	r0, r1
 8009fee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <__sfputs_r>:
 8009ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ff6:	4606      	mov	r6, r0
 8009ff8:	460f      	mov	r7, r1
 8009ffa:	4614      	mov	r4, r2
 8009ffc:	18d5      	adds	r5, r2, r3
 8009ffe:	42ac      	cmp	r4, r5
 800a000:	d101      	bne.n	800a006 <__sfputs_r+0x12>
 800a002:	2000      	movs	r0, #0
 800a004:	e007      	b.n	800a016 <__sfputs_r+0x22>
 800a006:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a00a:	463a      	mov	r2, r7
 800a00c:	4630      	mov	r0, r6
 800a00e:	f7ff ffda 	bl	8009fc6 <__sfputc_r>
 800a012:	1c43      	adds	r3, r0, #1
 800a014:	d1f3      	bne.n	8009ffe <__sfputs_r+0xa>
 800a016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a018 <_vfiprintf_r>:
 800a018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a01c:	460d      	mov	r5, r1
 800a01e:	b09d      	sub	sp, #116	; 0x74
 800a020:	4614      	mov	r4, r2
 800a022:	4698      	mov	r8, r3
 800a024:	4606      	mov	r6, r0
 800a026:	b118      	cbz	r0, 800a030 <_vfiprintf_r+0x18>
 800a028:	6983      	ldr	r3, [r0, #24]
 800a02a:	b90b      	cbnz	r3, 800a030 <_vfiprintf_r+0x18>
 800a02c:	f000 fb14 	bl	800a658 <__sinit>
 800a030:	4b89      	ldr	r3, [pc, #548]	; (800a258 <_vfiprintf_r+0x240>)
 800a032:	429d      	cmp	r5, r3
 800a034:	d11b      	bne.n	800a06e <_vfiprintf_r+0x56>
 800a036:	6875      	ldr	r5, [r6, #4]
 800a038:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a03a:	07d9      	lsls	r1, r3, #31
 800a03c:	d405      	bmi.n	800a04a <_vfiprintf_r+0x32>
 800a03e:	89ab      	ldrh	r3, [r5, #12]
 800a040:	059a      	lsls	r2, r3, #22
 800a042:	d402      	bmi.n	800a04a <_vfiprintf_r+0x32>
 800a044:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a046:	f000 fba5 	bl	800a794 <__retarget_lock_acquire_recursive>
 800a04a:	89ab      	ldrh	r3, [r5, #12]
 800a04c:	071b      	lsls	r3, r3, #28
 800a04e:	d501      	bpl.n	800a054 <_vfiprintf_r+0x3c>
 800a050:	692b      	ldr	r3, [r5, #16]
 800a052:	b9eb      	cbnz	r3, 800a090 <_vfiprintf_r+0x78>
 800a054:	4629      	mov	r1, r5
 800a056:	4630      	mov	r0, r6
 800a058:	f000 f96e 	bl	800a338 <__swsetup_r>
 800a05c:	b1c0      	cbz	r0, 800a090 <_vfiprintf_r+0x78>
 800a05e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a060:	07dc      	lsls	r4, r3, #31
 800a062:	d50e      	bpl.n	800a082 <_vfiprintf_r+0x6a>
 800a064:	f04f 30ff 	mov.w	r0, #4294967295
 800a068:	b01d      	add	sp, #116	; 0x74
 800a06a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a06e:	4b7b      	ldr	r3, [pc, #492]	; (800a25c <_vfiprintf_r+0x244>)
 800a070:	429d      	cmp	r5, r3
 800a072:	d101      	bne.n	800a078 <_vfiprintf_r+0x60>
 800a074:	68b5      	ldr	r5, [r6, #8]
 800a076:	e7df      	b.n	800a038 <_vfiprintf_r+0x20>
 800a078:	4b79      	ldr	r3, [pc, #484]	; (800a260 <_vfiprintf_r+0x248>)
 800a07a:	429d      	cmp	r5, r3
 800a07c:	bf08      	it	eq
 800a07e:	68f5      	ldreq	r5, [r6, #12]
 800a080:	e7da      	b.n	800a038 <_vfiprintf_r+0x20>
 800a082:	89ab      	ldrh	r3, [r5, #12]
 800a084:	0598      	lsls	r0, r3, #22
 800a086:	d4ed      	bmi.n	800a064 <_vfiprintf_r+0x4c>
 800a088:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a08a:	f000 fb84 	bl	800a796 <__retarget_lock_release_recursive>
 800a08e:	e7e9      	b.n	800a064 <_vfiprintf_r+0x4c>
 800a090:	2300      	movs	r3, #0
 800a092:	9309      	str	r3, [sp, #36]	; 0x24
 800a094:	2320      	movs	r3, #32
 800a096:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a09a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a09e:	2330      	movs	r3, #48	; 0x30
 800a0a0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a264 <_vfiprintf_r+0x24c>
 800a0a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a0a8:	f04f 0901 	mov.w	r9, #1
 800a0ac:	4623      	mov	r3, r4
 800a0ae:	469a      	mov	sl, r3
 800a0b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0b4:	b10a      	cbz	r2, 800a0ba <_vfiprintf_r+0xa2>
 800a0b6:	2a25      	cmp	r2, #37	; 0x25
 800a0b8:	d1f9      	bne.n	800a0ae <_vfiprintf_r+0x96>
 800a0ba:	ebba 0b04 	subs.w	fp, sl, r4
 800a0be:	d00b      	beq.n	800a0d8 <_vfiprintf_r+0xc0>
 800a0c0:	465b      	mov	r3, fp
 800a0c2:	4622      	mov	r2, r4
 800a0c4:	4629      	mov	r1, r5
 800a0c6:	4630      	mov	r0, r6
 800a0c8:	f7ff ff94 	bl	8009ff4 <__sfputs_r>
 800a0cc:	3001      	adds	r0, #1
 800a0ce:	f000 80aa 	beq.w	800a226 <_vfiprintf_r+0x20e>
 800a0d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0d4:	445a      	add	r2, fp
 800a0d6:	9209      	str	r2, [sp, #36]	; 0x24
 800a0d8:	f89a 3000 	ldrb.w	r3, [sl]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	f000 80a2 	beq.w	800a226 <_vfiprintf_r+0x20e>
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	f04f 32ff 	mov.w	r2, #4294967295
 800a0e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a0ec:	f10a 0a01 	add.w	sl, sl, #1
 800a0f0:	9304      	str	r3, [sp, #16]
 800a0f2:	9307      	str	r3, [sp, #28]
 800a0f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a0f8:	931a      	str	r3, [sp, #104]	; 0x68
 800a0fa:	4654      	mov	r4, sl
 800a0fc:	2205      	movs	r2, #5
 800a0fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a102:	4858      	ldr	r0, [pc, #352]	; (800a264 <_vfiprintf_r+0x24c>)
 800a104:	f7f6 f86c 	bl	80001e0 <memchr>
 800a108:	9a04      	ldr	r2, [sp, #16]
 800a10a:	b9d8      	cbnz	r0, 800a144 <_vfiprintf_r+0x12c>
 800a10c:	06d1      	lsls	r1, r2, #27
 800a10e:	bf44      	itt	mi
 800a110:	2320      	movmi	r3, #32
 800a112:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a116:	0713      	lsls	r3, r2, #28
 800a118:	bf44      	itt	mi
 800a11a:	232b      	movmi	r3, #43	; 0x2b
 800a11c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a120:	f89a 3000 	ldrb.w	r3, [sl]
 800a124:	2b2a      	cmp	r3, #42	; 0x2a
 800a126:	d015      	beq.n	800a154 <_vfiprintf_r+0x13c>
 800a128:	9a07      	ldr	r2, [sp, #28]
 800a12a:	4654      	mov	r4, sl
 800a12c:	2000      	movs	r0, #0
 800a12e:	f04f 0c0a 	mov.w	ip, #10
 800a132:	4621      	mov	r1, r4
 800a134:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a138:	3b30      	subs	r3, #48	; 0x30
 800a13a:	2b09      	cmp	r3, #9
 800a13c:	d94e      	bls.n	800a1dc <_vfiprintf_r+0x1c4>
 800a13e:	b1b0      	cbz	r0, 800a16e <_vfiprintf_r+0x156>
 800a140:	9207      	str	r2, [sp, #28]
 800a142:	e014      	b.n	800a16e <_vfiprintf_r+0x156>
 800a144:	eba0 0308 	sub.w	r3, r0, r8
 800a148:	fa09 f303 	lsl.w	r3, r9, r3
 800a14c:	4313      	orrs	r3, r2
 800a14e:	9304      	str	r3, [sp, #16]
 800a150:	46a2      	mov	sl, r4
 800a152:	e7d2      	b.n	800a0fa <_vfiprintf_r+0xe2>
 800a154:	9b03      	ldr	r3, [sp, #12]
 800a156:	1d19      	adds	r1, r3, #4
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	9103      	str	r1, [sp, #12]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	bfbb      	ittet	lt
 800a160:	425b      	neglt	r3, r3
 800a162:	f042 0202 	orrlt.w	r2, r2, #2
 800a166:	9307      	strge	r3, [sp, #28]
 800a168:	9307      	strlt	r3, [sp, #28]
 800a16a:	bfb8      	it	lt
 800a16c:	9204      	strlt	r2, [sp, #16]
 800a16e:	7823      	ldrb	r3, [r4, #0]
 800a170:	2b2e      	cmp	r3, #46	; 0x2e
 800a172:	d10c      	bne.n	800a18e <_vfiprintf_r+0x176>
 800a174:	7863      	ldrb	r3, [r4, #1]
 800a176:	2b2a      	cmp	r3, #42	; 0x2a
 800a178:	d135      	bne.n	800a1e6 <_vfiprintf_r+0x1ce>
 800a17a:	9b03      	ldr	r3, [sp, #12]
 800a17c:	1d1a      	adds	r2, r3, #4
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	9203      	str	r2, [sp, #12]
 800a182:	2b00      	cmp	r3, #0
 800a184:	bfb8      	it	lt
 800a186:	f04f 33ff 	movlt.w	r3, #4294967295
 800a18a:	3402      	adds	r4, #2
 800a18c:	9305      	str	r3, [sp, #20]
 800a18e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a274 <_vfiprintf_r+0x25c>
 800a192:	7821      	ldrb	r1, [r4, #0]
 800a194:	2203      	movs	r2, #3
 800a196:	4650      	mov	r0, sl
 800a198:	f7f6 f822 	bl	80001e0 <memchr>
 800a19c:	b140      	cbz	r0, 800a1b0 <_vfiprintf_r+0x198>
 800a19e:	2340      	movs	r3, #64	; 0x40
 800a1a0:	eba0 000a 	sub.w	r0, r0, sl
 800a1a4:	fa03 f000 	lsl.w	r0, r3, r0
 800a1a8:	9b04      	ldr	r3, [sp, #16]
 800a1aa:	4303      	orrs	r3, r0
 800a1ac:	3401      	adds	r4, #1
 800a1ae:	9304      	str	r3, [sp, #16]
 800a1b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1b4:	482c      	ldr	r0, [pc, #176]	; (800a268 <_vfiprintf_r+0x250>)
 800a1b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a1ba:	2206      	movs	r2, #6
 800a1bc:	f7f6 f810 	bl	80001e0 <memchr>
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	d03f      	beq.n	800a244 <_vfiprintf_r+0x22c>
 800a1c4:	4b29      	ldr	r3, [pc, #164]	; (800a26c <_vfiprintf_r+0x254>)
 800a1c6:	bb1b      	cbnz	r3, 800a210 <_vfiprintf_r+0x1f8>
 800a1c8:	9b03      	ldr	r3, [sp, #12]
 800a1ca:	3307      	adds	r3, #7
 800a1cc:	f023 0307 	bic.w	r3, r3, #7
 800a1d0:	3308      	adds	r3, #8
 800a1d2:	9303      	str	r3, [sp, #12]
 800a1d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1d6:	443b      	add	r3, r7
 800a1d8:	9309      	str	r3, [sp, #36]	; 0x24
 800a1da:	e767      	b.n	800a0ac <_vfiprintf_r+0x94>
 800a1dc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a1e0:	460c      	mov	r4, r1
 800a1e2:	2001      	movs	r0, #1
 800a1e4:	e7a5      	b.n	800a132 <_vfiprintf_r+0x11a>
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	3401      	adds	r4, #1
 800a1ea:	9305      	str	r3, [sp, #20]
 800a1ec:	4619      	mov	r1, r3
 800a1ee:	f04f 0c0a 	mov.w	ip, #10
 800a1f2:	4620      	mov	r0, r4
 800a1f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a1f8:	3a30      	subs	r2, #48	; 0x30
 800a1fa:	2a09      	cmp	r2, #9
 800a1fc:	d903      	bls.n	800a206 <_vfiprintf_r+0x1ee>
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d0c5      	beq.n	800a18e <_vfiprintf_r+0x176>
 800a202:	9105      	str	r1, [sp, #20]
 800a204:	e7c3      	b.n	800a18e <_vfiprintf_r+0x176>
 800a206:	fb0c 2101 	mla	r1, ip, r1, r2
 800a20a:	4604      	mov	r4, r0
 800a20c:	2301      	movs	r3, #1
 800a20e:	e7f0      	b.n	800a1f2 <_vfiprintf_r+0x1da>
 800a210:	ab03      	add	r3, sp, #12
 800a212:	9300      	str	r3, [sp, #0]
 800a214:	462a      	mov	r2, r5
 800a216:	4b16      	ldr	r3, [pc, #88]	; (800a270 <_vfiprintf_r+0x258>)
 800a218:	a904      	add	r1, sp, #16
 800a21a:	4630      	mov	r0, r6
 800a21c:	f7fd fdd2 	bl	8007dc4 <_printf_float>
 800a220:	4607      	mov	r7, r0
 800a222:	1c78      	adds	r0, r7, #1
 800a224:	d1d6      	bne.n	800a1d4 <_vfiprintf_r+0x1bc>
 800a226:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a228:	07d9      	lsls	r1, r3, #31
 800a22a:	d405      	bmi.n	800a238 <_vfiprintf_r+0x220>
 800a22c:	89ab      	ldrh	r3, [r5, #12]
 800a22e:	059a      	lsls	r2, r3, #22
 800a230:	d402      	bmi.n	800a238 <_vfiprintf_r+0x220>
 800a232:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a234:	f000 faaf 	bl	800a796 <__retarget_lock_release_recursive>
 800a238:	89ab      	ldrh	r3, [r5, #12]
 800a23a:	065b      	lsls	r3, r3, #25
 800a23c:	f53f af12 	bmi.w	800a064 <_vfiprintf_r+0x4c>
 800a240:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a242:	e711      	b.n	800a068 <_vfiprintf_r+0x50>
 800a244:	ab03      	add	r3, sp, #12
 800a246:	9300      	str	r3, [sp, #0]
 800a248:	462a      	mov	r2, r5
 800a24a:	4b09      	ldr	r3, [pc, #36]	; (800a270 <_vfiprintf_r+0x258>)
 800a24c:	a904      	add	r1, sp, #16
 800a24e:	4630      	mov	r0, r6
 800a250:	f7fe f85c 	bl	800830c <_printf_i>
 800a254:	e7e4      	b.n	800a220 <_vfiprintf_r+0x208>
 800a256:	bf00      	nop
 800a258:	0800ca24 	.word	0x0800ca24
 800a25c:	0800ca44 	.word	0x0800ca44
 800a260:	0800ca04 	.word	0x0800ca04
 800a264:	0800c8ac 	.word	0x0800c8ac
 800a268:	0800c8b6 	.word	0x0800c8b6
 800a26c:	08007dc5 	.word	0x08007dc5
 800a270:	08009ff5 	.word	0x08009ff5
 800a274:	0800c8b2 	.word	0x0800c8b2

0800a278 <__swbuf_r>:
 800a278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a27a:	460e      	mov	r6, r1
 800a27c:	4614      	mov	r4, r2
 800a27e:	4605      	mov	r5, r0
 800a280:	b118      	cbz	r0, 800a28a <__swbuf_r+0x12>
 800a282:	6983      	ldr	r3, [r0, #24]
 800a284:	b90b      	cbnz	r3, 800a28a <__swbuf_r+0x12>
 800a286:	f000 f9e7 	bl	800a658 <__sinit>
 800a28a:	4b21      	ldr	r3, [pc, #132]	; (800a310 <__swbuf_r+0x98>)
 800a28c:	429c      	cmp	r4, r3
 800a28e:	d12b      	bne.n	800a2e8 <__swbuf_r+0x70>
 800a290:	686c      	ldr	r4, [r5, #4]
 800a292:	69a3      	ldr	r3, [r4, #24]
 800a294:	60a3      	str	r3, [r4, #8]
 800a296:	89a3      	ldrh	r3, [r4, #12]
 800a298:	071a      	lsls	r2, r3, #28
 800a29a:	d52f      	bpl.n	800a2fc <__swbuf_r+0x84>
 800a29c:	6923      	ldr	r3, [r4, #16]
 800a29e:	b36b      	cbz	r3, 800a2fc <__swbuf_r+0x84>
 800a2a0:	6923      	ldr	r3, [r4, #16]
 800a2a2:	6820      	ldr	r0, [r4, #0]
 800a2a4:	1ac0      	subs	r0, r0, r3
 800a2a6:	6963      	ldr	r3, [r4, #20]
 800a2a8:	b2f6      	uxtb	r6, r6
 800a2aa:	4283      	cmp	r3, r0
 800a2ac:	4637      	mov	r7, r6
 800a2ae:	dc04      	bgt.n	800a2ba <__swbuf_r+0x42>
 800a2b0:	4621      	mov	r1, r4
 800a2b2:	4628      	mov	r0, r5
 800a2b4:	f000 f93c 	bl	800a530 <_fflush_r>
 800a2b8:	bb30      	cbnz	r0, 800a308 <__swbuf_r+0x90>
 800a2ba:	68a3      	ldr	r3, [r4, #8]
 800a2bc:	3b01      	subs	r3, #1
 800a2be:	60a3      	str	r3, [r4, #8]
 800a2c0:	6823      	ldr	r3, [r4, #0]
 800a2c2:	1c5a      	adds	r2, r3, #1
 800a2c4:	6022      	str	r2, [r4, #0]
 800a2c6:	701e      	strb	r6, [r3, #0]
 800a2c8:	6963      	ldr	r3, [r4, #20]
 800a2ca:	3001      	adds	r0, #1
 800a2cc:	4283      	cmp	r3, r0
 800a2ce:	d004      	beq.n	800a2da <__swbuf_r+0x62>
 800a2d0:	89a3      	ldrh	r3, [r4, #12]
 800a2d2:	07db      	lsls	r3, r3, #31
 800a2d4:	d506      	bpl.n	800a2e4 <__swbuf_r+0x6c>
 800a2d6:	2e0a      	cmp	r6, #10
 800a2d8:	d104      	bne.n	800a2e4 <__swbuf_r+0x6c>
 800a2da:	4621      	mov	r1, r4
 800a2dc:	4628      	mov	r0, r5
 800a2de:	f000 f927 	bl	800a530 <_fflush_r>
 800a2e2:	b988      	cbnz	r0, 800a308 <__swbuf_r+0x90>
 800a2e4:	4638      	mov	r0, r7
 800a2e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2e8:	4b0a      	ldr	r3, [pc, #40]	; (800a314 <__swbuf_r+0x9c>)
 800a2ea:	429c      	cmp	r4, r3
 800a2ec:	d101      	bne.n	800a2f2 <__swbuf_r+0x7a>
 800a2ee:	68ac      	ldr	r4, [r5, #8]
 800a2f0:	e7cf      	b.n	800a292 <__swbuf_r+0x1a>
 800a2f2:	4b09      	ldr	r3, [pc, #36]	; (800a318 <__swbuf_r+0xa0>)
 800a2f4:	429c      	cmp	r4, r3
 800a2f6:	bf08      	it	eq
 800a2f8:	68ec      	ldreq	r4, [r5, #12]
 800a2fa:	e7ca      	b.n	800a292 <__swbuf_r+0x1a>
 800a2fc:	4621      	mov	r1, r4
 800a2fe:	4628      	mov	r0, r5
 800a300:	f000 f81a 	bl	800a338 <__swsetup_r>
 800a304:	2800      	cmp	r0, #0
 800a306:	d0cb      	beq.n	800a2a0 <__swbuf_r+0x28>
 800a308:	f04f 37ff 	mov.w	r7, #4294967295
 800a30c:	e7ea      	b.n	800a2e4 <__swbuf_r+0x6c>
 800a30e:	bf00      	nop
 800a310:	0800ca24 	.word	0x0800ca24
 800a314:	0800ca44 	.word	0x0800ca44
 800a318:	0800ca04 	.word	0x0800ca04

0800a31c <__ascii_wctomb>:
 800a31c:	b149      	cbz	r1, 800a332 <__ascii_wctomb+0x16>
 800a31e:	2aff      	cmp	r2, #255	; 0xff
 800a320:	bf85      	ittet	hi
 800a322:	238a      	movhi	r3, #138	; 0x8a
 800a324:	6003      	strhi	r3, [r0, #0]
 800a326:	700a      	strbls	r2, [r1, #0]
 800a328:	f04f 30ff 	movhi.w	r0, #4294967295
 800a32c:	bf98      	it	ls
 800a32e:	2001      	movls	r0, #1
 800a330:	4770      	bx	lr
 800a332:	4608      	mov	r0, r1
 800a334:	4770      	bx	lr
	...

0800a338 <__swsetup_r>:
 800a338:	4b32      	ldr	r3, [pc, #200]	; (800a404 <__swsetup_r+0xcc>)
 800a33a:	b570      	push	{r4, r5, r6, lr}
 800a33c:	681d      	ldr	r5, [r3, #0]
 800a33e:	4606      	mov	r6, r0
 800a340:	460c      	mov	r4, r1
 800a342:	b125      	cbz	r5, 800a34e <__swsetup_r+0x16>
 800a344:	69ab      	ldr	r3, [r5, #24]
 800a346:	b913      	cbnz	r3, 800a34e <__swsetup_r+0x16>
 800a348:	4628      	mov	r0, r5
 800a34a:	f000 f985 	bl	800a658 <__sinit>
 800a34e:	4b2e      	ldr	r3, [pc, #184]	; (800a408 <__swsetup_r+0xd0>)
 800a350:	429c      	cmp	r4, r3
 800a352:	d10f      	bne.n	800a374 <__swsetup_r+0x3c>
 800a354:	686c      	ldr	r4, [r5, #4]
 800a356:	89a3      	ldrh	r3, [r4, #12]
 800a358:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a35c:	0719      	lsls	r1, r3, #28
 800a35e:	d42c      	bmi.n	800a3ba <__swsetup_r+0x82>
 800a360:	06dd      	lsls	r5, r3, #27
 800a362:	d411      	bmi.n	800a388 <__swsetup_r+0x50>
 800a364:	2309      	movs	r3, #9
 800a366:	6033      	str	r3, [r6, #0]
 800a368:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a36c:	81a3      	strh	r3, [r4, #12]
 800a36e:	f04f 30ff 	mov.w	r0, #4294967295
 800a372:	e03e      	b.n	800a3f2 <__swsetup_r+0xba>
 800a374:	4b25      	ldr	r3, [pc, #148]	; (800a40c <__swsetup_r+0xd4>)
 800a376:	429c      	cmp	r4, r3
 800a378:	d101      	bne.n	800a37e <__swsetup_r+0x46>
 800a37a:	68ac      	ldr	r4, [r5, #8]
 800a37c:	e7eb      	b.n	800a356 <__swsetup_r+0x1e>
 800a37e:	4b24      	ldr	r3, [pc, #144]	; (800a410 <__swsetup_r+0xd8>)
 800a380:	429c      	cmp	r4, r3
 800a382:	bf08      	it	eq
 800a384:	68ec      	ldreq	r4, [r5, #12]
 800a386:	e7e6      	b.n	800a356 <__swsetup_r+0x1e>
 800a388:	0758      	lsls	r0, r3, #29
 800a38a:	d512      	bpl.n	800a3b2 <__swsetup_r+0x7a>
 800a38c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a38e:	b141      	cbz	r1, 800a3a2 <__swsetup_r+0x6a>
 800a390:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a394:	4299      	cmp	r1, r3
 800a396:	d002      	beq.n	800a39e <__swsetup_r+0x66>
 800a398:	4630      	mov	r0, r6
 800a39a:	f7ff fb31 	bl	8009a00 <_free_r>
 800a39e:	2300      	movs	r3, #0
 800a3a0:	6363      	str	r3, [r4, #52]	; 0x34
 800a3a2:	89a3      	ldrh	r3, [r4, #12]
 800a3a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a3a8:	81a3      	strh	r3, [r4, #12]
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	6063      	str	r3, [r4, #4]
 800a3ae:	6923      	ldr	r3, [r4, #16]
 800a3b0:	6023      	str	r3, [r4, #0]
 800a3b2:	89a3      	ldrh	r3, [r4, #12]
 800a3b4:	f043 0308 	orr.w	r3, r3, #8
 800a3b8:	81a3      	strh	r3, [r4, #12]
 800a3ba:	6923      	ldr	r3, [r4, #16]
 800a3bc:	b94b      	cbnz	r3, 800a3d2 <__swsetup_r+0x9a>
 800a3be:	89a3      	ldrh	r3, [r4, #12]
 800a3c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a3c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3c8:	d003      	beq.n	800a3d2 <__swsetup_r+0x9a>
 800a3ca:	4621      	mov	r1, r4
 800a3cc:	4630      	mov	r0, r6
 800a3ce:	f000 fa09 	bl	800a7e4 <__smakebuf_r>
 800a3d2:	89a0      	ldrh	r0, [r4, #12]
 800a3d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a3d8:	f010 0301 	ands.w	r3, r0, #1
 800a3dc:	d00a      	beq.n	800a3f4 <__swsetup_r+0xbc>
 800a3de:	2300      	movs	r3, #0
 800a3e0:	60a3      	str	r3, [r4, #8]
 800a3e2:	6963      	ldr	r3, [r4, #20]
 800a3e4:	425b      	negs	r3, r3
 800a3e6:	61a3      	str	r3, [r4, #24]
 800a3e8:	6923      	ldr	r3, [r4, #16]
 800a3ea:	b943      	cbnz	r3, 800a3fe <__swsetup_r+0xc6>
 800a3ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a3f0:	d1ba      	bne.n	800a368 <__swsetup_r+0x30>
 800a3f2:	bd70      	pop	{r4, r5, r6, pc}
 800a3f4:	0781      	lsls	r1, r0, #30
 800a3f6:	bf58      	it	pl
 800a3f8:	6963      	ldrpl	r3, [r4, #20]
 800a3fa:	60a3      	str	r3, [r4, #8]
 800a3fc:	e7f4      	b.n	800a3e8 <__swsetup_r+0xb0>
 800a3fe:	2000      	movs	r0, #0
 800a400:	e7f7      	b.n	800a3f2 <__swsetup_r+0xba>
 800a402:	bf00      	nop
 800a404:	2000001c 	.word	0x2000001c
 800a408:	0800ca24 	.word	0x0800ca24
 800a40c:	0800ca44 	.word	0x0800ca44
 800a410:	0800ca04 	.word	0x0800ca04

0800a414 <abort>:
 800a414:	b508      	push	{r3, lr}
 800a416:	2006      	movs	r0, #6
 800a418:	f000 fa54 	bl	800a8c4 <raise>
 800a41c:	2001      	movs	r0, #1
 800a41e:	f7f8 f8eb 	bl	80025f8 <_exit>
	...

0800a424 <__sflush_r>:
 800a424:	898a      	ldrh	r2, [r1, #12]
 800a426:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a42a:	4605      	mov	r5, r0
 800a42c:	0710      	lsls	r0, r2, #28
 800a42e:	460c      	mov	r4, r1
 800a430:	d458      	bmi.n	800a4e4 <__sflush_r+0xc0>
 800a432:	684b      	ldr	r3, [r1, #4]
 800a434:	2b00      	cmp	r3, #0
 800a436:	dc05      	bgt.n	800a444 <__sflush_r+0x20>
 800a438:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	dc02      	bgt.n	800a444 <__sflush_r+0x20>
 800a43e:	2000      	movs	r0, #0
 800a440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a444:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a446:	2e00      	cmp	r6, #0
 800a448:	d0f9      	beq.n	800a43e <__sflush_r+0x1a>
 800a44a:	2300      	movs	r3, #0
 800a44c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a450:	682f      	ldr	r7, [r5, #0]
 800a452:	602b      	str	r3, [r5, #0]
 800a454:	d032      	beq.n	800a4bc <__sflush_r+0x98>
 800a456:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a458:	89a3      	ldrh	r3, [r4, #12]
 800a45a:	075a      	lsls	r2, r3, #29
 800a45c:	d505      	bpl.n	800a46a <__sflush_r+0x46>
 800a45e:	6863      	ldr	r3, [r4, #4]
 800a460:	1ac0      	subs	r0, r0, r3
 800a462:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a464:	b10b      	cbz	r3, 800a46a <__sflush_r+0x46>
 800a466:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a468:	1ac0      	subs	r0, r0, r3
 800a46a:	2300      	movs	r3, #0
 800a46c:	4602      	mov	r2, r0
 800a46e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a470:	6a21      	ldr	r1, [r4, #32]
 800a472:	4628      	mov	r0, r5
 800a474:	47b0      	blx	r6
 800a476:	1c43      	adds	r3, r0, #1
 800a478:	89a3      	ldrh	r3, [r4, #12]
 800a47a:	d106      	bne.n	800a48a <__sflush_r+0x66>
 800a47c:	6829      	ldr	r1, [r5, #0]
 800a47e:	291d      	cmp	r1, #29
 800a480:	d82c      	bhi.n	800a4dc <__sflush_r+0xb8>
 800a482:	4a2a      	ldr	r2, [pc, #168]	; (800a52c <__sflush_r+0x108>)
 800a484:	40ca      	lsrs	r2, r1
 800a486:	07d6      	lsls	r6, r2, #31
 800a488:	d528      	bpl.n	800a4dc <__sflush_r+0xb8>
 800a48a:	2200      	movs	r2, #0
 800a48c:	6062      	str	r2, [r4, #4]
 800a48e:	04d9      	lsls	r1, r3, #19
 800a490:	6922      	ldr	r2, [r4, #16]
 800a492:	6022      	str	r2, [r4, #0]
 800a494:	d504      	bpl.n	800a4a0 <__sflush_r+0x7c>
 800a496:	1c42      	adds	r2, r0, #1
 800a498:	d101      	bne.n	800a49e <__sflush_r+0x7a>
 800a49a:	682b      	ldr	r3, [r5, #0]
 800a49c:	b903      	cbnz	r3, 800a4a0 <__sflush_r+0x7c>
 800a49e:	6560      	str	r0, [r4, #84]	; 0x54
 800a4a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a4a2:	602f      	str	r7, [r5, #0]
 800a4a4:	2900      	cmp	r1, #0
 800a4a6:	d0ca      	beq.n	800a43e <__sflush_r+0x1a>
 800a4a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4ac:	4299      	cmp	r1, r3
 800a4ae:	d002      	beq.n	800a4b6 <__sflush_r+0x92>
 800a4b0:	4628      	mov	r0, r5
 800a4b2:	f7ff faa5 	bl	8009a00 <_free_r>
 800a4b6:	2000      	movs	r0, #0
 800a4b8:	6360      	str	r0, [r4, #52]	; 0x34
 800a4ba:	e7c1      	b.n	800a440 <__sflush_r+0x1c>
 800a4bc:	6a21      	ldr	r1, [r4, #32]
 800a4be:	2301      	movs	r3, #1
 800a4c0:	4628      	mov	r0, r5
 800a4c2:	47b0      	blx	r6
 800a4c4:	1c41      	adds	r1, r0, #1
 800a4c6:	d1c7      	bne.n	800a458 <__sflush_r+0x34>
 800a4c8:	682b      	ldr	r3, [r5, #0]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d0c4      	beq.n	800a458 <__sflush_r+0x34>
 800a4ce:	2b1d      	cmp	r3, #29
 800a4d0:	d001      	beq.n	800a4d6 <__sflush_r+0xb2>
 800a4d2:	2b16      	cmp	r3, #22
 800a4d4:	d101      	bne.n	800a4da <__sflush_r+0xb6>
 800a4d6:	602f      	str	r7, [r5, #0]
 800a4d8:	e7b1      	b.n	800a43e <__sflush_r+0x1a>
 800a4da:	89a3      	ldrh	r3, [r4, #12]
 800a4dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4e0:	81a3      	strh	r3, [r4, #12]
 800a4e2:	e7ad      	b.n	800a440 <__sflush_r+0x1c>
 800a4e4:	690f      	ldr	r7, [r1, #16]
 800a4e6:	2f00      	cmp	r7, #0
 800a4e8:	d0a9      	beq.n	800a43e <__sflush_r+0x1a>
 800a4ea:	0793      	lsls	r3, r2, #30
 800a4ec:	680e      	ldr	r6, [r1, #0]
 800a4ee:	bf08      	it	eq
 800a4f0:	694b      	ldreq	r3, [r1, #20]
 800a4f2:	600f      	str	r7, [r1, #0]
 800a4f4:	bf18      	it	ne
 800a4f6:	2300      	movne	r3, #0
 800a4f8:	eba6 0807 	sub.w	r8, r6, r7
 800a4fc:	608b      	str	r3, [r1, #8]
 800a4fe:	f1b8 0f00 	cmp.w	r8, #0
 800a502:	dd9c      	ble.n	800a43e <__sflush_r+0x1a>
 800a504:	6a21      	ldr	r1, [r4, #32]
 800a506:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a508:	4643      	mov	r3, r8
 800a50a:	463a      	mov	r2, r7
 800a50c:	4628      	mov	r0, r5
 800a50e:	47b0      	blx	r6
 800a510:	2800      	cmp	r0, #0
 800a512:	dc06      	bgt.n	800a522 <__sflush_r+0xfe>
 800a514:	89a3      	ldrh	r3, [r4, #12]
 800a516:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a51a:	81a3      	strh	r3, [r4, #12]
 800a51c:	f04f 30ff 	mov.w	r0, #4294967295
 800a520:	e78e      	b.n	800a440 <__sflush_r+0x1c>
 800a522:	4407      	add	r7, r0
 800a524:	eba8 0800 	sub.w	r8, r8, r0
 800a528:	e7e9      	b.n	800a4fe <__sflush_r+0xda>
 800a52a:	bf00      	nop
 800a52c:	20400001 	.word	0x20400001

0800a530 <_fflush_r>:
 800a530:	b538      	push	{r3, r4, r5, lr}
 800a532:	690b      	ldr	r3, [r1, #16]
 800a534:	4605      	mov	r5, r0
 800a536:	460c      	mov	r4, r1
 800a538:	b913      	cbnz	r3, 800a540 <_fflush_r+0x10>
 800a53a:	2500      	movs	r5, #0
 800a53c:	4628      	mov	r0, r5
 800a53e:	bd38      	pop	{r3, r4, r5, pc}
 800a540:	b118      	cbz	r0, 800a54a <_fflush_r+0x1a>
 800a542:	6983      	ldr	r3, [r0, #24]
 800a544:	b90b      	cbnz	r3, 800a54a <_fflush_r+0x1a>
 800a546:	f000 f887 	bl	800a658 <__sinit>
 800a54a:	4b14      	ldr	r3, [pc, #80]	; (800a59c <_fflush_r+0x6c>)
 800a54c:	429c      	cmp	r4, r3
 800a54e:	d11b      	bne.n	800a588 <_fflush_r+0x58>
 800a550:	686c      	ldr	r4, [r5, #4]
 800a552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d0ef      	beq.n	800a53a <_fflush_r+0xa>
 800a55a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a55c:	07d0      	lsls	r0, r2, #31
 800a55e:	d404      	bmi.n	800a56a <_fflush_r+0x3a>
 800a560:	0599      	lsls	r1, r3, #22
 800a562:	d402      	bmi.n	800a56a <_fflush_r+0x3a>
 800a564:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a566:	f000 f915 	bl	800a794 <__retarget_lock_acquire_recursive>
 800a56a:	4628      	mov	r0, r5
 800a56c:	4621      	mov	r1, r4
 800a56e:	f7ff ff59 	bl	800a424 <__sflush_r>
 800a572:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a574:	07da      	lsls	r2, r3, #31
 800a576:	4605      	mov	r5, r0
 800a578:	d4e0      	bmi.n	800a53c <_fflush_r+0xc>
 800a57a:	89a3      	ldrh	r3, [r4, #12]
 800a57c:	059b      	lsls	r3, r3, #22
 800a57e:	d4dd      	bmi.n	800a53c <_fflush_r+0xc>
 800a580:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a582:	f000 f908 	bl	800a796 <__retarget_lock_release_recursive>
 800a586:	e7d9      	b.n	800a53c <_fflush_r+0xc>
 800a588:	4b05      	ldr	r3, [pc, #20]	; (800a5a0 <_fflush_r+0x70>)
 800a58a:	429c      	cmp	r4, r3
 800a58c:	d101      	bne.n	800a592 <_fflush_r+0x62>
 800a58e:	68ac      	ldr	r4, [r5, #8]
 800a590:	e7df      	b.n	800a552 <_fflush_r+0x22>
 800a592:	4b04      	ldr	r3, [pc, #16]	; (800a5a4 <_fflush_r+0x74>)
 800a594:	429c      	cmp	r4, r3
 800a596:	bf08      	it	eq
 800a598:	68ec      	ldreq	r4, [r5, #12]
 800a59a:	e7da      	b.n	800a552 <_fflush_r+0x22>
 800a59c:	0800ca24 	.word	0x0800ca24
 800a5a0:	0800ca44 	.word	0x0800ca44
 800a5a4:	0800ca04 	.word	0x0800ca04

0800a5a8 <std>:
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	b510      	push	{r4, lr}
 800a5ac:	4604      	mov	r4, r0
 800a5ae:	e9c0 3300 	strd	r3, r3, [r0]
 800a5b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a5b6:	6083      	str	r3, [r0, #8]
 800a5b8:	8181      	strh	r1, [r0, #12]
 800a5ba:	6643      	str	r3, [r0, #100]	; 0x64
 800a5bc:	81c2      	strh	r2, [r0, #14]
 800a5be:	6183      	str	r3, [r0, #24]
 800a5c0:	4619      	mov	r1, r3
 800a5c2:	2208      	movs	r2, #8
 800a5c4:	305c      	adds	r0, #92	; 0x5c
 800a5c6:	f7fd fb55 	bl	8007c74 <memset>
 800a5ca:	4b05      	ldr	r3, [pc, #20]	; (800a5e0 <std+0x38>)
 800a5cc:	6263      	str	r3, [r4, #36]	; 0x24
 800a5ce:	4b05      	ldr	r3, [pc, #20]	; (800a5e4 <std+0x3c>)
 800a5d0:	62a3      	str	r3, [r4, #40]	; 0x28
 800a5d2:	4b05      	ldr	r3, [pc, #20]	; (800a5e8 <std+0x40>)
 800a5d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a5d6:	4b05      	ldr	r3, [pc, #20]	; (800a5ec <std+0x44>)
 800a5d8:	6224      	str	r4, [r4, #32]
 800a5da:	6323      	str	r3, [r4, #48]	; 0x30
 800a5dc:	bd10      	pop	{r4, pc}
 800a5de:	bf00      	nop
 800a5e0:	0800a8fd 	.word	0x0800a8fd
 800a5e4:	0800a91f 	.word	0x0800a91f
 800a5e8:	0800a957 	.word	0x0800a957
 800a5ec:	0800a97b 	.word	0x0800a97b

0800a5f0 <_cleanup_r>:
 800a5f0:	4901      	ldr	r1, [pc, #4]	; (800a5f8 <_cleanup_r+0x8>)
 800a5f2:	f000 b8af 	b.w	800a754 <_fwalk_reent>
 800a5f6:	bf00      	nop
 800a5f8:	0800a531 	.word	0x0800a531

0800a5fc <__sfmoreglue>:
 800a5fc:	b570      	push	{r4, r5, r6, lr}
 800a5fe:	2268      	movs	r2, #104	; 0x68
 800a600:	1e4d      	subs	r5, r1, #1
 800a602:	4355      	muls	r5, r2
 800a604:	460e      	mov	r6, r1
 800a606:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a60a:	f7ff fa65 	bl	8009ad8 <_malloc_r>
 800a60e:	4604      	mov	r4, r0
 800a610:	b140      	cbz	r0, 800a624 <__sfmoreglue+0x28>
 800a612:	2100      	movs	r1, #0
 800a614:	e9c0 1600 	strd	r1, r6, [r0]
 800a618:	300c      	adds	r0, #12
 800a61a:	60a0      	str	r0, [r4, #8]
 800a61c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a620:	f7fd fb28 	bl	8007c74 <memset>
 800a624:	4620      	mov	r0, r4
 800a626:	bd70      	pop	{r4, r5, r6, pc}

0800a628 <__sfp_lock_acquire>:
 800a628:	4801      	ldr	r0, [pc, #4]	; (800a630 <__sfp_lock_acquire+0x8>)
 800a62a:	f000 b8b3 	b.w	800a794 <__retarget_lock_acquire_recursive>
 800a62e:	bf00      	nop
 800a630:	200007b1 	.word	0x200007b1

0800a634 <__sfp_lock_release>:
 800a634:	4801      	ldr	r0, [pc, #4]	; (800a63c <__sfp_lock_release+0x8>)
 800a636:	f000 b8ae 	b.w	800a796 <__retarget_lock_release_recursive>
 800a63a:	bf00      	nop
 800a63c:	200007b1 	.word	0x200007b1

0800a640 <__sinit_lock_acquire>:
 800a640:	4801      	ldr	r0, [pc, #4]	; (800a648 <__sinit_lock_acquire+0x8>)
 800a642:	f000 b8a7 	b.w	800a794 <__retarget_lock_acquire_recursive>
 800a646:	bf00      	nop
 800a648:	200007b2 	.word	0x200007b2

0800a64c <__sinit_lock_release>:
 800a64c:	4801      	ldr	r0, [pc, #4]	; (800a654 <__sinit_lock_release+0x8>)
 800a64e:	f000 b8a2 	b.w	800a796 <__retarget_lock_release_recursive>
 800a652:	bf00      	nop
 800a654:	200007b2 	.word	0x200007b2

0800a658 <__sinit>:
 800a658:	b510      	push	{r4, lr}
 800a65a:	4604      	mov	r4, r0
 800a65c:	f7ff fff0 	bl	800a640 <__sinit_lock_acquire>
 800a660:	69a3      	ldr	r3, [r4, #24]
 800a662:	b11b      	cbz	r3, 800a66c <__sinit+0x14>
 800a664:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a668:	f7ff bff0 	b.w	800a64c <__sinit_lock_release>
 800a66c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a670:	6523      	str	r3, [r4, #80]	; 0x50
 800a672:	4b13      	ldr	r3, [pc, #76]	; (800a6c0 <__sinit+0x68>)
 800a674:	4a13      	ldr	r2, [pc, #76]	; (800a6c4 <__sinit+0x6c>)
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	62a2      	str	r2, [r4, #40]	; 0x28
 800a67a:	42a3      	cmp	r3, r4
 800a67c:	bf04      	itt	eq
 800a67e:	2301      	moveq	r3, #1
 800a680:	61a3      	streq	r3, [r4, #24]
 800a682:	4620      	mov	r0, r4
 800a684:	f000 f820 	bl	800a6c8 <__sfp>
 800a688:	6060      	str	r0, [r4, #4]
 800a68a:	4620      	mov	r0, r4
 800a68c:	f000 f81c 	bl	800a6c8 <__sfp>
 800a690:	60a0      	str	r0, [r4, #8]
 800a692:	4620      	mov	r0, r4
 800a694:	f000 f818 	bl	800a6c8 <__sfp>
 800a698:	2200      	movs	r2, #0
 800a69a:	60e0      	str	r0, [r4, #12]
 800a69c:	2104      	movs	r1, #4
 800a69e:	6860      	ldr	r0, [r4, #4]
 800a6a0:	f7ff ff82 	bl	800a5a8 <std>
 800a6a4:	68a0      	ldr	r0, [r4, #8]
 800a6a6:	2201      	movs	r2, #1
 800a6a8:	2109      	movs	r1, #9
 800a6aa:	f7ff ff7d 	bl	800a5a8 <std>
 800a6ae:	68e0      	ldr	r0, [r4, #12]
 800a6b0:	2202      	movs	r2, #2
 800a6b2:	2112      	movs	r1, #18
 800a6b4:	f7ff ff78 	bl	800a5a8 <std>
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	61a3      	str	r3, [r4, #24]
 800a6bc:	e7d2      	b.n	800a664 <__sinit+0xc>
 800a6be:	bf00      	nop
 800a6c0:	0800c68c 	.word	0x0800c68c
 800a6c4:	0800a5f1 	.word	0x0800a5f1

0800a6c8 <__sfp>:
 800a6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ca:	4607      	mov	r7, r0
 800a6cc:	f7ff ffac 	bl	800a628 <__sfp_lock_acquire>
 800a6d0:	4b1e      	ldr	r3, [pc, #120]	; (800a74c <__sfp+0x84>)
 800a6d2:	681e      	ldr	r6, [r3, #0]
 800a6d4:	69b3      	ldr	r3, [r6, #24]
 800a6d6:	b913      	cbnz	r3, 800a6de <__sfp+0x16>
 800a6d8:	4630      	mov	r0, r6
 800a6da:	f7ff ffbd 	bl	800a658 <__sinit>
 800a6de:	3648      	adds	r6, #72	; 0x48
 800a6e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a6e4:	3b01      	subs	r3, #1
 800a6e6:	d503      	bpl.n	800a6f0 <__sfp+0x28>
 800a6e8:	6833      	ldr	r3, [r6, #0]
 800a6ea:	b30b      	cbz	r3, 800a730 <__sfp+0x68>
 800a6ec:	6836      	ldr	r6, [r6, #0]
 800a6ee:	e7f7      	b.n	800a6e0 <__sfp+0x18>
 800a6f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a6f4:	b9d5      	cbnz	r5, 800a72c <__sfp+0x64>
 800a6f6:	4b16      	ldr	r3, [pc, #88]	; (800a750 <__sfp+0x88>)
 800a6f8:	60e3      	str	r3, [r4, #12]
 800a6fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a6fe:	6665      	str	r5, [r4, #100]	; 0x64
 800a700:	f000 f847 	bl	800a792 <__retarget_lock_init_recursive>
 800a704:	f7ff ff96 	bl	800a634 <__sfp_lock_release>
 800a708:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a70c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a710:	6025      	str	r5, [r4, #0]
 800a712:	61a5      	str	r5, [r4, #24]
 800a714:	2208      	movs	r2, #8
 800a716:	4629      	mov	r1, r5
 800a718:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a71c:	f7fd faaa 	bl	8007c74 <memset>
 800a720:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a724:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a728:	4620      	mov	r0, r4
 800a72a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a72c:	3468      	adds	r4, #104	; 0x68
 800a72e:	e7d9      	b.n	800a6e4 <__sfp+0x1c>
 800a730:	2104      	movs	r1, #4
 800a732:	4638      	mov	r0, r7
 800a734:	f7ff ff62 	bl	800a5fc <__sfmoreglue>
 800a738:	4604      	mov	r4, r0
 800a73a:	6030      	str	r0, [r6, #0]
 800a73c:	2800      	cmp	r0, #0
 800a73e:	d1d5      	bne.n	800a6ec <__sfp+0x24>
 800a740:	f7ff ff78 	bl	800a634 <__sfp_lock_release>
 800a744:	230c      	movs	r3, #12
 800a746:	603b      	str	r3, [r7, #0]
 800a748:	e7ee      	b.n	800a728 <__sfp+0x60>
 800a74a:	bf00      	nop
 800a74c:	0800c68c 	.word	0x0800c68c
 800a750:	ffff0001 	.word	0xffff0001

0800a754 <_fwalk_reent>:
 800a754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a758:	4606      	mov	r6, r0
 800a75a:	4688      	mov	r8, r1
 800a75c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a760:	2700      	movs	r7, #0
 800a762:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a766:	f1b9 0901 	subs.w	r9, r9, #1
 800a76a:	d505      	bpl.n	800a778 <_fwalk_reent+0x24>
 800a76c:	6824      	ldr	r4, [r4, #0]
 800a76e:	2c00      	cmp	r4, #0
 800a770:	d1f7      	bne.n	800a762 <_fwalk_reent+0xe>
 800a772:	4638      	mov	r0, r7
 800a774:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a778:	89ab      	ldrh	r3, [r5, #12]
 800a77a:	2b01      	cmp	r3, #1
 800a77c:	d907      	bls.n	800a78e <_fwalk_reent+0x3a>
 800a77e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a782:	3301      	adds	r3, #1
 800a784:	d003      	beq.n	800a78e <_fwalk_reent+0x3a>
 800a786:	4629      	mov	r1, r5
 800a788:	4630      	mov	r0, r6
 800a78a:	47c0      	blx	r8
 800a78c:	4307      	orrs	r7, r0
 800a78e:	3568      	adds	r5, #104	; 0x68
 800a790:	e7e9      	b.n	800a766 <_fwalk_reent+0x12>

0800a792 <__retarget_lock_init_recursive>:
 800a792:	4770      	bx	lr

0800a794 <__retarget_lock_acquire_recursive>:
 800a794:	4770      	bx	lr

0800a796 <__retarget_lock_release_recursive>:
 800a796:	4770      	bx	lr

0800a798 <__swhatbuf_r>:
 800a798:	b570      	push	{r4, r5, r6, lr}
 800a79a:	460e      	mov	r6, r1
 800a79c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7a0:	2900      	cmp	r1, #0
 800a7a2:	b096      	sub	sp, #88	; 0x58
 800a7a4:	4614      	mov	r4, r2
 800a7a6:	461d      	mov	r5, r3
 800a7a8:	da08      	bge.n	800a7bc <__swhatbuf_r+0x24>
 800a7aa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	602a      	str	r2, [r5, #0]
 800a7b2:	061a      	lsls	r2, r3, #24
 800a7b4:	d410      	bmi.n	800a7d8 <__swhatbuf_r+0x40>
 800a7b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7ba:	e00e      	b.n	800a7da <__swhatbuf_r+0x42>
 800a7bc:	466a      	mov	r2, sp
 800a7be:	f000 f903 	bl	800a9c8 <_fstat_r>
 800a7c2:	2800      	cmp	r0, #0
 800a7c4:	dbf1      	blt.n	800a7aa <__swhatbuf_r+0x12>
 800a7c6:	9a01      	ldr	r2, [sp, #4]
 800a7c8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a7cc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a7d0:	425a      	negs	r2, r3
 800a7d2:	415a      	adcs	r2, r3
 800a7d4:	602a      	str	r2, [r5, #0]
 800a7d6:	e7ee      	b.n	800a7b6 <__swhatbuf_r+0x1e>
 800a7d8:	2340      	movs	r3, #64	; 0x40
 800a7da:	2000      	movs	r0, #0
 800a7dc:	6023      	str	r3, [r4, #0]
 800a7de:	b016      	add	sp, #88	; 0x58
 800a7e0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a7e4 <__smakebuf_r>:
 800a7e4:	898b      	ldrh	r3, [r1, #12]
 800a7e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a7e8:	079d      	lsls	r5, r3, #30
 800a7ea:	4606      	mov	r6, r0
 800a7ec:	460c      	mov	r4, r1
 800a7ee:	d507      	bpl.n	800a800 <__smakebuf_r+0x1c>
 800a7f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a7f4:	6023      	str	r3, [r4, #0]
 800a7f6:	6123      	str	r3, [r4, #16]
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	6163      	str	r3, [r4, #20]
 800a7fc:	b002      	add	sp, #8
 800a7fe:	bd70      	pop	{r4, r5, r6, pc}
 800a800:	ab01      	add	r3, sp, #4
 800a802:	466a      	mov	r2, sp
 800a804:	f7ff ffc8 	bl	800a798 <__swhatbuf_r>
 800a808:	9900      	ldr	r1, [sp, #0]
 800a80a:	4605      	mov	r5, r0
 800a80c:	4630      	mov	r0, r6
 800a80e:	f7ff f963 	bl	8009ad8 <_malloc_r>
 800a812:	b948      	cbnz	r0, 800a828 <__smakebuf_r+0x44>
 800a814:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a818:	059a      	lsls	r2, r3, #22
 800a81a:	d4ef      	bmi.n	800a7fc <__smakebuf_r+0x18>
 800a81c:	f023 0303 	bic.w	r3, r3, #3
 800a820:	f043 0302 	orr.w	r3, r3, #2
 800a824:	81a3      	strh	r3, [r4, #12]
 800a826:	e7e3      	b.n	800a7f0 <__smakebuf_r+0xc>
 800a828:	4b0d      	ldr	r3, [pc, #52]	; (800a860 <__smakebuf_r+0x7c>)
 800a82a:	62b3      	str	r3, [r6, #40]	; 0x28
 800a82c:	89a3      	ldrh	r3, [r4, #12]
 800a82e:	6020      	str	r0, [r4, #0]
 800a830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a834:	81a3      	strh	r3, [r4, #12]
 800a836:	9b00      	ldr	r3, [sp, #0]
 800a838:	6163      	str	r3, [r4, #20]
 800a83a:	9b01      	ldr	r3, [sp, #4]
 800a83c:	6120      	str	r0, [r4, #16]
 800a83e:	b15b      	cbz	r3, 800a858 <__smakebuf_r+0x74>
 800a840:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a844:	4630      	mov	r0, r6
 800a846:	f000 f8d1 	bl	800a9ec <_isatty_r>
 800a84a:	b128      	cbz	r0, 800a858 <__smakebuf_r+0x74>
 800a84c:	89a3      	ldrh	r3, [r4, #12]
 800a84e:	f023 0303 	bic.w	r3, r3, #3
 800a852:	f043 0301 	orr.w	r3, r3, #1
 800a856:	81a3      	strh	r3, [r4, #12]
 800a858:	89a0      	ldrh	r0, [r4, #12]
 800a85a:	4305      	orrs	r5, r0
 800a85c:	81a5      	strh	r5, [r4, #12]
 800a85e:	e7cd      	b.n	800a7fc <__smakebuf_r+0x18>
 800a860:	0800a5f1 	.word	0x0800a5f1

0800a864 <_malloc_usable_size_r>:
 800a864:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a868:	1f18      	subs	r0, r3, #4
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	bfbc      	itt	lt
 800a86e:	580b      	ldrlt	r3, [r1, r0]
 800a870:	18c0      	addlt	r0, r0, r3
 800a872:	4770      	bx	lr

0800a874 <_raise_r>:
 800a874:	291f      	cmp	r1, #31
 800a876:	b538      	push	{r3, r4, r5, lr}
 800a878:	4604      	mov	r4, r0
 800a87a:	460d      	mov	r5, r1
 800a87c:	d904      	bls.n	800a888 <_raise_r+0x14>
 800a87e:	2316      	movs	r3, #22
 800a880:	6003      	str	r3, [r0, #0]
 800a882:	f04f 30ff 	mov.w	r0, #4294967295
 800a886:	bd38      	pop	{r3, r4, r5, pc}
 800a888:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a88a:	b112      	cbz	r2, 800a892 <_raise_r+0x1e>
 800a88c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a890:	b94b      	cbnz	r3, 800a8a6 <_raise_r+0x32>
 800a892:	4620      	mov	r0, r4
 800a894:	f000 f830 	bl	800a8f8 <_getpid_r>
 800a898:	462a      	mov	r2, r5
 800a89a:	4601      	mov	r1, r0
 800a89c:	4620      	mov	r0, r4
 800a89e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8a2:	f000 b817 	b.w	800a8d4 <_kill_r>
 800a8a6:	2b01      	cmp	r3, #1
 800a8a8:	d00a      	beq.n	800a8c0 <_raise_r+0x4c>
 800a8aa:	1c59      	adds	r1, r3, #1
 800a8ac:	d103      	bne.n	800a8b6 <_raise_r+0x42>
 800a8ae:	2316      	movs	r3, #22
 800a8b0:	6003      	str	r3, [r0, #0]
 800a8b2:	2001      	movs	r0, #1
 800a8b4:	e7e7      	b.n	800a886 <_raise_r+0x12>
 800a8b6:	2400      	movs	r4, #0
 800a8b8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a8bc:	4628      	mov	r0, r5
 800a8be:	4798      	blx	r3
 800a8c0:	2000      	movs	r0, #0
 800a8c2:	e7e0      	b.n	800a886 <_raise_r+0x12>

0800a8c4 <raise>:
 800a8c4:	4b02      	ldr	r3, [pc, #8]	; (800a8d0 <raise+0xc>)
 800a8c6:	4601      	mov	r1, r0
 800a8c8:	6818      	ldr	r0, [r3, #0]
 800a8ca:	f7ff bfd3 	b.w	800a874 <_raise_r>
 800a8ce:	bf00      	nop
 800a8d0:	2000001c 	.word	0x2000001c

0800a8d4 <_kill_r>:
 800a8d4:	b538      	push	{r3, r4, r5, lr}
 800a8d6:	4d07      	ldr	r5, [pc, #28]	; (800a8f4 <_kill_r+0x20>)
 800a8d8:	2300      	movs	r3, #0
 800a8da:	4604      	mov	r4, r0
 800a8dc:	4608      	mov	r0, r1
 800a8de:	4611      	mov	r1, r2
 800a8e0:	602b      	str	r3, [r5, #0]
 800a8e2:	f7f7 fe79 	bl	80025d8 <_kill>
 800a8e6:	1c43      	adds	r3, r0, #1
 800a8e8:	d102      	bne.n	800a8f0 <_kill_r+0x1c>
 800a8ea:	682b      	ldr	r3, [r5, #0]
 800a8ec:	b103      	cbz	r3, 800a8f0 <_kill_r+0x1c>
 800a8ee:	6023      	str	r3, [r4, #0]
 800a8f0:	bd38      	pop	{r3, r4, r5, pc}
 800a8f2:	bf00      	nop
 800a8f4:	200007ac 	.word	0x200007ac

0800a8f8 <_getpid_r>:
 800a8f8:	f7f7 be66 	b.w	80025c8 <_getpid>

0800a8fc <__sread>:
 800a8fc:	b510      	push	{r4, lr}
 800a8fe:	460c      	mov	r4, r1
 800a900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a904:	f000 f894 	bl	800aa30 <_read_r>
 800a908:	2800      	cmp	r0, #0
 800a90a:	bfab      	itete	ge
 800a90c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a90e:	89a3      	ldrhlt	r3, [r4, #12]
 800a910:	181b      	addge	r3, r3, r0
 800a912:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a916:	bfac      	ite	ge
 800a918:	6563      	strge	r3, [r4, #84]	; 0x54
 800a91a:	81a3      	strhlt	r3, [r4, #12]
 800a91c:	bd10      	pop	{r4, pc}

0800a91e <__swrite>:
 800a91e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a922:	461f      	mov	r7, r3
 800a924:	898b      	ldrh	r3, [r1, #12]
 800a926:	05db      	lsls	r3, r3, #23
 800a928:	4605      	mov	r5, r0
 800a92a:	460c      	mov	r4, r1
 800a92c:	4616      	mov	r6, r2
 800a92e:	d505      	bpl.n	800a93c <__swrite+0x1e>
 800a930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a934:	2302      	movs	r3, #2
 800a936:	2200      	movs	r2, #0
 800a938:	f000 f868 	bl	800aa0c <_lseek_r>
 800a93c:	89a3      	ldrh	r3, [r4, #12]
 800a93e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a942:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a946:	81a3      	strh	r3, [r4, #12]
 800a948:	4632      	mov	r2, r6
 800a94a:	463b      	mov	r3, r7
 800a94c:	4628      	mov	r0, r5
 800a94e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a952:	f000 b817 	b.w	800a984 <_write_r>

0800a956 <__sseek>:
 800a956:	b510      	push	{r4, lr}
 800a958:	460c      	mov	r4, r1
 800a95a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a95e:	f000 f855 	bl	800aa0c <_lseek_r>
 800a962:	1c43      	adds	r3, r0, #1
 800a964:	89a3      	ldrh	r3, [r4, #12]
 800a966:	bf15      	itete	ne
 800a968:	6560      	strne	r0, [r4, #84]	; 0x54
 800a96a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a96e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a972:	81a3      	strheq	r3, [r4, #12]
 800a974:	bf18      	it	ne
 800a976:	81a3      	strhne	r3, [r4, #12]
 800a978:	bd10      	pop	{r4, pc}

0800a97a <__sclose>:
 800a97a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a97e:	f000 b813 	b.w	800a9a8 <_close_r>
	...

0800a984 <_write_r>:
 800a984:	b538      	push	{r3, r4, r5, lr}
 800a986:	4d07      	ldr	r5, [pc, #28]	; (800a9a4 <_write_r+0x20>)
 800a988:	4604      	mov	r4, r0
 800a98a:	4608      	mov	r0, r1
 800a98c:	4611      	mov	r1, r2
 800a98e:	2200      	movs	r2, #0
 800a990:	602a      	str	r2, [r5, #0]
 800a992:	461a      	mov	r2, r3
 800a994:	f7f7 fe57 	bl	8002646 <_write>
 800a998:	1c43      	adds	r3, r0, #1
 800a99a:	d102      	bne.n	800a9a2 <_write_r+0x1e>
 800a99c:	682b      	ldr	r3, [r5, #0]
 800a99e:	b103      	cbz	r3, 800a9a2 <_write_r+0x1e>
 800a9a0:	6023      	str	r3, [r4, #0]
 800a9a2:	bd38      	pop	{r3, r4, r5, pc}
 800a9a4:	200007ac 	.word	0x200007ac

0800a9a8 <_close_r>:
 800a9a8:	b538      	push	{r3, r4, r5, lr}
 800a9aa:	4d06      	ldr	r5, [pc, #24]	; (800a9c4 <_close_r+0x1c>)
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	4604      	mov	r4, r0
 800a9b0:	4608      	mov	r0, r1
 800a9b2:	602b      	str	r3, [r5, #0]
 800a9b4:	f7f7 fe63 	bl	800267e <_close>
 800a9b8:	1c43      	adds	r3, r0, #1
 800a9ba:	d102      	bne.n	800a9c2 <_close_r+0x1a>
 800a9bc:	682b      	ldr	r3, [r5, #0]
 800a9be:	b103      	cbz	r3, 800a9c2 <_close_r+0x1a>
 800a9c0:	6023      	str	r3, [r4, #0]
 800a9c2:	bd38      	pop	{r3, r4, r5, pc}
 800a9c4:	200007ac 	.word	0x200007ac

0800a9c8 <_fstat_r>:
 800a9c8:	b538      	push	{r3, r4, r5, lr}
 800a9ca:	4d07      	ldr	r5, [pc, #28]	; (800a9e8 <_fstat_r+0x20>)
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	4604      	mov	r4, r0
 800a9d0:	4608      	mov	r0, r1
 800a9d2:	4611      	mov	r1, r2
 800a9d4:	602b      	str	r3, [r5, #0]
 800a9d6:	f7f7 fe5e 	bl	8002696 <_fstat>
 800a9da:	1c43      	adds	r3, r0, #1
 800a9dc:	d102      	bne.n	800a9e4 <_fstat_r+0x1c>
 800a9de:	682b      	ldr	r3, [r5, #0]
 800a9e0:	b103      	cbz	r3, 800a9e4 <_fstat_r+0x1c>
 800a9e2:	6023      	str	r3, [r4, #0]
 800a9e4:	bd38      	pop	{r3, r4, r5, pc}
 800a9e6:	bf00      	nop
 800a9e8:	200007ac 	.word	0x200007ac

0800a9ec <_isatty_r>:
 800a9ec:	b538      	push	{r3, r4, r5, lr}
 800a9ee:	4d06      	ldr	r5, [pc, #24]	; (800aa08 <_isatty_r+0x1c>)
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	4604      	mov	r4, r0
 800a9f4:	4608      	mov	r0, r1
 800a9f6:	602b      	str	r3, [r5, #0]
 800a9f8:	f7f7 fe5d 	bl	80026b6 <_isatty>
 800a9fc:	1c43      	adds	r3, r0, #1
 800a9fe:	d102      	bne.n	800aa06 <_isatty_r+0x1a>
 800aa00:	682b      	ldr	r3, [r5, #0]
 800aa02:	b103      	cbz	r3, 800aa06 <_isatty_r+0x1a>
 800aa04:	6023      	str	r3, [r4, #0]
 800aa06:	bd38      	pop	{r3, r4, r5, pc}
 800aa08:	200007ac 	.word	0x200007ac

0800aa0c <_lseek_r>:
 800aa0c:	b538      	push	{r3, r4, r5, lr}
 800aa0e:	4d07      	ldr	r5, [pc, #28]	; (800aa2c <_lseek_r+0x20>)
 800aa10:	4604      	mov	r4, r0
 800aa12:	4608      	mov	r0, r1
 800aa14:	4611      	mov	r1, r2
 800aa16:	2200      	movs	r2, #0
 800aa18:	602a      	str	r2, [r5, #0]
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	f7f7 fe56 	bl	80026cc <_lseek>
 800aa20:	1c43      	adds	r3, r0, #1
 800aa22:	d102      	bne.n	800aa2a <_lseek_r+0x1e>
 800aa24:	682b      	ldr	r3, [r5, #0]
 800aa26:	b103      	cbz	r3, 800aa2a <_lseek_r+0x1e>
 800aa28:	6023      	str	r3, [r4, #0]
 800aa2a:	bd38      	pop	{r3, r4, r5, pc}
 800aa2c:	200007ac 	.word	0x200007ac

0800aa30 <_read_r>:
 800aa30:	b538      	push	{r3, r4, r5, lr}
 800aa32:	4d07      	ldr	r5, [pc, #28]	; (800aa50 <_read_r+0x20>)
 800aa34:	4604      	mov	r4, r0
 800aa36:	4608      	mov	r0, r1
 800aa38:	4611      	mov	r1, r2
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	602a      	str	r2, [r5, #0]
 800aa3e:	461a      	mov	r2, r3
 800aa40:	f7f7 fde4 	bl	800260c <_read>
 800aa44:	1c43      	adds	r3, r0, #1
 800aa46:	d102      	bne.n	800aa4e <_read_r+0x1e>
 800aa48:	682b      	ldr	r3, [r5, #0]
 800aa4a:	b103      	cbz	r3, 800aa4e <_read_r+0x1e>
 800aa4c:	6023      	str	r3, [r4, #0]
 800aa4e:	bd38      	pop	{r3, r4, r5, pc}
 800aa50:	200007ac 	.word	0x200007ac

0800aa54 <_init>:
 800aa54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa56:	bf00      	nop
 800aa58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa5a:	bc08      	pop	{r3}
 800aa5c:	469e      	mov	lr, r3
 800aa5e:	4770      	bx	lr

0800aa60 <_fini>:
 800aa60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa62:	bf00      	nop
 800aa64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa66:	bc08      	pop	{r3}
 800aa68:	469e      	mov	lr, r3
 800aa6a:	4770      	bx	lr
