# reti-logiche-2022-Montanari-Negri
VHDL project - Digital Logic Design - Politecnico di Milano - Academic Year 2021/2022 
