{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665589421694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665589421694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 00:43:41 2022 " "Processing started: Thu Oct 13 00:43:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665589421694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665589421694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp32_mac_tx -c fp32_mac " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp32_mac_tx -c fp32_mac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665589421695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665589421901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665589421901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 6 6 " "Found 6 design units, including 6 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_uart_tx " "Found entity 1: fp32_uart_tx" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665589427376 ""} { "Info" "ISGN_ENTITY_NAME" "2 leading_1_detector_48bit " "Found entity 2: leading_1_detector_48bit" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665589427376 ""} { "Info" "ISGN_ENTITY_NAME" "3 FP32_Multiplier_Combinatorial " "Found entity 3: FP32_Multiplier_Combinatorial" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665589427376 ""} { "Info" "ISGN_ENTITY_NAME" "4 leading_1_detector_23bit " "Found entity 4: leading_1_detector_23bit" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 692 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665589427376 ""} { "Info" "ISGN_ENTITY_NAME" "5 FP32_Adder_Combinatorial " "Found entity 5: FP32_Adder_Combinatorial" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665589427376 ""} { "Info" "ISGN_ENTITY_NAME" "6 FP32_MAC_Combinatorial_Tx " "Found entity 6: FP32_MAC_Combinatorial_Tx" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 986 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665589427376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665589427376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FP32_MAC_Combinatorial_Tx " "Elaborating entity \"FP32_MAC_Combinatorial_Tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665589427403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_Multiplier_Combinatorial FP32_Multiplier_Combinatorial:My_Multiplier " "Elaborating entity \"FP32_Multiplier_Combinatorial\" for hierarchy \"FP32_Multiplier_Combinatorial:My_Multiplier\"" {  } { { "top.sv" "My_Multiplier" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665589427418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Larger_E top.sv(344) " "Verilog HDL or VHDL warning at top.sv(344): object \"Larger_E\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427419 "|FP32_MAC_Combinatorial_Tx|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Right_Shift top.sv(345) " "Verilog HDL or VHDL warning at top.sv(345): object \"Right_Shift\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427419 "|FP32_MAC_Combinatorial_Tx|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EA1 top.sv(347) " "Verilog HDL or VHDL warning at top.sv(347): object \"EA1\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427419 "|FP32_MAC_Combinatorial_Tx|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EB1 top.sv(347) " "Verilog HDL or VHDL warning at top.sv(347): object \"EB1\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427419 "|FP32_MAC_Combinatorial_Tx|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_Equal top.sv(347) " "Verilog HDL or VHDL warning at top.sv(347): object \"E_Equal\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427419 "|FP32_MAC_Combinatorial_Tx|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_RightBig top.sv(381) " "Verilog HDL or VHDL warning at top.sv(381): object \"M_RightBig\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427419 "|FP32_MAC_Combinatorial_Tx|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_LeftBig top.sv(381) " "Verilog HDL or VHDL warning at top.sv(381): object \"M_LeftBig\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427419 "|FP32_MAC_Combinatorial_Tx|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_Equal top.sv(381) " "Verilog HDL or VHDL warning at top.sv(381): object \"M_Equal\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427419 "|FP32_MAC_Combinatorial_Tx|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG_FINAL_MAN top.sv(448) " "Verilog HDL or VHDL warning at top.sv(448): object \"DEBUG_FINAL_MAN\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427420 "|FP32_MAC_Combinatorial_Tx|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG_FINAL_EXP top.sv(449) " "Verilog HDL or VHDL warning at top.sv(449): object \"DEBUG_FINAL_EXP\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 449 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427420 "|FP32_MAC_Combinatorial_Tx|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG_EEQ top.sv(455) " "Verilog HDL or VHDL warning at top.sv(455): object \"DEBUG_EEQ\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 455 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427420 "|FP32_MAC_Combinatorial_Tx|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(655) " "Verilog HDL assignment warning at top.sv(655): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665589427426 "|FP32_MAC_Combinatorial_Tx|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leading_1_detector_48bit FP32_Multiplier_Combinatorial:My_Multiplier\|leading_1_detector_48bit:leading_1_detector_48bit_1 " "Elaborating entity \"leading_1_detector_48bit\" for hierarchy \"FP32_Multiplier_Combinatorial:My_Multiplier\|leading_1_detector_48bit:leading_1_detector_48bit_1\"" {  } { { "top.sv" "leading_1_detector_48bit_1" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665589427440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_Adder_Combinatorial FP32_Adder_Combinatorial:My_Adder " "Elaborating entity \"FP32_Adder_Combinatorial\" for hierarchy \"FP32_Adder_Combinatorial:My_Adder\"" {  } { { "top.sv" "My_Adder" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665589427447 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EA top.sv(785) " "Verilog HDL or VHDL warning at top.sv(785): object \"EA\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 785 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427447 "|FP32_MAC_Combinatorial_Tx|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EB top.sv(785) " "Verilog HDL or VHDL warning at top.sv(785): object \"EB\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 785 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427447 "|FP32_MAC_Combinatorial_Tx|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_RightBig top.sv(826) " "Verilog HDL or VHDL warning at top.sv(826): object \"M_RightBig\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 826 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427447 "|FP32_MAC_Combinatorial_Tx|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_Equal top.sv(826) " "Verilog HDL or VHDL warning at top.sv(826): object \"M_Equal\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 826 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427447 "|FP32_MAC_Combinatorial_Tx|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mantissa_22nd top.sv(874) " "Verilog HDL or VHDL warning at top.sv(874): object \"mantissa_22nd\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 874 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427448 "|FP32_MAC_Combinatorial_Tx|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_mask top.sv(899) " "Verilog HDL or VHDL warning at top.sv(899): object \"R_mask\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 899 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427448 "|FP32_MAC_Combinatorial_Tx|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG_FINAL_MAN top.sv(913) " "Verilog HDL or VHDL warning at top.sv(913): object \"DEBUG_FINAL_MAN\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 913 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427448 "|FP32_MAC_Combinatorial_Tx|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG_FINAL_EXP top.sv(914) " "Verilog HDL or VHDL warning at top.sv(914): object \"DEBUG_FINAL_EXP\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 914 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427448 "|FP32_MAC_Combinatorial_Tx|FP32_Adder_Combinatorial:My_Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leading_1_detector_23bit FP32_Adder_Combinatorial:My_Adder\|leading_1_detector_23bit:leading_1_detector_23bit_1 " "Elaborating entity \"leading_1_detector_23bit\" for hierarchy \"FP32_Adder_Combinatorial:My_Adder\|leading_1_detector_23bit:leading_1_detector_23bit_1\"" {  } { { "top.sv" "leading_1_detector_23bit_1" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665589427460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_uart_tx fp32_uart_tx:My_UART_Tx " "Elaborating entity \"fp32_uart_tx\" for hierarchy \"fp32_uart_tx:My_UART_Tx\"" {  } { { "top.sv" "My_UART_Tx" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665589427465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "repeat_cnt top.sv(63) " "Verilog HDL or VHDL warning at top.sv(63): object \"repeat_cnt\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/fp32_mac_tx/top.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665589427466 "|FP32_MAC_Combinatorial_Tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665589428743 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665589428936 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665589429016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665589429016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665589429044 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665589429044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665589429044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665589429044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665589429054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 00:43:49 2022 " "Processing ended: Thu Oct 13 00:43:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665589429054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665589429054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665589429054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665589429054 ""}
