Timing Violation Report Max Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Fri Mar  6 17:21:18 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[64]:D
  Delay (ns):              7.824
  Slack (ns):              1.064
  Arrival (ns):           11.197
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[64]:D
  Delay (ns):              7.822
  Slack (ns):              1.066
  Arrival (ns):           11.195
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[61]:D
  Delay (ns):              7.879
  Slack (ns):              1.095
  Arrival (ns):           11.252
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.878
  Slack (ns):              1.096
  Arrival (ns):           11.251
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[64]:D
  Delay (ns):              7.743
  Slack (ns):              1.145
  Arrival (ns):           11.116
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 6
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[58]:D
  Delay (ns):              7.829
  Slack (ns):              1.145
  Arrival (ns):           11.202
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 7
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              7.743
  Slack (ns):              1.145
  Arrival (ns):           11.116
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 8
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              7.829
  Slack (ns):              1.145
  Arrival (ns):           11.202
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 9
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[64]:D
  Delay (ns):              7.741
  Slack (ns):              1.147
  Arrival (ns):           11.114
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 10
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[60]:D
  Delay (ns):              7.827
  Slack (ns):              1.148
  Arrival (ns):           11.200
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 11
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              7.826
  Slack (ns):              1.149
  Arrival (ns):           11.199
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 12
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[62]:D
  Delay (ns):              7.813
  Slack (ns):              1.162
  Arrival (ns):           11.186
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 13
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.812
  Slack (ns):              1.163
  Arrival (ns):           11.185
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 14
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[65]:D
  Delay (ns):              7.719
  Slack (ns):              1.167
  Arrival (ns):           11.092
  Required (ns):          12.259
  Operating Conditions: slow_lv_ht

Path 15
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[65]:D
  Delay (ns):              7.718
  Slack (ns):              1.168
  Arrival (ns):           11.091
  Required (ns):          12.259
  Operating Conditions: slow_lv_ht

Path 16
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[64]:D
  Delay (ns):              7.716
  Slack (ns):              1.172
  Arrival (ns):           11.089
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 17
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[64]:D
  Delay (ns):              7.714
  Slack (ns):              1.174
  Arrival (ns):           11.087
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 18
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[61]:D
  Delay (ns):              7.798
  Slack (ns):              1.176
  Arrival (ns):           11.171
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 19
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.797
  Slack (ns):              1.177
  Arrival (ns):           11.170
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 20
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              7.790
  Slack (ns):              1.185
  Arrival (ns):           11.163
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 21
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[59]:D
  Delay (ns):              7.787
  Slack (ns):              1.188
  Arrival (ns):           11.160
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 22
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.773
  Slack (ns):              1.201
  Arrival (ns):           11.146
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[61]:D
  Delay (ns):              7.771
  Slack (ns):              1.203
  Arrival (ns):           11.144
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 24
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.770
  Slack (ns):              1.204
  Arrival (ns):           11.143
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 25
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[64]:D
  Delay (ns):              7.652
  Slack (ns):              1.206
  Arrival (ns):           11.055
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 26
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[64]:D
  Delay (ns):              7.650
  Slack (ns):              1.208
  Arrival (ns):           11.053
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 27
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[58]:D
  Delay (ns):              7.748
  Slack (ns):              1.226
  Arrival (ns):           11.121
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 28
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              7.662
  Slack (ns):              1.226
  Arrival (ns):           11.035
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 29
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              7.748
  Slack (ns):              1.226
  Arrival (ns):           11.121
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 30
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[60]:D
  Delay (ns):              7.746
  Slack (ns):              1.229
  Arrival (ns):           11.119
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 31
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              7.745
  Slack (ns):              1.230
  Arrival (ns):           11.118
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 32
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[61]:D
  Delay (ns):              7.707
  Slack (ns):              1.237
  Arrival (ns):           11.110
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 33
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.706
  Slack (ns):              1.238
  Arrival (ns):           11.109
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 34
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[62]:D
  Delay (ns):              7.732
  Slack (ns):              1.243
  Arrival (ns):           11.105
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 35
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.731
  Slack (ns):              1.244
  Arrival (ns):           11.104
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 36
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[60]:D
  Delay (ns):              7.729
  Slack (ns):              1.246
  Arrival (ns):           11.102
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 37
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[65]:D
  Delay (ns):              7.638
  Slack (ns):              1.248
  Arrival (ns):           11.011
  Required (ns):          12.259
  Operating Conditions: slow_lv_ht

Path 38
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[63]:D
  Delay (ns):              7.641
  Slack (ns):              1.248
  Arrival (ns):           11.014
  Required (ns):          12.262
  Operating Conditions: slow_lv_ht

Path 39
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[63]:D
  Delay (ns):              7.640
  Slack (ns):              1.249
  Arrival (ns):           11.013
  Required (ns):          12.262
  Operating Conditions: slow_lv_ht

Path 40
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[65]:D
  Delay (ns):              7.637
  Slack (ns):              1.249
  Arrival (ns):           11.010
  Required (ns):          12.259
  Operating Conditions: slow_lv_ht

Path 41
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[58]:D
  Delay (ns):              7.723
  Slack (ns):              1.251
  Arrival (ns):           11.096
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 42
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              7.721
  Slack (ns):              1.253
  Arrival (ns):           11.094
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 43
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              7.635
  Slack (ns):              1.253
  Arrival (ns):           11.008
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 44
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[58]:D
  Delay (ns):              7.721
  Slack (ns):              1.253
  Arrival (ns):           11.094
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 45
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[60]:D
  Delay (ns):              7.719
  Slack (ns):              1.256
  Arrival (ns):           11.092
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 46
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              7.718
  Slack (ns):              1.257
  Arrival (ns):           11.091
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 47
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              7.715
  Slack (ns):              1.260
  Arrival (ns):           11.088
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 48
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[53]:D
  Delay (ns):              7.714
  Slack (ns):              1.260
  Arrival (ns):           11.087
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 49
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              7.709
  Slack (ns):              1.266
  Arrival (ns):           11.082
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 50
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[59]:D
  Delay (ns):              7.706
  Slack (ns):              1.269
  Arrival (ns):           11.079
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 51
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[62]:D
  Delay (ns):              7.705
  Slack (ns):              1.270
  Arrival (ns):           11.078
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 52
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.704
  Slack (ns):              1.271
  Arrival (ns):           11.077
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 53
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[65]:D
  Delay (ns):              7.611
  Slack (ns):              1.275
  Arrival (ns):           10.984
  Required (ns):          12.259
  Operating Conditions: slow_lv_ht

Path 54
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[65]:D
  Delay (ns):              7.610
  Slack (ns):              1.276
  Arrival (ns):           10.983
  Required (ns):          12.259
  Operating Conditions: slow_lv_ht

Path 55
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[53]:D
  Delay (ns):              7.694
  Slack (ns):              1.280
  Arrival (ns):           11.067
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 56
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.692
  Slack (ns):              1.282
  Arrival (ns):           11.065
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 57
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[64]:D
  Delay (ns):              7.575
  Slack (ns):              1.283
  Arrival (ns):           10.978
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 58
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[55]:D
  Delay (ns):              7.692
  Slack (ns):              1.283
  Arrival (ns):           11.065
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 59
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[64]:D
  Delay (ns):              7.573
  Slack (ns):              1.285
  Arrival (ns):           10.976
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 60
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[55]:D
  Delay (ns):              7.690
  Slack (ns):              1.285
  Arrival (ns):           11.063
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 61
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[59]:D
  Delay (ns):              7.688
  Slack (ns):              1.287
  Arrival (ns):           11.061
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 62
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              7.571
  Slack (ns):              1.287
  Arrival (ns):           10.974
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 63
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[60]:D
  Delay (ns):              7.655
  Slack (ns):              1.290
  Arrival (ns):           11.058
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 64
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              7.654
  Slack (ns):              1.291
  Arrival (ns):           11.057
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 65
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[58]:D
  Delay (ns):              7.652
  Slack (ns):              1.292
  Arrival (ns):           11.055
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 66
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              7.652
  Slack (ns):              1.292
  Arrival (ns):           11.055
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 67
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              7.682
  Slack (ns):              1.293
  Arrival (ns):           11.055
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 68
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[59]:D
  Delay (ns):              7.679
  Slack (ns):              1.296
  Arrival (ns):           11.052
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 69
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[61]:D
  Delay (ns):              7.624
  Slack (ns):              1.296
  Arrival (ns):           11.005
  Required (ns):          12.301
  Operating Conditions: slow_lv_ht

Path 70
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.623
  Slack (ns):              1.297
  Arrival (ns):           11.004
  Required (ns):          12.301
  Operating Conditions: slow_lv_ht

Path 71
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[62]:D
  Delay (ns):              7.641
  Slack (ns):              1.304
  Arrival (ns):           11.044
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 72
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.640
  Slack (ns):              1.305
  Arrival (ns):           11.043
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 73
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.665
  Slack (ns):              1.309
  Arrival (ns):           11.038
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 74
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[65]:D
  Delay (ns):              7.547
  Slack (ns):              1.309
  Arrival (ns):           10.950
  Required (ns):          12.259
  Operating Conditions: slow_lv_ht

Path 75
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[65]:D
  Delay (ns):              7.546
  Slack (ns):              1.310
  Arrival (ns):           10.949
  Required (ns):          12.259
  Operating Conditions: slow_lv_ht

Path 76
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[61]:D
  Delay (ns):              7.630
  Slack (ns):              1.314
  Arrival (ns):           11.033
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 77
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.629
  Slack (ns):              1.315
  Arrival (ns):           11.032
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 78
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[64]:D
  Delay (ns):              7.540
  Slack (ns):              1.318
  Arrival (ns):           10.943
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 79
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[64]:D
  Delay (ns):              7.538
  Slack (ns):              1.320
  Arrival (ns):           10.941
  Required (ns):          12.261
  Operating Conditions: slow_lv_ht

Path 80
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              7.618
  Slack (ns):              1.327
  Arrival (ns):           11.021
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 81
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[60]:D
  Delay (ns):              7.648
  Slack (ns):              1.327
  Arrival (ns):           11.021
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 82
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[63]:D
  Delay (ns):              7.560
  Slack (ns):              1.329
  Arrival (ns):           10.933
  Required (ns):          12.262
  Operating Conditions: slow_lv_ht

Path 83
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[63]:D
  Delay (ns):              7.559
  Slack (ns):              1.330
  Arrival (ns):           10.932
  Required (ns):          12.262
  Operating Conditions: slow_lv_ht

Path 84
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[59]:D
  Delay (ns):              7.615
  Slack (ns):              1.330
  Arrival (ns):           11.018
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 85
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[58]:D
  Delay (ns):              7.642
  Slack (ns):              1.332
  Arrival (ns):           11.015
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 86
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              7.582
  Slack (ns):              1.338
  Arrival (ns):           10.963
  Required (ns):          12.301
  Operating Conditions: slow_lv_ht

Path 87
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[58]:D
  Delay (ns):              7.582
  Slack (ns):              1.338
  Arrival (ns):           10.963
  Required (ns):          12.301
  Operating Conditions: slow_lv_ht

Path 88
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              7.634
  Slack (ns):              1.341
  Arrival (ns):           11.007
  Required (ns):          12.348
  Operating Conditions: slow_lv_ht

Path 89
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[53]:D
  Delay (ns):              7.633
  Slack (ns):              1.341
  Arrival (ns):           11.006
  Required (ns):          12.347
  Operating Conditions: slow_lv_ht

Path 90
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[3]:ALn
  Delay (ns):              4.368
  Slack (ns):              1.342
  Arrival (ns):           11.321
  Required (ns):          12.663
  Operating Conditions: slow_lv_ht

Path 91
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[2]:ALn
  Delay (ns):              4.368
  Slack (ns):              1.342
  Arrival (ns):           11.321
  Required (ns):          12.663
  Operating Conditions: slow_lv_ht

Path 92
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[13]:ALn
  Delay (ns):              4.369
  Slack (ns):              1.342
  Arrival (ns):           11.322
  Required (ns):          12.664
  Operating Conditions: slow_lv_ht

Path 93
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val_tmr2[1]:ALn
  Delay (ns):              4.382
  Slack (ns):              1.342
  Arrival (ns):           11.335
  Required (ns):          12.677
  Operating Conditions: slow_lv_ht

Path 94
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[1]:ALn
  Delay (ns):              4.382
  Slack (ns):              1.342
  Arrival (ns):           11.335
  Required (ns):          12.677
  Operating Conditions: slow_lv_ht

Path 95
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_tmr2[14]:ALn
  Delay (ns):              4.369
  Slack (ns):              1.342
  Arrival (ns):           11.322
  Required (ns):          12.664
  Operating Conditions: slow_lv_ht

Path 96
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_1_tmr3[0]:ALn
  Delay (ns):              4.384
  Slack (ns):              1.342
  Arrival (ns):           11.337
  Required (ns):          12.679
  Operating Conditions: slow_lv_ht

Path 97
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6_tmr3[0]:ALn
  Delay (ns):              4.379
  Slack (ns):              1.342
  Arrival (ns):           11.332
  Required (ns):          12.674
  Operating Conditions: slow_lv_ht

Path 98
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6_tmr2[4]:ALn
  Delay (ns):              4.379
  Slack (ns):              1.342
  Arrival (ns):           11.332
  Required (ns):          12.674
  Operating Conditions: slow_lv_ht

Path 99
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_1_tmr3[1]:ALn
  Delay (ns):              4.384
  Slack (ns):              1.342
  Arrival (ns):           11.337
  Required (ns):          12.679
  Operating Conditions: slow_lv_ht

Path 100
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5_tmr2[7]:ALn
  Delay (ns):              4.377
  Slack (ns):              1.343
  Arrival (ns):           11.330
  Required (ns):          12.673
  Operating Conditions: slow_lv_ht

