 accelerated lif neuronal network array large scale mixed-signal neuromorphic architecture present array leaky integrate-and-fire lif neuron circuit design second-generation brainscales mixed-signal -nm cmos neuromorphic hardware neuronal array embed analog network core scaled-down prototype hicann-dls chip design continuous-time circuit neuron highly tunable reconfigurable element accelerated dynamic neuron integrate input current multitude incoming synapsis evoke digital spike event output circuit offer wide tuning range synaptic membrane time constant well refractory period cover number computational model elucidate design methodology underlie circuit design calibration measurement result individual sub-circuits across multiple dy circuit dynamic match behavior lif mathematical model demonstrate winner-take-all network prototype chip typical element cortical processing