of_clk_add_provider	,	F_25
clk_register	,	F_23
VT8500_BITS_TO_VAL	,	F_32
"%s: invalid divisor for clock\n"	,	L_1
"%s: enable-bit property required for gated clock\n"	,	L_4
"%s: requested rate out of range\n"	,	L_9
dev_clk	,	V_23
"divisor-mask"	,	L_6
hw	,	V_4
prate	,	V_16
of_clk_src_simple_get	,	V_42
pr_warn	,	F_28
tclk	,	V_45
lock	,	V_9
"enable-reg"	,	L_2
WM8650_PLL_MUL	,	F_40
en_val	,	V_7
wm8650_pll_init	,	F_44
div_reg	,	V_13
init	,	V_28
clk	,	V_22
"reg"	,	L_12
clk_device	,	V_5
VT8500_PLL_MUL	,	F_38
node	,	V_21
rc	,	V_29
of_clk_get_parent_name	,	F_22
vtwm_pll_set_rate	,	F_30
__func__	,	V_18
clk_pll	,	V_56
vt8500_pll_init	,	F_43
pr_err	,	F_15
WM8650_BITS_TO_FREQ	,	F_36
vtwm_device_clk_init	,	F_16
GFP_KERNEL	,	V_31
"clock-output-names"	,	L_7
best_mul	,	V_51
pll_freq	,	V_63
kfree	,	F_21
flags	,	V_8
"divisor-reg"	,	L_5
pll_type	,	V_64
WM8650_PLL_DIV	,	F_41
device_node	,	V_20
of_property_read_u32	,	F_19
divisor	,	V_17
vtwm_pll_recalc_rate	,	F_37
vt8500_divisor_clk_ops	,	V_37
vt8500_dclk_is_enabled	,	F_11
clk_hw	,	V_3
best_err	,	V_55
VT8500_PLL_DIV	,	F_39
_lock	,	V_32
to_clk_pll	,	F_31
en_reg	,	V_10
num_parents	,	V_41
CLK_INIT_GATED_DIVISOR	,	V_38
EINVAL	,	V_19
pll_clk	,	V_65
"%s: Invalid clock description in device tree\n"	,	L_8
pll_val	,	V_58
__init	,	T_2
VT8500_PMC_BUSY_MASK	,	V_2
of_clk_init	,	F_46
parent_name	,	V_26
vt8500_pmc_wait_busy	,	F_1
vt8500_find_pll_bits	,	F_27
wm8650_find_pll_bits	,	F_29
__iomem	,	T_3
pmc_base	,	V_1
vt8500_dclk_recalc_rate	,	F_12
vt8500_gated_divisor_clk_ops	,	V_39
clk_init_data	,	V_27
"%s: requested rate %lu, found rate %lu\n"	,	L_10
clk_match	,	V_68
u32	,	T_1
clk_register_clkdev	,	F_26
reg	,	V_61
prediv	,	V_44
clk_init_flags	,	V_30
"%s: invalid pll type\n"	,	L_11
CLK_INIT_DIVISOR	,	V_34
VT8500_BITS_TO_FREQ	,	F_35
multiplier	,	V_43
vtwm_pll_round_rate	,	F_34
WM8650_BITS_TO_VAL	,	F_33
spin_unlock_irqrestore	,	F_9
clk_name	,	V_24
ops	,	V_35
spin_lock_irqsave	,	F_6
rate_err	,	V_54
name	,	V_25
of_property_read_string	,	F_20
PLL_TYPE_WM8650	,	V_60
round_rate	,	V_62
vt8500_dclk_enable	,	F_4
vt8500_dclk_set_rate	,	F_14
mul	,	V_48
vtwm_pll_ops	,	V_66
CLK_INIT_GATED	,	V_33
vtwm_clk_init	,	F_45
parent_rate	,	V_12
to_clk_device	,	F_5
rate	,	V_15
kzalloc	,	F_17
vt8500_dclk_disable	,	F_10
readl	,	F_2
en_bit	,	V_11
writel	,	F_8
WARN_ON	,	F_18
divisor2	,	V_47
best_div1	,	V_52
BIT	,	F_7
best_div2	,	V_53
divisor1	,	V_46
div2	,	V_50
vt8500_dclk_round_rate	,	F_13
div1	,	V_49
pll	,	V_57
parent_names	,	V_40
vt8500_gated_clk_ops	,	V_36
div_mask	,	V_14
"enable-bit"	,	L_3
vtwm_pll_clk_init	,	F_42
cdev	,	V_6
PLL_TYPE_VT8500	,	V_59
cpu_relax	,	F_3
IS_ERR	,	F_24
base	,	V_67
