LMK04828
0x00 0x80  // Reset
0x02 0x00  // Powerdown
0x100 0x66
0x101 0x55
0x103 0x00
0x104 0x20
0x105 0x00
0x106 0xF0
0x107 0x01 // DCLK0 -> LVDS, SDCLK1-> OFF (ADCB)
0x108 0x66
0x109 0x55
0x10B 0x00
0x10C 0x20
0x10D 0x00
0x10E 0xF0
0x10F 0x01 // DCLK2 -> LVDS, SDCLK3 -> OFF (ADCA)
0x120 0x6C
0x121 0x55
0x123 0x00
0x124 0x20
0x125 0x00
0x126 0xF0
0x127 0x11
0x138 0x20
0x139 0x03
0x13A 0x03
0x13B 0x00
0x13C 0x00
0x13D 0x08
0x13E 0x03
0x13F 0x00
0x140 0x00 // 0x01 = SYSRef Powerdown
0x141 0x00
0x142 0x00
0x143 0x11
0x144 0xFF
0x145 0x00
0x146 0x18
0x147 0x0A // 0x0A CLK_IN0 0x1A CLK_IN1
0x148 0x02
0x149 0x73
0x14A 0x00
0x14B 0x16
0x14C 0x00
0x14D 0x00
0x14E 0x00
0x14F 0x7F
0x150 0x03
0x151 0x02
0x152 0x00
0x153 0x00 // CLKIN0 Divider[13:8]
0x154 0x05 // CLKIN0 Divider[7:0]
0x155 0x00 // CLKIN1 Divider[13:8]
0x156 0x05 // CLKIN1 Divider[7:0]
0x157 0x00 // CLKIN2 Divider[13:8]
0x158 0x96 // CLKIN2 Divider[7:0]
0x159 0x00 // PLL1 Divider [13:8]
0x15A 0x0A // PLL1 Divider [7:0]
0x15B 0xD4
0x15C 0x20
0x15D 0x00
0x15E 0x00
0x15F 0x0B
0x160 0x00
0x161 0x01
0x162 0x44
0x163 0x00
0x164 0x00
0x165 0x0C
0x166 0x00
0x167 0x00
0x168 0x0F
0x169 0x59
0x16A 0x20
0x16B 0x00
0x16C 0x00
0x16D 0x00
0x16E 0x13
0x17C 0x15
0x17D 0x0F
0x139 0x00 // Normal SYNC
0x143 0x11 // SYNC from SYNC PIN & SYNC Enabled
0x140 0x00 // Normal Operation (power up sysref)
0x144 0x6C // Ignore SYNC event for DCLK 4, 6, 10, 12
0x143 0x11 // SYNC from SYNC PIN & SYNC Enabled
0x143 0x31 // Normal SYNC + invert polarity of SYNC pin (presumably this producees a SYNC event)
0x143 0x11 // SYNC from SYNC PIN & SYNC Enabled
0x144 0xFF // Everyone ignores SYNC event
0x139 0x03 //SYSREF Continuous

LMK04828
0x107 0x66
0x10F 0x66

ADS54Jxx_ANALOG 
0x0000 0x81
0x8053 0x80 // DIVIDE BY 2
//0x8026 0x40 // GLOBAL PDN override
//0xF74 0x40 // Ramp test mode
0x6800f7 0x01 // digital top reset
0x680042 0x00 // nyquist zone select 1st Nyquist = 0
0x68004E 0x80 // 2rd nyquist validity
0x680000 0x01 // reset interleaving engine
0x680000 0x00 // clear IL reset
//0x610018 0x03 // Interleaving correction disabled (0x03)
//0x610068 0x00 // DC correction Bypass (0x06)
0x614100 0x08 // bypass mode (DDC mode 8)
0x6A0016 0x02 // JESD PLL mode 40x
0x690000 0x86 // (0x86) set CTRL K + LANE Align + Frame Align
//0x690001 0xC0 // SYNC changed to K28.5
0x690005 0x80 // 0x0 = No scrambling. 0x80 = Scrambling
0x690006 0x1F // set K to 32
//0x690021 0xAA // CHA <-> CHB, CHC <-> CHD lane swap (each nibble must be 0xA or 0x0, nothing else)
//0x6A0012 0x00 // Lane A/D emphasis (0xFC)
//0x6A0013 0x00 // Lane B/C emphasis (0xFC)
//0x6A001B 0x60 // JESD SWING (0xE0)
LMK04828
0x107 0x06
0x10F 0x06
