<!-- Profile View Counter (Top-right corner) -->
<p align="right">
  <img src="https://komarev.com/ghpvc/?username=sawantvaishnavi&label=PROFILE+VIEWS&color=brightgreen&style=for-the-badge" alt="Profile Views"/>
</p>

<!-- Top Greeting Animation -->
<h1 align="center">
  <img src="https://readme-typing-svg.herokuapp.com/?font=Righteous&size=35&center=true&vCenter=true&width=700&color=09F70D&height=70&duration=4000&lines=Hi+There!!+👋;+Myself+Vaishnavi+💫;+Welcome+to+my+world+of+Repositories+🚀" />
</h1>

<!-- About Me -->
<h1 align="center">💫 About Me</h1>
<div align="center">
  I completed my Master of Engineering in VLSI Design at the National Institute of Technology, Calicut – one of India’s top engineering institutes 🎓. 
  My core competencies include VLSI, ASIC Design, Digital IC Design, RTL Design, Verification, and System-on-Chip (SoC) architecture. 
  I have a strong interest in developing efficient, high-performance digital systems through innovative design and automation methodologies. 🚀 
  I’m always eager to learn, innovate, and contribute to cutting-edge semiconductor design.
</div>

<br/>
<hr style="width:80%; border: 1px solid #09F70D;"/>
<br/>

<!-- Experience -->
<h1 align="center">💼 Experience</h1>
<div align="center">
  During my Co-op internship at AMD, I contributed to the NBIO–IOHUBSS client design, focusing on the integration of multiple IPs to meet critical project milestones. 
  I performed comprehensive design quality checks — including connectivity, lint, CDC, and synthesis — to ensure functional accuracy and design robustness. 
  In parallel, I developed automation scripts using Python, Bash, and TCL to streamline workflows by extracting tool configurations and shared components from source files, 
  significantly reducing manual intervention and improving efficiency.<br/><br/>
  
  I also worked on credit alignment and synchronization across multiple IP blocks to enable seamless flow control and prevent buffer overflows in credit-based protocols. 
  Additionally, I refined RTL code and implemented logic optimizations to address timing closure challenges and enhance resource utilization in complex multi-IP environments.
</div>

<br/>
<hr style="width:80%; border: 1px solid #09F70D;"/>
<br/>

<!-- Languages and Tools -->
<h1 align="center">🔧 Languages and Tools</h1>
<div align="center">
  <b>Programming Languages:</b> C, C++, Python<br/>
  <b>Hardware Description / Verification:</b> Verilog (IEEE 1364), SystemVerilog (IEEE 1800-2017)<br/>
  <b>Scripting Languages:</b> Shell Scripting, Bash, Python, Perl<br/>
  <b>Communication Protocols:</b> UART, I2C, SPI, GPIO, AMBA AXI, AMBA AHB<br/>
  <b>Developer Tools:</b> Xilinx Vivado / Vitis, STM32CubeIDE, VIM, VS Code, MATLAB, Keil<br/>
  <b>Hands-on Experience:</b> Zynq 7000 SoC, Artix-7 FPGA, Arduino UNO<br/>
  <b>Operating Systems:</b> Windows 11, Linux
</div>

<br/>
<hr style="width:80%; border: 1px solid #09F70D;"/>
<br/>

<!-- Social Section -->
<h1 align="center">🌐 Socials</h1>
<br/>
<div align="center">
  <a href="mailto:vdsawant.vs@gmail.com">
    <img src="https://img.shields.io/badge/Gmail-333333?style=for-the-badge&logo=gmail&logoColor=red" />
  </a>
  <a href="https://linkedin.com/in/vaishnavi-sawant-56b2192b4" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
  <a href="https://github.com/sawantvaishnavi" target="_blank">
    <img src="https://img.shields.io/badge/Portfolio-FF5722?style=for-the-badge&logo=github&logoColor=white" />
  </a>
</div>

<br/>
<hr style="width:80%; border: 1px solid #09F70D;"/>
<br/>

<!-- GitHub Stats -->
<h1 align="center">📊 GitHub Stats</h1>
<div align="center">
  <img width="400" src="https://github-readme-stats.vercel.app/api?username=sawantvaishnavi&theme=chartreuse-dark&hide_border=false&include_all_commits=false&count_private=false" alt="GitHub Stats"/><br/><br/>
  <img width="400" src="https://nirzak-streak-stats.vercel.app/?user=sawantvaishnavi&theme=chartreuse-dark&hide_border=false" alt="GitHub Streak"/><br/><br/>
  <img width="400" src="https://github-readme-stats.vercel.app/api/top-langs/?username=sawantvaishnavi&theme=chartreuse-dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact" alt="Top Languages"/>
</div>

<br/>
<hr style="width:80%; border: 1px solid #09F70D;"/>
<br/>

<!-- Top Repositories -->
<h1 align="center">🔝 Top Contributed Repositories</h1>
<div align="center">
  <img src="https://github-contributor-stats.vercel.app/api?username=sawantvaishnavi&limit=5&theme=blue-green&combine_all_yearly_contributions=true" alt="Top Contributed Repos"/>
</div>

<br/>
<hr style="width:80%; border: 1px solid #09F70D;"/>
<br/>

<!-- Snake Animation -->
<div align="center">
  <img src="https://profile-readme-generator.com/assets/snake.svg" alt="Snake animation" />
</div>

<br/>
<h1 align="center">
  <img src="https://readme-typing-svg.herokuapp.com/?font=Righteous&size=35&center=true&vCenter=true&width=700&height=70&duration=4000&color=09F70D&lines=Thank+you!+👋;+Please+Visit+Again+😊" />
</h1>
