# Challenge 02 BitBalancer

## Description
Count the number of 1s in an 8-bit input value and output the total count. Ensure the count resets correctly for each new input.

## Module
| Name        | Description                            |
|-------------|----------------------------------------|
| BitBalancer | Verilog module for Challenge 02 BitBalancer |

## Files
| File Name         | Purpose              |
|-------------------|----------------------|
| BitBalancer.v     | RTL design           |
| BitBalancer_tb.v  | Testbench for design |

## Testbench Guidelines
| Test Condition   | What to Check                        |
|------------------|--------------------------------------|
| Functionality     | Count 1s correctly for various inputs|
| Edge Cases        | Check behavior for 0x00 and 0xFF    |
| Stability         | Validate on repeated inputs         |
