################################################################################
##   ____  ____
##  /   /\/   /
## /___/  \  /    Vendor: Xilinx
## \   \   \/     Version : 3.6
##  \   \         Application : 7 Series FPGAs Transceivers Wizard
##  /   /         Filename : gtwizard_0_exdes.xdc
## /___/   / ## \   \  / ##  \___\/\___ ##
##
## USER CONSTRAINTS FILE FOR MGT WRAPPER EXAMPLE DESIGN
## Generated by Xilinx 7 Series FPGAs Transceivers Wizard
##
## Device:  xc7k325t
## Package: ffg676
##
## (c) Copyright 2010-2012 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.


################################## Clock Constraints ##########################


####################### GT reference clock constraints #########################


create_clock -period 8.000 [get_ports Q0_CLK1_GTREFCLK_PAD_P_IN]





create_clock -name drpclk_in_i -period 20.0 [get_ports DRP_CLK_IN_P]


# User Clock Constraints


set_false_path -to [get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *_txfsmresetdone_r*}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*D -of_objects [get_cells -hierarchical -filter {NAME =~ *_txfsmresetdone_r*}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*D -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_on_error_in_r*}]]
################################# RefClk Location constraints #####################

set_property PACKAGE_PIN D6 [get_ports Q0_CLK1_GTREFCLK_PAD_P_IN]
set_property PACKAGE_PIN D5 [get_ports Q0_CLK1_GTREFCLK_PAD_N_IN]

## LOC constrain for DRP_CLK_P/N
## set_property LOC C25 [get_ports  DRP_CLK_IN_P]
## set_property LOC B25 [get_ports  DRP_CLK_IN_N]

################################# mgt wrapper constraints #####################

##---------- Set placement for gt0_gtx_wrapper_i/GTXE2_CHANNEL ------

##---------- Set ASYNC_REG for flop which have async input ----------
##set_property ASYNC_REG TRUE [get_cells -hier -filter {name=~*gt0_frame_gen*system_reset_r_reg}]
##set_property ASYNC_REG TRUE [get_cells -hier -filter {name=~*gt0_frame_check*system_reset_r_reg}]

##---------- Set False Path from one clock to other ----------


set_property LOC GTXE2_CHANNEL_X0Y5 [get_cells gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i]
set_property PACKAGE_PIN E4 [get_ports RXP_IN]

set_property IOSTANDARD LVCMOS33 [get_ports drp_clk]

set_property IOSTANDARD LVCMOS33 [get_ports drp_clk_in]
set_property PACKAGE_PIN G22 [get_ports drp_clk_in]


set_property IOSTANDARD LVCMOS33 [get_ports DRP_CLK_IN]
set_property IOSTANDARD LVCMOS33 [get_ports TX_DIS]
set_property PACKAGE_PIN H24 [get_ports TX_DIS]
set_property PACKAGE_PIN G22 [get_ports DRP_CLK_IN]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list DRP_CLK_IN_IBUF]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {gt0_frame_check/cnt_test_reg[0]} {gt0_frame_check/cnt_test_reg[1]} {gt0_frame_check/cnt_test_reg[2]} {gt0_frame_check/cnt_test_reg[3]} {gt0_frame_check/cnt_test_reg[4]} {gt0_frame_check/cnt_test_reg[5]} {gt0_frame_check/cnt_test_reg[6]} {gt0_frame_check/cnt_test_reg[7]} {gt0_frame_check/cnt_test_reg[8]} {gt0_frame_check/cnt_test_reg[9]} {gt0_frame_check/cnt_test_reg[10]} {gt0_frame_check/cnt_test_reg[11]} {gt0_frame_check/cnt_test_reg[12]} {gt0_frame_check/cnt_test_reg[13]} {gt0_frame_check/cnt_test_reg[14]} {gt0_frame_check/cnt_test_reg[15]} {gt0_frame_check/cnt_test_reg[16]} {gt0_frame_check/cnt_test_reg[17]} {gt0_frame_check/cnt_test_reg[18]} {gt0_frame_check/cnt_test_reg[19]} {gt0_frame_check/cnt_test_reg[20]} {gt0_frame_check/cnt_test_reg[21]} {gt0_frame_check/cnt_test_reg[22]} {gt0_frame_check/cnt_test_reg[23]} {gt0_frame_check/cnt_test_reg[24]} {gt0_frame_check/cnt_test_reg[25]} {gt0_frame_check/cnt_test_reg[26]} {gt0_frame_check/cnt_test_reg[27]} {gt0_frame_check/cnt_test_reg[28]} {gt0_frame_check/cnt_test_reg[29]} {gt0_frame_check/cnt_test_reg[30]} {gt0_frame_check/cnt_test_reg[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {gt0_frame_check/rx_ctrl[0]} {gt0_frame_check/rx_ctrl[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 80 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {gt0_frame_gen/tx_data_out_wire[0]} {gt0_frame_gen/tx_data_out_wire[1]} {gt0_frame_gen/tx_data_out_wire[2]} {gt0_frame_gen/tx_data_out_wire[3]} {gt0_frame_gen/tx_data_out_wire[4]} {gt0_frame_gen/tx_data_out_wire[5]} {gt0_frame_gen/tx_data_out_wire[6]} {gt0_frame_gen/tx_data_out_wire[7]} {gt0_frame_gen/tx_data_out_wire[8]} {gt0_frame_gen/tx_data_out_wire[9]} {gt0_frame_gen/tx_data_out_wire[10]} {gt0_frame_gen/tx_data_out_wire[11]} {gt0_frame_gen/tx_data_out_wire[12]} {gt0_frame_gen/tx_data_out_wire[13]} {gt0_frame_gen/tx_data_out_wire[14]} {gt0_frame_gen/tx_data_out_wire[15]} {gt0_frame_gen/tx_data_out_wire[16]} {gt0_frame_gen/tx_data_out_wire[17]} {gt0_frame_gen/tx_data_out_wire[18]} {gt0_frame_gen/tx_data_out_wire[19]} {gt0_frame_gen/tx_data_out_wire[20]} {gt0_frame_gen/tx_data_out_wire[21]} {gt0_frame_gen/tx_data_out_wire[22]} {gt0_frame_gen/tx_data_out_wire[23]} {gt0_frame_gen/tx_data_out_wire[24]} {gt0_frame_gen/tx_data_out_wire[25]} {gt0_frame_gen/tx_data_out_wire[26]} {gt0_frame_gen/tx_data_out_wire[27]} {gt0_frame_gen/tx_data_out_wire[28]} {gt0_frame_gen/tx_data_out_wire[29]} {gt0_frame_gen/tx_data_out_wire[30]} {gt0_frame_gen/tx_data_out_wire[31]} {gt0_frame_gen/tx_data_out_wire[32]} {gt0_frame_gen/tx_data_out_wire[33]} {gt0_frame_gen/tx_data_out_wire[34]} {gt0_frame_gen/tx_data_out_wire[35]} {gt0_frame_gen/tx_data_out_wire[36]} {gt0_frame_gen/tx_data_out_wire[37]} {gt0_frame_gen/tx_data_out_wire[38]} {gt0_frame_gen/tx_data_out_wire[39]} {gt0_frame_gen/tx_data_out_wire[40]} {gt0_frame_gen/tx_data_out_wire[41]} {gt0_frame_gen/tx_data_out_wire[42]} {gt0_frame_gen/tx_data_out_wire[43]} {gt0_frame_gen/tx_data_out_wire[44]} {gt0_frame_gen/tx_data_out_wire[45]} {gt0_frame_gen/tx_data_out_wire[46]} {gt0_frame_gen/tx_data_out_wire[47]} {gt0_frame_gen/tx_data_out_wire[48]} {gt0_frame_gen/tx_data_out_wire[49]} {gt0_frame_gen/tx_data_out_wire[50]} {gt0_frame_gen/tx_data_out_wire[51]} {gt0_frame_gen/tx_data_out_wire[52]} {gt0_frame_gen/tx_data_out_wire[53]} {gt0_frame_gen/tx_data_out_wire[54]} {gt0_frame_gen/tx_data_out_wire[55]} {gt0_frame_gen/tx_data_out_wire[56]} {gt0_frame_gen/tx_data_out_wire[57]} {gt0_frame_gen/tx_data_out_wire[58]} {gt0_frame_gen/tx_data_out_wire[59]} {gt0_frame_gen/tx_data_out_wire[60]} {gt0_frame_gen/tx_data_out_wire[61]} {gt0_frame_gen/tx_data_out_wire[62]} {gt0_frame_gen/tx_data_out_wire[63]} {gt0_frame_gen/tx_data_out_wire[64]} {gt0_frame_gen/tx_data_out_wire[65]} {gt0_frame_gen/tx_data_out_wire[66]} {gt0_frame_gen/tx_data_out_wire[67]} {gt0_frame_gen/tx_data_out_wire[68]} {gt0_frame_gen/tx_data_out_wire[69]} {gt0_frame_gen/tx_data_out_wire[70]} {gt0_frame_gen/tx_data_out_wire[71]} {gt0_frame_gen/tx_data_out_wire[72]} {gt0_frame_gen/tx_data_out_wire[73]} {gt0_frame_gen/tx_data_out_wire[74]} {gt0_frame_gen/tx_data_out_wire[75]} {gt0_frame_gen/tx_data_out_wire[76]} {gt0_frame_gen/tx_data_out_wire[77]} {gt0_frame_gen/tx_data_out_wire[78]} {gt0_frame_gen/tx_data_out_wire[79]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {gt0_frame_gen/tx_ctrl[0]} {gt0_frame_gen/tx_ctrl[1]} {gt0_frame_gen/tx_ctrl[2]} {gt0_frame_gen/tx_ctrl[3]} {gt0_frame_gen/tx_ctrl[4]} {gt0_frame_gen/tx_ctrl[5]} {gt0_frame_gen/tx_ctrl[6]} {gt0_frame_gen/tx_ctrl[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 64 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {gt0_frame_check/rx_data_wire[0]} {gt0_frame_check/rx_data_wire[1]} {gt0_frame_check/rx_data_wire[2]} {gt0_frame_check/rx_data_wire[3]} {gt0_frame_check/rx_data_wire[4]} {gt0_frame_check/rx_data_wire[5]} {gt0_frame_check/rx_data_wire[6]} {gt0_frame_check/rx_data_wire[7]} {gt0_frame_check/rx_data_wire[8]} {gt0_frame_check/rx_data_wire[9]} {gt0_frame_check/rx_data_wire[10]} {gt0_frame_check/rx_data_wire[11]} {gt0_frame_check/rx_data_wire[12]} {gt0_frame_check/rx_data_wire[13]} {gt0_frame_check/rx_data_wire[14]} {gt0_frame_check/rx_data_wire[15]} {gt0_frame_check/rx_data_wire[16]} {gt0_frame_check/rx_data_wire[17]} {gt0_frame_check/rx_data_wire[18]} {gt0_frame_check/rx_data_wire[19]} {gt0_frame_check/rx_data_wire[20]} {gt0_frame_check/rx_data_wire[21]} {gt0_frame_check/rx_data_wire[22]} {gt0_frame_check/rx_data_wire[23]} {gt0_frame_check/rx_data_wire[24]} {gt0_frame_check/rx_data_wire[25]} {gt0_frame_check/rx_data_wire[26]} {gt0_frame_check/rx_data_wire[27]} {gt0_frame_check/rx_data_wire[28]} {gt0_frame_check/rx_data_wire[29]} {gt0_frame_check/rx_data_wire[30]} {gt0_frame_check/rx_data_wire[31]} {gt0_frame_check/rx_data_wire[32]} {gt0_frame_check/rx_data_wire[33]} {gt0_frame_check/rx_data_wire[34]} {gt0_frame_check/rx_data_wire[35]} {gt0_frame_check/rx_data_wire[36]} {gt0_frame_check/rx_data_wire[37]} {gt0_frame_check/rx_data_wire[38]} {gt0_frame_check/rx_data_wire[39]} {gt0_frame_check/rx_data_wire[40]} {gt0_frame_check/rx_data_wire[41]} {gt0_frame_check/rx_data_wire[42]} {gt0_frame_check/rx_data_wire[43]} {gt0_frame_check/rx_data_wire[44]} {gt0_frame_check/rx_data_wire[45]} {gt0_frame_check/rx_data_wire[46]} {gt0_frame_check/rx_data_wire[47]} {gt0_frame_check/rx_data_wire[48]} {gt0_frame_check/rx_data_wire[49]} {gt0_frame_check/rx_data_wire[50]} {gt0_frame_check/rx_data_wire[51]} {gt0_frame_check/rx_data_wire[52]} {gt0_frame_check/rx_data_wire[53]} {gt0_frame_check/rx_data_wire[54]} {gt0_frame_check/rx_data_wire[55]} {gt0_frame_check/rx_data_wire[56]} {gt0_frame_check/rx_data_wire[57]} {gt0_frame_check/rx_data_wire[58]} {gt0_frame_check/rx_data_wire[59]} {gt0_frame_check/rx_data_wire[60]} {gt0_frame_check/rx_data_wire[61]} {gt0_frame_check/rx_data_wire[62]} {gt0_frame_check/rx_data_wire[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list rxresetdone_vio_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list soft_reset_vio_i]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets DRP_CLK_IN_IBUF]
