
011_Display_w_DMA_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ebc  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08004094  08004094  00005094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004118  08004118  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  08004118  08004118  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004118  08004118  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004118  08004118  00005118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800411c  0800411c  0000511c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004120  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  2000000c  0800412c  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  0800412c  000060fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009735  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001be2  00000000  00000000  0000f771  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b8  00000000  00000000  00011358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000756  00000000  00000000  00011d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002469a  00000000  00000000  00012466  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aec0  00000000  00000000  00036b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4e31  00000000  00000000  000419c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001267f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002688  00000000  00000000  00126834  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  00128ebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800407c 	.word	0x0800407c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	0800407c 	.word	0x0800407c

08000218 <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	80fb      	strh	r3, [r7, #6]
 8000222:	460b      	mov	r3, r1
 8000224:	80bb      	strh	r3, [r7, #4]
 8000226:	4613      	mov	r3, r2
 8000228:	807b      	strh	r3, [r7, #2]
	ST7735_DrawPixel(x, y, color);
 800022a:	88fb      	ldrh	r3, [r7, #6]
 800022c:	88b9      	ldrh	r1, [r7, #4]
 800022e:	887a      	ldrh	r2, [r7, #2]
 8000230:	4618      	mov	r0, r3
 8000232:	f001 fdcf 	bl	8001dd4 <ST7735_DrawPixel>
}
 8000236:	bf00      	nop
 8000238:	3708      	adds	r7, #8
 800023a:	46bd      	mov	sp, r7
 800023c:	bd80      	pop	{r7, pc}

0800023e <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 800023e:	b590      	push	{r4, r7, lr}
 8000240:	b085      	sub	sp, #20
 8000242:	af02      	add	r7, sp, #8
 8000244:	4604      	mov	r4, r0
 8000246:	4608      	mov	r0, r1
 8000248:	4611      	mov	r1, r2
 800024a:	461a      	mov	r2, r3
 800024c:	4623      	mov	r3, r4
 800024e:	80fb      	strh	r3, [r7, #6]
 8000250:	4603      	mov	r3, r0
 8000252:	80bb      	strh	r3, [r7, #4]
 8000254:	460b      	mov	r3, r1
 8000256:	807b      	strh	r3, [r7, #2]
 8000258:	4613      	mov	r3, r2
 800025a:	803b      	strh	r3, [r7, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 800025c:	88f8      	ldrh	r0, [r7, #6]
 800025e:	88b9      	ldrh	r1, [r7, #4]
 8000260:	887a      	ldrh	r2, [r7, #2]
 8000262:	883c      	ldrh	r4, [r7, #0]
 8000264:	8b3b      	ldrh	r3, [r7, #24]
 8000266:	9300      	str	r3, [sp, #0]
 8000268:	4623      	mov	r3, r4
 800026a:	f001 fdf1 	bl	8001e50 <ST7735_FillRectangle>
}
 800026e:	bf00      	nop
 8000270:	370c      	adds	r7, #12
 8000272:	46bd      	mov	sp, r7
 8000274:	bd90      	pop	{r4, r7, pc}

08000276 <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8000276:	b580      	push	{r7, lr}
 8000278:	b082      	sub	sp, #8
 800027a:	af00      	add	r7, sp, #0
 800027c:	4603      	mov	r3, r0
 800027e:	80fb      	strh	r3, [r7, #6]
 8000280:	460b      	mov	r3, r1
 8000282:	80bb      	strh	r3, [r7, #4]
 8000284:	4613      	mov	r3, r2
 8000286:	807b      	strh	r3, [r7, #2]
    drawPixel(x, y, color);
 8000288:	887a      	ldrh	r2, [r7, #2]
 800028a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800028e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000292:	4618      	mov	r0, r3
 8000294:	f7ff ffc0 	bl	8000218 <drawPixel>
}
 8000298:	bf00      	nop
 800029a:	3708      	adds	r7, #8
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}

080002a0 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 80002a0:	b590      	push	{r4, r7, lr}
 80002a2:	b089      	sub	sp, #36	@ 0x24
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	4604      	mov	r4, r0
 80002a8:	4608      	mov	r0, r1
 80002aa:	4611      	mov	r1, r2
 80002ac:	461a      	mov	r2, r3
 80002ae:	4623      	mov	r3, r4
 80002b0:	80fb      	strh	r3, [r7, #6]
 80002b2:	4603      	mov	r3, r0
 80002b4:	80bb      	strh	r3, [r7, #4]
 80002b6:	460b      	mov	r3, r1
 80002b8:	807b      	strh	r3, [r7, #2]
 80002ba:	4613      	mov	r3, r2
 80002bc:	803b      	strh	r3, [r7, #0]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80002be:	f9b7 2000 	ldrsh.w	r2, [r7]
 80002c2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80002c6:	1ad3      	subs	r3, r2, r3
 80002c8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80002cc:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80002d0:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80002d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80002d8:	1acb      	subs	r3, r1, r3
 80002da:	2b00      	cmp	r3, #0
 80002dc:	bfb8      	it	lt
 80002de:	425b      	neglt	r3, r3
 80002e0:	429a      	cmp	r2, r3
 80002e2:	bfcc      	ite	gt
 80002e4:	2301      	movgt	r3, #1
 80002e6:	2300      	movle	r3, #0
 80002e8:	b2db      	uxtb	r3, r3
 80002ea:	837b      	strh	r3, [r7, #26]
    if (steep) {
 80002ec:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d00b      	beq.n	800030c <writeLine+0x6c>
        _swap_int16_t(x0, y0);
 80002f4:	88fb      	ldrh	r3, [r7, #6]
 80002f6:	833b      	strh	r3, [r7, #24]
 80002f8:	88bb      	ldrh	r3, [r7, #4]
 80002fa:	80fb      	strh	r3, [r7, #6]
 80002fc:	8b3b      	ldrh	r3, [r7, #24]
 80002fe:	80bb      	strh	r3, [r7, #4]
        _swap_int16_t(x1, y1);
 8000300:	887b      	ldrh	r3, [r7, #2]
 8000302:	82fb      	strh	r3, [r7, #22]
 8000304:	883b      	ldrh	r3, [r7, #0]
 8000306:	807b      	strh	r3, [r7, #2]
 8000308:	8afb      	ldrh	r3, [r7, #22]
 800030a:	803b      	strh	r3, [r7, #0]
    }

    if (x0 > x1) {
 800030c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000310:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000314:	429a      	cmp	r2, r3
 8000316:	dd0b      	ble.n	8000330 <writeLine+0x90>
        _swap_int16_t(x0, x1);
 8000318:	88fb      	ldrh	r3, [r7, #6]
 800031a:	82bb      	strh	r3, [r7, #20]
 800031c:	887b      	ldrh	r3, [r7, #2]
 800031e:	80fb      	strh	r3, [r7, #6]
 8000320:	8abb      	ldrh	r3, [r7, #20]
 8000322:	807b      	strh	r3, [r7, #2]
        _swap_int16_t(y0, y1);
 8000324:	88bb      	ldrh	r3, [r7, #4]
 8000326:	827b      	strh	r3, [r7, #18]
 8000328:	883b      	ldrh	r3, [r7, #0]
 800032a:	80bb      	strh	r3, [r7, #4]
 800032c:	8a7b      	ldrh	r3, [r7, #18]
 800032e:	803b      	strh	r3, [r7, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 8000330:	887a      	ldrh	r2, [r7, #2]
 8000332:	88fb      	ldrh	r3, [r7, #6]
 8000334:	1ad3      	subs	r3, r2, r3
 8000336:	b29b      	uxth	r3, r3
 8000338:	823b      	strh	r3, [r7, #16]
    dy = abs(y1 - y0);
 800033a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800033e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000342:	1ad3      	subs	r3, r2, r3
 8000344:	2b00      	cmp	r3, #0
 8000346:	bfb8      	it	lt
 8000348:	425b      	neglt	r3, r3
 800034a:	81fb      	strh	r3, [r7, #14]

    int16_t err = dx / 2;
 800034c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000350:	0fda      	lsrs	r2, r3, #31
 8000352:	4413      	add	r3, r2
 8000354:	105b      	asrs	r3, r3, #1
 8000356:	83fb      	strh	r3, [r7, #30]
    int16_t ystep;

    if (y0 < y1) {
 8000358:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800035c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000360:	429a      	cmp	r2, r3
 8000362:	da02      	bge.n	800036a <writeLine+0xca>
        ystep = 1;
 8000364:	2301      	movs	r3, #1
 8000366:	83bb      	strh	r3, [r7, #28]
 8000368:	e031      	b.n	80003ce <writeLine+0x12e>
    } else {
        ystep = -1;
 800036a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800036e:	83bb      	strh	r3, [r7, #28]
    }

    for (; x0<=x1; x0++) {
 8000370:	e02d      	b.n	80003ce <writeLine+0x12e>
        if (steep) {
 8000372:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000376:	2b00      	cmp	r3, #0
 8000378:	d008      	beq.n	800038c <writeLine+0xec>
            writePixel(y0, x0, color);
 800037a:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800037c:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000380:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000384:	4618      	mov	r0, r3
 8000386:	f7ff ff76 	bl	8000276 <writePixel>
 800038a:	e007      	b.n	800039c <writeLine+0xfc>
        } else {
            writePixel(x0, y0, color);
 800038c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800038e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000392:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000396:	4618      	mov	r0, r3
 8000398:	f7ff ff6d 	bl	8000276 <writePixel>
        }
        err -= dy;
 800039c:	8bfa      	ldrh	r2, [r7, #30]
 800039e:	89fb      	ldrh	r3, [r7, #14]
 80003a0:	1ad3      	subs	r3, r2, r3
 80003a2:	b29b      	uxth	r3, r3
 80003a4:	83fb      	strh	r3, [r7, #30]
        if (err < 0) {
 80003a6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	da09      	bge.n	80003c2 <writeLine+0x122>
            y0 += ystep;
 80003ae:	88ba      	ldrh	r2, [r7, #4]
 80003b0:	8bbb      	ldrh	r3, [r7, #28]
 80003b2:	4413      	add	r3, r2
 80003b4:	b29b      	uxth	r3, r3
 80003b6:	80bb      	strh	r3, [r7, #4]
            err += dx;
 80003b8:	8bfa      	ldrh	r2, [r7, #30]
 80003ba:	8a3b      	ldrh	r3, [r7, #16]
 80003bc:	4413      	add	r3, r2
 80003be:	b29b      	uxth	r3, r3
 80003c0:	83fb      	strh	r3, [r7, #30]
    for (; x0<=x1; x0++) {
 80003c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80003c6:	b29b      	uxth	r3, r3
 80003c8:	3301      	adds	r3, #1
 80003ca:	b29b      	uxth	r3, r3
 80003cc:	80fb      	strh	r3, [r7, #6]
 80003ce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80003d2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80003d6:	429a      	cmp	r2, r3
 80003d8:	ddcb      	ble.n	8000372 <writeLine+0xd2>
        }
    }
}
 80003da:	bf00      	nop
 80003dc:	bf00      	nop
 80003de:	3724      	adds	r7, #36	@ 0x24
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd90      	pop	{r4, r7, pc}

080003e4 <drawFastVLine>:

void  drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 80003e4:	b590      	push	{r4, r7, lr}
 80003e6:	b085      	sub	sp, #20
 80003e8:	af02      	add	r7, sp, #8
 80003ea:	4604      	mov	r4, r0
 80003ec:	4608      	mov	r0, r1
 80003ee:	4611      	mov	r1, r2
 80003f0:	461a      	mov	r2, r3
 80003f2:	4623      	mov	r3, r4
 80003f4:	80fb      	strh	r3, [r7, #6]
 80003f6:	4603      	mov	r3, r0
 80003f8:	80bb      	strh	r3, [r7, #4]
 80003fa:	460b      	mov	r3, r1
 80003fc:	807b      	strh	r3, [r7, #2]
 80003fe:	4613      	mov	r3, r2
 8000400:	803b      	strh	r3, [r7, #0]
	writeLine(x, y, x, y + h - 1, color);
 8000402:	88ba      	ldrh	r2, [r7, #4]
 8000404:	887b      	ldrh	r3, [r7, #2]
 8000406:	4413      	add	r3, r2
 8000408:	b29b      	uxth	r3, r3
 800040a:	3b01      	subs	r3, #1
 800040c:	b29b      	uxth	r3, r3
 800040e:	b21c      	sxth	r4, r3
 8000410:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000414:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000418:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800041c:	883b      	ldrh	r3, [r7, #0]
 800041e:	9300      	str	r3, [sp, #0]
 8000420:	4623      	mov	r3, r4
 8000422:	f7ff ff3d 	bl	80002a0 <writeLine>
}
 8000426:	bf00      	nop
 8000428:	370c      	adds	r7, #12
 800042a:	46bd      	mov	sp, r7
 800042c:	bd90      	pop	{r4, r7, pc}

0800042e <drawFastHLine>:
void  drawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 800042e:	b590      	push	{r4, r7, lr}
 8000430:	b085      	sub	sp, #20
 8000432:	af02      	add	r7, sp, #8
 8000434:	4604      	mov	r4, r0
 8000436:	4608      	mov	r0, r1
 8000438:	4611      	mov	r1, r2
 800043a:	461a      	mov	r2, r3
 800043c:	4623      	mov	r3, r4
 800043e:	80fb      	strh	r3, [r7, #6]
 8000440:	4603      	mov	r3, r0
 8000442:	80bb      	strh	r3, [r7, #4]
 8000444:	460b      	mov	r3, r1
 8000446:	807b      	strh	r3, [r7, #2]
 8000448:	4613      	mov	r3, r2
 800044a:	803b      	strh	r3, [r7, #0]
	writeLine(x, y, x + w - 1, y, color);
 800044c:	88fa      	ldrh	r2, [r7, #6]
 800044e:	887b      	ldrh	r3, [r7, #2]
 8000450:	4413      	add	r3, r2
 8000452:	b29b      	uxth	r3, r3
 8000454:	3b01      	subs	r3, #1
 8000456:	b29b      	uxth	r3, r3
 8000458:	b21a      	sxth	r2, r3
 800045a:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 800045e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000462:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000466:	883b      	ldrh	r3, [r7, #0]
 8000468:	9300      	str	r3, [sp, #0]
 800046a:	4623      	mov	r3, r4
 800046c:	f7ff ff18 	bl	80002a0 <writeLine>
}
 8000470:	bf00      	nop
 8000472:	370c      	adds	r7, #12
 8000474:	46bd      	mov	sp, r7
 8000476:	bd90      	pop	{r4, r7, pc}

08000478 <drawLine>:

void drawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8000478:	b590      	push	{r4, r7, lr}
 800047a:	b087      	sub	sp, #28
 800047c:	af02      	add	r7, sp, #8
 800047e:	4604      	mov	r4, r0
 8000480:	4608      	mov	r0, r1
 8000482:	4611      	mov	r1, r2
 8000484:	461a      	mov	r2, r3
 8000486:	4623      	mov	r3, r4
 8000488:	80fb      	strh	r3, [r7, #6]
 800048a:	4603      	mov	r3, r0
 800048c:	80bb      	strh	r3, [r7, #4]
 800048e:	460b      	mov	r3, r1
 8000490:	807b      	strh	r3, [r7, #2]
 8000492:	4613      	mov	r3, r2
 8000494:	803b      	strh	r3, [r7, #0]
    if(x0 == x1){
 8000496:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800049a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800049e:	429a      	cmp	r2, r3
 80004a0:	d11a      	bne.n	80004d8 <drawLine+0x60>
        if(y0 > y1) _swap_int16_t(y0, y1);
 80004a2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80004a6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80004aa:	429a      	cmp	r2, r3
 80004ac:	dd05      	ble.n	80004ba <drawLine+0x42>
 80004ae:	88bb      	ldrh	r3, [r7, #4]
 80004b0:	81bb      	strh	r3, [r7, #12]
 80004b2:	883b      	ldrh	r3, [r7, #0]
 80004b4:	80bb      	strh	r3, [r7, #4]
 80004b6:	89bb      	ldrh	r3, [r7, #12]
 80004b8:	803b      	strh	r3, [r7, #0]
        drawFastVLine(x0, y0, y1 - y0 + 1, color);
 80004ba:	883a      	ldrh	r2, [r7, #0]
 80004bc:	88bb      	ldrh	r3, [r7, #4]
 80004be:	1ad3      	subs	r3, r2, r3
 80004c0:	b29b      	uxth	r3, r3
 80004c2:	3301      	adds	r3, #1
 80004c4:	b29b      	uxth	r3, r3
 80004c6:	b21a      	sxth	r2, r3
 80004c8:	8c3b      	ldrh	r3, [r7, #32]
 80004ca:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80004ce:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80004d2:	f7ff ff87 	bl	80003e4 <drawFastVLine>
        if(x0 > x1) _swap_int16_t(x0, x1);
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
    } else {
        writeLine(x0, y0, x1, y1, color);
    }
}
 80004d6:	e02d      	b.n	8000534 <drawLine+0xbc>
    } else if(y0 == y1){
 80004d8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80004dc:	f9b7 3000 	ldrsh.w	r3, [r7]
 80004e0:	429a      	cmp	r2, r3
 80004e2:	d11a      	bne.n	800051a <drawLine+0xa2>
        if(x0 > x1) _swap_int16_t(x0, x1);
 80004e4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80004e8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80004ec:	429a      	cmp	r2, r3
 80004ee:	dd05      	ble.n	80004fc <drawLine+0x84>
 80004f0:	88fb      	ldrh	r3, [r7, #6]
 80004f2:	81fb      	strh	r3, [r7, #14]
 80004f4:	887b      	ldrh	r3, [r7, #2]
 80004f6:	80fb      	strh	r3, [r7, #6]
 80004f8:	89fb      	ldrh	r3, [r7, #14]
 80004fa:	807b      	strh	r3, [r7, #2]
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
 80004fc:	887a      	ldrh	r2, [r7, #2]
 80004fe:	88fb      	ldrh	r3, [r7, #6]
 8000500:	1ad3      	subs	r3, r2, r3
 8000502:	b29b      	uxth	r3, r3
 8000504:	3301      	adds	r3, #1
 8000506:	b29b      	uxth	r3, r3
 8000508:	b21a      	sxth	r2, r3
 800050a:	8c3b      	ldrh	r3, [r7, #32]
 800050c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000510:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000514:	f7ff ff8b 	bl	800042e <drawFastHLine>
}
 8000518:	e00c      	b.n	8000534 <drawLine+0xbc>
        writeLine(x0, y0, x1, y1, color);
 800051a:	f9b7 4000 	ldrsh.w	r4, [r7]
 800051e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000522:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000526:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800052a:	8c3b      	ldrh	r3, [r7, #32]
 800052c:	9300      	str	r3, [sp, #0]
 800052e:	4623      	mov	r3, r4
 8000530:	f7ff feb6 	bl	80002a0 <writeLine>
}
 8000534:	bf00      	nop
 8000536:	3714      	adds	r7, #20
 8000538:	46bd      	mov	sp, r7
 800053a:	bd90      	pop	{r4, r7, pc}

0800053c <drawCircle>:

void drawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 800053c:	b590      	push	{r4, r7, lr}
 800053e:	b087      	sub	sp, #28
 8000540:	af00      	add	r7, sp, #0
 8000542:	4604      	mov	r4, r0
 8000544:	4608      	mov	r0, r1
 8000546:	4611      	mov	r1, r2
 8000548:	461a      	mov	r2, r3
 800054a:	4623      	mov	r3, r4
 800054c:	80fb      	strh	r3, [r7, #6]
 800054e:	4603      	mov	r3, r0
 8000550:	80bb      	strh	r3, [r7, #4]
 8000552:	460b      	mov	r3, r1
 8000554:	807b      	strh	r3, [r7, #2]
 8000556:	4613      	mov	r3, r2
 8000558:	803b      	strh	r3, [r7, #0]
    int16_t f = 1 - r;
 800055a:	887b      	ldrh	r3, [r7, #2]
 800055c:	f1c3 0301 	rsb	r3, r3, #1
 8000560:	b29b      	uxth	r3, r3
 8000562:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 8000564:	2301      	movs	r3, #1
 8000566:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 8000568:	887b      	ldrh	r3, [r7, #2]
 800056a:	461a      	mov	r2, r3
 800056c:	03d2      	lsls	r2, r2, #15
 800056e:	1ad3      	subs	r3, r2, r3
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	b29b      	uxth	r3, r3
 8000574:	827b      	strh	r3, [r7, #18]
    int16_t x = 0;
 8000576:	2300      	movs	r3, #0
 8000578:	823b      	strh	r3, [r7, #16]
    int16_t y = r;
 800057a:	887b      	ldrh	r3, [r7, #2]
 800057c:	81fb      	strh	r3, [r7, #14]

    writePixel(x0  , y0+r, color);
 800057e:	88ba      	ldrh	r2, [r7, #4]
 8000580:	887b      	ldrh	r3, [r7, #2]
 8000582:	4413      	add	r3, r2
 8000584:	b29b      	uxth	r3, r3
 8000586:	b219      	sxth	r1, r3
 8000588:	883a      	ldrh	r2, [r7, #0]
 800058a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800058e:	4618      	mov	r0, r3
 8000590:	f7ff fe71 	bl	8000276 <writePixel>
    writePixel(x0  , y0-r, color);
 8000594:	88ba      	ldrh	r2, [r7, #4]
 8000596:	887b      	ldrh	r3, [r7, #2]
 8000598:	1ad3      	subs	r3, r2, r3
 800059a:	b29b      	uxth	r3, r3
 800059c:	b219      	sxth	r1, r3
 800059e:	883a      	ldrh	r2, [r7, #0]
 80005a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005a4:	4618      	mov	r0, r3
 80005a6:	f7ff fe66 	bl	8000276 <writePixel>
    writePixel(x0+r, y0  , color);
 80005aa:	88fa      	ldrh	r2, [r7, #6]
 80005ac:	887b      	ldrh	r3, [r7, #2]
 80005ae:	4413      	add	r3, r2
 80005b0:	b29b      	uxth	r3, r3
 80005b2:	b21b      	sxth	r3, r3
 80005b4:	883a      	ldrh	r2, [r7, #0]
 80005b6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80005ba:	4618      	mov	r0, r3
 80005bc:	f7ff fe5b 	bl	8000276 <writePixel>
    writePixel(x0-r, y0  , color);
 80005c0:	88fa      	ldrh	r2, [r7, #6]
 80005c2:	887b      	ldrh	r3, [r7, #2]
 80005c4:	1ad3      	subs	r3, r2, r3
 80005c6:	b29b      	uxth	r3, r3
 80005c8:	b21b      	sxth	r3, r3
 80005ca:	883a      	ldrh	r2, [r7, #0]
 80005cc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80005d0:	4618      	mov	r0, r3
 80005d2:	f7ff fe50 	bl	8000276 <writePixel>

    while (x<y) {
 80005d6:	e091      	b.n	80006fc <drawCircle+0x1c0>
        if (f >= 0) {
 80005d8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	db0e      	blt.n	80005fe <drawCircle+0xc2>
            y--;
 80005e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80005e4:	b29b      	uxth	r3, r3
 80005e6:	3b01      	subs	r3, #1
 80005e8:	b29b      	uxth	r3, r3
 80005ea:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 80005ec:	8a7b      	ldrh	r3, [r7, #18]
 80005ee:	3302      	adds	r3, #2
 80005f0:	b29b      	uxth	r3, r3
 80005f2:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 80005f4:	8afa      	ldrh	r2, [r7, #22]
 80005f6:	8a7b      	ldrh	r3, [r7, #18]
 80005f8:	4413      	add	r3, r2
 80005fa:	b29b      	uxth	r3, r3
 80005fc:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 80005fe:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000602:	b29b      	uxth	r3, r3
 8000604:	3301      	adds	r3, #1
 8000606:	b29b      	uxth	r3, r3
 8000608:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 800060a:	8abb      	ldrh	r3, [r7, #20]
 800060c:	3302      	adds	r3, #2
 800060e:	b29b      	uxth	r3, r3
 8000610:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 8000612:	8afa      	ldrh	r2, [r7, #22]
 8000614:	8abb      	ldrh	r3, [r7, #20]
 8000616:	4413      	add	r3, r2
 8000618:	b29b      	uxth	r3, r3
 800061a:	82fb      	strh	r3, [r7, #22]

        writePixel(x0 + x, y0 + y, color);
 800061c:	88fa      	ldrh	r2, [r7, #6]
 800061e:	8a3b      	ldrh	r3, [r7, #16]
 8000620:	4413      	add	r3, r2
 8000622:	b29b      	uxth	r3, r3
 8000624:	b218      	sxth	r0, r3
 8000626:	88ba      	ldrh	r2, [r7, #4]
 8000628:	89fb      	ldrh	r3, [r7, #14]
 800062a:	4413      	add	r3, r2
 800062c:	b29b      	uxth	r3, r3
 800062e:	b21b      	sxth	r3, r3
 8000630:	883a      	ldrh	r2, [r7, #0]
 8000632:	4619      	mov	r1, r3
 8000634:	f7ff fe1f 	bl	8000276 <writePixel>
        writePixel(x0 - x, y0 + y, color);
 8000638:	88fa      	ldrh	r2, [r7, #6]
 800063a:	8a3b      	ldrh	r3, [r7, #16]
 800063c:	1ad3      	subs	r3, r2, r3
 800063e:	b29b      	uxth	r3, r3
 8000640:	b218      	sxth	r0, r3
 8000642:	88ba      	ldrh	r2, [r7, #4]
 8000644:	89fb      	ldrh	r3, [r7, #14]
 8000646:	4413      	add	r3, r2
 8000648:	b29b      	uxth	r3, r3
 800064a:	b21b      	sxth	r3, r3
 800064c:	883a      	ldrh	r2, [r7, #0]
 800064e:	4619      	mov	r1, r3
 8000650:	f7ff fe11 	bl	8000276 <writePixel>
        writePixel(x0 + x, y0 - y, color);
 8000654:	88fa      	ldrh	r2, [r7, #6]
 8000656:	8a3b      	ldrh	r3, [r7, #16]
 8000658:	4413      	add	r3, r2
 800065a:	b29b      	uxth	r3, r3
 800065c:	b218      	sxth	r0, r3
 800065e:	88ba      	ldrh	r2, [r7, #4]
 8000660:	89fb      	ldrh	r3, [r7, #14]
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	b29b      	uxth	r3, r3
 8000666:	b21b      	sxth	r3, r3
 8000668:	883a      	ldrh	r2, [r7, #0]
 800066a:	4619      	mov	r1, r3
 800066c:	f7ff fe03 	bl	8000276 <writePixel>
        writePixel(x0 - x, y0 - y, color);
 8000670:	88fa      	ldrh	r2, [r7, #6]
 8000672:	8a3b      	ldrh	r3, [r7, #16]
 8000674:	1ad3      	subs	r3, r2, r3
 8000676:	b29b      	uxth	r3, r3
 8000678:	b218      	sxth	r0, r3
 800067a:	88ba      	ldrh	r2, [r7, #4]
 800067c:	89fb      	ldrh	r3, [r7, #14]
 800067e:	1ad3      	subs	r3, r2, r3
 8000680:	b29b      	uxth	r3, r3
 8000682:	b21b      	sxth	r3, r3
 8000684:	883a      	ldrh	r2, [r7, #0]
 8000686:	4619      	mov	r1, r3
 8000688:	f7ff fdf5 	bl	8000276 <writePixel>
        writePixel(x0 + y, y0 + x, color);
 800068c:	88fa      	ldrh	r2, [r7, #6]
 800068e:	89fb      	ldrh	r3, [r7, #14]
 8000690:	4413      	add	r3, r2
 8000692:	b29b      	uxth	r3, r3
 8000694:	b218      	sxth	r0, r3
 8000696:	88ba      	ldrh	r2, [r7, #4]
 8000698:	8a3b      	ldrh	r3, [r7, #16]
 800069a:	4413      	add	r3, r2
 800069c:	b29b      	uxth	r3, r3
 800069e:	b21b      	sxth	r3, r3
 80006a0:	883a      	ldrh	r2, [r7, #0]
 80006a2:	4619      	mov	r1, r3
 80006a4:	f7ff fde7 	bl	8000276 <writePixel>
        writePixel(x0 - y, y0 + x, color);
 80006a8:	88fa      	ldrh	r2, [r7, #6]
 80006aa:	89fb      	ldrh	r3, [r7, #14]
 80006ac:	1ad3      	subs	r3, r2, r3
 80006ae:	b29b      	uxth	r3, r3
 80006b0:	b218      	sxth	r0, r3
 80006b2:	88ba      	ldrh	r2, [r7, #4]
 80006b4:	8a3b      	ldrh	r3, [r7, #16]
 80006b6:	4413      	add	r3, r2
 80006b8:	b29b      	uxth	r3, r3
 80006ba:	b21b      	sxth	r3, r3
 80006bc:	883a      	ldrh	r2, [r7, #0]
 80006be:	4619      	mov	r1, r3
 80006c0:	f7ff fdd9 	bl	8000276 <writePixel>
        writePixel(x0 + y, y0 - x, color);
 80006c4:	88fa      	ldrh	r2, [r7, #6]
 80006c6:	89fb      	ldrh	r3, [r7, #14]
 80006c8:	4413      	add	r3, r2
 80006ca:	b29b      	uxth	r3, r3
 80006cc:	b218      	sxth	r0, r3
 80006ce:	88ba      	ldrh	r2, [r7, #4]
 80006d0:	8a3b      	ldrh	r3, [r7, #16]
 80006d2:	1ad3      	subs	r3, r2, r3
 80006d4:	b29b      	uxth	r3, r3
 80006d6:	b21b      	sxth	r3, r3
 80006d8:	883a      	ldrh	r2, [r7, #0]
 80006da:	4619      	mov	r1, r3
 80006dc:	f7ff fdcb 	bl	8000276 <writePixel>
        writePixel(x0 - y, y0 - x, color);
 80006e0:	88fa      	ldrh	r2, [r7, #6]
 80006e2:	89fb      	ldrh	r3, [r7, #14]
 80006e4:	1ad3      	subs	r3, r2, r3
 80006e6:	b29b      	uxth	r3, r3
 80006e8:	b218      	sxth	r0, r3
 80006ea:	88ba      	ldrh	r2, [r7, #4]
 80006ec:	8a3b      	ldrh	r3, [r7, #16]
 80006ee:	1ad3      	subs	r3, r2, r3
 80006f0:	b29b      	uxth	r3, r3
 80006f2:	b21b      	sxth	r3, r3
 80006f4:	883a      	ldrh	r2, [r7, #0]
 80006f6:	4619      	mov	r1, r3
 80006f8:	f7ff fdbd 	bl	8000276 <writePixel>
    while (x<y) {
 80006fc:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000700:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000704:	429a      	cmp	r2, r3
 8000706:	f6ff af67 	blt.w	80005d8 <drawCircle+0x9c>
    }
}
 800070a:	bf00      	nop
 800070c:	bf00      	nop
 800070e:	371c      	adds	r7, #28
 8000710:	46bd      	mov	sp, r7
 8000712:	bd90      	pop	{r4, r7, pc}

08000714 <drawCircleHelper>:

void drawCircleHelper( int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color)
{
 8000714:	b590      	push	{r4, r7, lr}
 8000716:	b087      	sub	sp, #28
 8000718:	af00      	add	r7, sp, #0
 800071a:	4604      	mov	r4, r0
 800071c:	4608      	mov	r0, r1
 800071e:	4611      	mov	r1, r2
 8000720:	461a      	mov	r2, r3
 8000722:	4623      	mov	r3, r4
 8000724:	80fb      	strh	r3, [r7, #6]
 8000726:	4603      	mov	r3, r0
 8000728:	80bb      	strh	r3, [r7, #4]
 800072a:	460b      	mov	r3, r1
 800072c:	807b      	strh	r3, [r7, #2]
 800072e:	4613      	mov	r3, r2
 8000730:	707b      	strb	r3, [r7, #1]
    int16_t f     = 1 - r;
 8000732:	887b      	ldrh	r3, [r7, #2]
 8000734:	f1c3 0301 	rsb	r3, r3, #1
 8000738:	b29b      	uxth	r3, r3
 800073a:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 800073c:	2301      	movs	r3, #1
 800073e:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 8000740:	887b      	ldrh	r3, [r7, #2]
 8000742:	461a      	mov	r2, r3
 8000744:	03d2      	lsls	r2, r2, #15
 8000746:	1ad3      	subs	r3, r2, r3
 8000748:	005b      	lsls	r3, r3, #1
 800074a:	b29b      	uxth	r3, r3
 800074c:	827b      	strh	r3, [r7, #18]
    int16_t x     = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	823b      	strh	r3, [r7, #16]
    int16_t y     = r;
 8000752:	887b      	ldrh	r3, [r7, #2]
 8000754:	81fb      	strh	r3, [r7, #14]

    while (x<y) {
 8000756:	e0a5      	b.n	80008a4 <drawCircleHelper+0x190>
        if (f >= 0) {
 8000758:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800075c:	2b00      	cmp	r3, #0
 800075e:	db0e      	blt.n	800077e <drawCircleHelper+0x6a>
            y--;
 8000760:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000764:	b29b      	uxth	r3, r3
 8000766:	3b01      	subs	r3, #1
 8000768:	b29b      	uxth	r3, r3
 800076a:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 800076c:	8a7b      	ldrh	r3, [r7, #18]
 800076e:	3302      	adds	r3, #2
 8000770:	b29b      	uxth	r3, r3
 8000772:	827b      	strh	r3, [r7, #18]
            f     += ddF_y;
 8000774:	8afa      	ldrh	r2, [r7, #22]
 8000776:	8a7b      	ldrh	r3, [r7, #18]
 8000778:	4413      	add	r3, r2
 800077a:	b29b      	uxth	r3, r3
 800077c:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 800077e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000782:	b29b      	uxth	r3, r3
 8000784:	3301      	adds	r3, #1
 8000786:	b29b      	uxth	r3, r3
 8000788:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 800078a:	8abb      	ldrh	r3, [r7, #20]
 800078c:	3302      	adds	r3, #2
 800078e:	b29b      	uxth	r3, r3
 8000790:	82bb      	strh	r3, [r7, #20]
        f     += ddF_x;
 8000792:	8afa      	ldrh	r2, [r7, #22]
 8000794:	8abb      	ldrh	r3, [r7, #20]
 8000796:	4413      	add	r3, r2
 8000798:	b29b      	uxth	r3, r3
 800079a:	82fb      	strh	r3, [r7, #22]
        if (cornername & 0x4) {
 800079c:	787b      	ldrb	r3, [r7, #1]
 800079e:	f003 0304 	and.w	r3, r3, #4
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d01b      	beq.n	80007de <drawCircleHelper+0xca>
            writePixel(x0 + x, y0 + y, color);
 80007a6:	88fa      	ldrh	r2, [r7, #6]
 80007a8:	8a3b      	ldrh	r3, [r7, #16]
 80007aa:	4413      	add	r3, r2
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	b218      	sxth	r0, r3
 80007b0:	88ba      	ldrh	r2, [r7, #4]
 80007b2:	89fb      	ldrh	r3, [r7, #14]
 80007b4:	4413      	add	r3, r2
 80007b6:	b29b      	uxth	r3, r3
 80007b8:	b21b      	sxth	r3, r3
 80007ba:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80007bc:	4619      	mov	r1, r3
 80007be:	f7ff fd5a 	bl	8000276 <writePixel>
            writePixel(x0 + y, y0 + x, color);
 80007c2:	88fa      	ldrh	r2, [r7, #6]
 80007c4:	89fb      	ldrh	r3, [r7, #14]
 80007c6:	4413      	add	r3, r2
 80007c8:	b29b      	uxth	r3, r3
 80007ca:	b218      	sxth	r0, r3
 80007cc:	88ba      	ldrh	r2, [r7, #4]
 80007ce:	8a3b      	ldrh	r3, [r7, #16]
 80007d0:	4413      	add	r3, r2
 80007d2:	b29b      	uxth	r3, r3
 80007d4:	b21b      	sxth	r3, r3
 80007d6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80007d8:	4619      	mov	r1, r3
 80007da:	f7ff fd4c 	bl	8000276 <writePixel>
        }
        if (cornername & 0x2) {
 80007de:	787b      	ldrb	r3, [r7, #1]
 80007e0:	f003 0302 	and.w	r3, r3, #2
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d01b      	beq.n	8000820 <drawCircleHelper+0x10c>
            writePixel(x0 + x, y0 - y, color);
 80007e8:	88fa      	ldrh	r2, [r7, #6]
 80007ea:	8a3b      	ldrh	r3, [r7, #16]
 80007ec:	4413      	add	r3, r2
 80007ee:	b29b      	uxth	r3, r3
 80007f0:	b218      	sxth	r0, r3
 80007f2:	88ba      	ldrh	r2, [r7, #4]
 80007f4:	89fb      	ldrh	r3, [r7, #14]
 80007f6:	1ad3      	subs	r3, r2, r3
 80007f8:	b29b      	uxth	r3, r3
 80007fa:	b21b      	sxth	r3, r3
 80007fc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80007fe:	4619      	mov	r1, r3
 8000800:	f7ff fd39 	bl	8000276 <writePixel>
            writePixel(x0 + y, y0 - x, color);
 8000804:	88fa      	ldrh	r2, [r7, #6]
 8000806:	89fb      	ldrh	r3, [r7, #14]
 8000808:	4413      	add	r3, r2
 800080a:	b29b      	uxth	r3, r3
 800080c:	b218      	sxth	r0, r3
 800080e:	88ba      	ldrh	r2, [r7, #4]
 8000810:	8a3b      	ldrh	r3, [r7, #16]
 8000812:	1ad3      	subs	r3, r2, r3
 8000814:	b29b      	uxth	r3, r3
 8000816:	b21b      	sxth	r3, r3
 8000818:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800081a:	4619      	mov	r1, r3
 800081c:	f7ff fd2b 	bl	8000276 <writePixel>
        }
        if (cornername & 0x8) {
 8000820:	787b      	ldrb	r3, [r7, #1]
 8000822:	f003 0308 	and.w	r3, r3, #8
 8000826:	2b00      	cmp	r3, #0
 8000828:	d01b      	beq.n	8000862 <drawCircleHelper+0x14e>
            writePixel(x0 - y, y0 + x, color);
 800082a:	88fa      	ldrh	r2, [r7, #6]
 800082c:	89fb      	ldrh	r3, [r7, #14]
 800082e:	1ad3      	subs	r3, r2, r3
 8000830:	b29b      	uxth	r3, r3
 8000832:	b218      	sxth	r0, r3
 8000834:	88ba      	ldrh	r2, [r7, #4]
 8000836:	8a3b      	ldrh	r3, [r7, #16]
 8000838:	4413      	add	r3, r2
 800083a:	b29b      	uxth	r3, r3
 800083c:	b21b      	sxth	r3, r3
 800083e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000840:	4619      	mov	r1, r3
 8000842:	f7ff fd18 	bl	8000276 <writePixel>
            writePixel(x0 - x, y0 + y, color);
 8000846:	88fa      	ldrh	r2, [r7, #6]
 8000848:	8a3b      	ldrh	r3, [r7, #16]
 800084a:	1ad3      	subs	r3, r2, r3
 800084c:	b29b      	uxth	r3, r3
 800084e:	b218      	sxth	r0, r3
 8000850:	88ba      	ldrh	r2, [r7, #4]
 8000852:	89fb      	ldrh	r3, [r7, #14]
 8000854:	4413      	add	r3, r2
 8000856:	b29b      	uxth	r3, r3
 8000858:	b21b      	sxth	r3, r3
 800085a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800085c:	4619      	mov	r1, r3
 800085e:	f7ff fd0a 	bl	8000276 <writePixel>
        }
        if (cornername & 0x1) {
 8000862:	787b      	ldrb	r3, [r7, #1]
 8000864:	f003 0301 	and.w	r3, r3, #1
 8000868:	2b00      	cmp	r3, #0
 800086a:	d01b      	beq.n	80008a4 <drawCircleHelper+0x190>
            writePixel(x0 - y, y0 - x, color);
 800086c:	88fa      	ldrh	r2, [r7, #6]
 800086e:	89fb      	ldrh	r3, [r7, #14]
 8000870:	1ad3      	subs	r3, r2, r3
 8000872:	b29b      	uxth	r3, r3
 8000874:	b218      	sxth	r0, r3
 8000876:	88ba      	ldrh	r2, [r7, #4]
 8000878:	8a3b      	ldrh	r3, [r7, #16]
 800087a:	1ad3      	subs	r3, r2, r3
 800087c:	b29b      	uxth	r3, r3
 800087e:	b21b      	sxth	r3, r3
 8000880:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000882:	4619      	mov	r1, r3
 8000884:	f7ff fcf7 	bl	8000276 <writePixel>
            writePixel(x0 - x, y0 - y, color);
 8000888:	88fa      	ldrh	r2, [r7, #6]
 800088a:	8a3b      	ldrh	r3, [r7, #16]
 800088c:	1ad3      	subs	r3, r2, r3
 800088e:	b29b      	uxth	r3, r3
 8000890:	b218      	sxth	r0, r3
 8000892:	88ba      	ldrh	r2, [r7, #4]
 8000894:	89fb      	ldrh	r3, [r7, #14]
 8000896:	1ad3      	subs	r3, r2, r3
 8000898:	b29b      	uxth	r3, r3
 800089a:	b21b      	sxth	r3, r3
 800089c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800089e:	4619      	mov	r1, r3
 80008a0:	f7ff fce9 	bl	8000276 <writePixel>
    while (x<y) {
 80008a4:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80008a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008ac:	429a      	cmp	r2, r3
 80008ae:	f6ff af53 	blt.w	8000758 <drawCircleHelper+0x44>
        }
    }
}
 80008b2:	bf00      	nop
 80008b4:	bf00      	nop
 80008b6:	371c      	adds	r7, #28
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd90      	pop	{r4, r7, pc}

080008bc <fillCircleHelper>:

void fillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t corners, int16_t delta, uint16_t color)
{
 80008bc:	b590      	push	{r4, r7, lr}
 80008be:	b087      	sub	sp, #28
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4604      	mov	r4, r0
 80008c4:	4608      	mov	r0, r1
 80008c6:	4611      	mov	r1, r2
 80008c8:	461a      	mov	r2, r3
 80008ca:	4623      	mov	r3, r4
 80008cc:	80fb      	strh	r3, [r7, #6]
 80008ce:	4603      	mov	r3, r0
 80008d0:	80bb      	strh	r3, [r7, #4]
 80008d2:	460b      	mov	r3, r1
 80008d4:	807b      	strh	r3, [r7, #2]
 80008d6:	4613      	mov	r3, r2
 80008d8:	707b      	strb	r3, [r7, #1]

    int16_t f     = 1 - r;
 80008da:	887b      	ldrh	r3, [r7, #2]
 80008dc:	f1c3 0301 	rsb	r3, r3, #1
 80008e0:	b29b      	uxth	r3, r3
 80008e2:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 80008e4:	2301      	movs	r3, #1
 80008e6:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 80008e8:	887b      	ldrh	r3, [r7, #2]
 80008ea:	461a      	mov	r2, r3
 80008ec:	03d2      	lsls	r2, r2, #15
 80008ee:	1ad3      	subs	r3, r2, r3
 80008f0:	005b      	lsls	r3, r3, #1
 80008f2:	b29b      	uxth	r3, r3
 80008f4:	827b      	strh	r3, [r7, #18]
    int16_t x     = 0;
 80008f6:	2300      	movs	r3, #0
 80008f8:	823b      	strh	r3, [r7, #16]
    int16_t y     = r;
 80008fa:	887b      	ldrh	r3, [r7, #2]
 80008fc:	81fb      	strh	r3, [r7, #14]
    int16_t px    = x;
 80008fe:	8a3b      	ldrh	r3, [r7, #16]
 8000900:	81bb      	strh	r3, [r7, #12]
    int16_t py    = y;
 8000902:	89fb      	ldrh	r3, [r7, #14]
 8000904:	817b      	strh	r3, [r7, #10]

    delta++; // Avoid some +1's in the loop
 8000906:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800090a:	b29b      	uxth	r3, r3
 800090c:	3301      	adds	r3, #1
 800090e:	b29b      	uxth	r3, r3
 8000910:	853b      	strh	r3, [r7, #40]	@ 0x28

    while(x < y) {
 8000912:	e095      	b.n	8000a40 <fillCircleHelper+0x184>
        if (f >= 0) {
 8000914:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000918:	2b00      	cmp	r3, #0
 800091a:	db0e      	blt.n	800093a <fillCircleHelper+0x7e>
            y--;
 800091c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000920:	b29b      	uxth	r3, r3
 8000922:	3b01      	subs	r3, #1
 8000924:	b29b      	uxth	r3, r3
 8000926:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8000928:	8a7b      	ldrh	r3, [r7, #18]
 800092a:	3302      	adds	r3, #2
 800092c:	b29b      	uxth	r3, r3
 800092e:	827b      	strh	r3, [r7, #18]
            f     += ddF_y;
 8000930:	8afa      	ldrh	r2, [r7, #22]
 8000932:	8a7b      	ldrh	r3, [r7, #18]
 8000934:	4413      	add	r3, r2
 8000936:	b29b      	uxth	r3, r3
 8000938:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 800093a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800093e:	b29b      	uxth	r3, r3
 8000940:	3301      	adds	r3, #1
 8000942:	b29b      	uxth	r3, r3
 8000944:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8000946:	8abb      	ldrh	r3, [r7, #20]
 8000948:	3302      	adds	r3, #2
 800094a:	b29b      	uxth	r3, r3
 800094c:	82bb      	strh	r3, [r7, #20]
        f     += ddF_x;
 800094e:	8afa      	ldrh	r2, [r7, #22]
 8000950:	8abb      	ldrh	r3, [r7, #20]
 8000952:	4413      	add	r3, r2
 8000954:	b29b      	uxth	r3, r3
 8000956:	82fb      	strh	r3, [r7, #22]
        // These checks avoid double-drawing certain lines, important
        // for the SSD1306 library which has an INVERT drawing mode.
        if(x < (y + 1)) {
 8000958:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800095c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000960:	429a      	cmp	r2, r3
 8000962:	db31      	blt.n	80009c8 <fillCircleHelper+0x10c>
            if(corners & 1) drawFastVLine(x0+x, y0-y, 2*y+delta, color);
 8000964:	787b      	ldrb	r3, [r7, #1]
 8000966:	f003 0301 	and.w	r3, r3, #1
 800096a:	2b00      	cmp	r3, #0
 800096c:	d013      	beq.n	8000996 <fillCircleHelper+0xda>
 800096e:	88fa      	ldrh	r2, [r7, #6]
 8000970:	8a3b      	ldrh	r3, [r7, #16]
 8000972:	4413      	add	r3, r2
 8000974:	b29b      	uxth	r3, r3
 8000976:	b218      	sxth	r0, r3
 8000978:	88ba      	ldrh	r2, [r7, #4]
 800097a:	89fb      	ldrh	r3, [r7, #14]
 800097c:	1ad3      	subs	r3, r2, r3
 800097e:	b29b      	uxth	r3, r3
 8000980:	b219      	sxth	r1, r3
 8000982:	89fb      	ldrh	r3, [r7, #14]
 8000984:	005b      	lsls	r3, r3, #1
 8000986:	b29a      	uxth	r2, r3
 8000988:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800098a:	4413      	add	r3, r2
 800098c:	b29b      	uxth	r3, r3
 800098e:	b21a      	sxth	r2, r3
 8000990:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000992:	f7ff fd27 	bl	80003e4 <drawFastVLine>
            if(corners & 2) drawFastVLine(x0-x, y0-y, 2*y+delta, color);
 8000996:	787b      	ldrb	r3, [r7, #1]
 8000998:	f003 0302 	and.w	r3, r3, #2
 800099c:	2b00      	cmp	r3, #0
 800099e:	d013      	beq.n	80009c8 <fillCircleHelper+0x10c>
 80009a0:	88fa      	ldrh	r2, [r7, #6]
 80009a2:	8a3b      	ldrh	r3, [r7, #16]
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	b29b      	uxth	r3, r3
 80009a8:	b218      	sxth	r0, r3
 80009aa:	88ba      	ldrh	r2, [r7, #4]
 80009ac:	89fb      	ldrh	r3, [r7, #14]
 80009ae:	1ad3      	subs	r3, r2, r3
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	b219      	sxth	r1, r3
 80009b4:	89fb      	ldrh	r3, [r7, #14]
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	b29a      	uxth	r2, r3
 80009ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80009bc:	4413      	add	r3, r2
 80009be:	b29b      	uxth	r3, r3
 80009c0:	b21a      	sxth	r2, r3
 80009c2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80009c4:	f7ff fd0e 	bl	80003e4 <drawFastVLine>
        }
        if(y != py) {
 80009c8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80009cc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	d033      	beq.n	8000a3c <fillCircleHelper+0x180>
            if(corners & 1) drawFastVLine(x0+py, y0-px, 2*px+delta, color);
 80009d4:	787b      	ldrb	r3, [r7, #1]
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d013      	beq.n	8000a06 <fillCircleHelper+0x14a>
 80009de:	88fa      	ldrh	r2, [r7, #6]
 80009e0:	897b      	ldrh	r3, [r7, #10]
 80009e2:	4413      	add	r3, r2
 80009e4:	b29b      	uxth	r3, r3
 80009e6:	b218      	sxth	r0, r3
 80009e8:	88ba      	ldrh	r2, [r7, #4]
 80009ea:	89bb      	ldrh	r3, [r7, #12]
 80009ec:	1ad3      	subs	r3, r2, r3
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	b219      	sxth	r1, r3
 80009f2:	89bb      	ldrh	r3, [r7, #12]
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	b29a      	uxth	r2, r3
 80009f8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80009fa:	4413      	add	r3, r2
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	b21a      	sxth	r2, r3
 8000a00:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a02:	f7ff fcef 	bl	80003e4 <drawFastVLine>
            if(corners & 2) drawFastVLine(x0-py, y0-px, 2*px+delta, color);
 8000a06:	787b      	ldrb	r3, [r7, #1]
 8000a08:	f003 0302 	and.w	r3, r3, #2
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d013      	beq.n	8000a38 <fillCircleHelper+0x17c>
 8000a10:	88fa      	ldrh	r2, [r7, #6]
 8000a12:	897b      	ldrh	r3, [r7, #10]
 8000a14:	1ad3      	subs	r3, r2, r3
 8000a16:	b29b      	uxth	r3, r3
 8000a18:	b218      	sxth	r0, r3
 8000a1a:	88ba      	ldrh	r2, [r7, #4]
 8000a1c:	89bb      	ldrh	r3, [r7, #12]
 8000a1e:	1ad3      	subs	r3, r2, r3
 8000a20:	b29b      	uxth	r3, r3
 8000a22:	b219      	sxth	r1, r3
 8000a24:	89bb      	ldrh	r3, [r7, #12]
 8000a26:	005b      	lsls	r3, r3, #1
 8000a28:	b29a      	uxth	r2, r3
 8000a2a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000a2c:	4413      	add	r3, r2
 8000a2e:	b29b      	uxth	r3, r3
 8000a30:	b21a      	sxth	r2, r3
 8000a32:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a34:	f7ff fcd6 	bl	80003e4 <drawFastVLine>
            py = y;
 8000a38:	89fb      	ldrh	r3, [r7, #14]
 8000a3a:	817b      	strh	r3, [r7, #10]
        }
        px = x;
 8000a3c:	8a3b      	ldrh	r3, [r7, #16]
 8000a3e:	81bb      	strh	r3, [r7, #12]
    while(x < y) {
 8000a40:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000a44:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	f6ff af63 	blt.w	8000914 <fillCircleHelper+0x58>
    }
}
 8000a4e:	bf00      	nop
 8000a50:	bf00      	nop
 8000a52:	371c      	adds	r7, #28
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd90      	pop	{r4, r7, pc}

08000a58 <fillCircle>:

void fillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 8000a58:	b590      	push	{r4, r7, lr}
 8000a5a:	b085      	sub	sp, #20
 8000a5c:	af02      	add	r7, sp, #8
 8000a5e:	4604      	mov	r4, r0
 8000a60:	4608      	mov	r0, r1
 8000a62:	4611      	mov	r1, r2
 8000a64:	461a      	mov	r2, r3
 8000a66:	4623      	mov	r3, r4
 8000a68:	80fb      	strh	r3, [r7, #6]
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	80bb      	strh	r3, [r7, #4]
 8000a6e:	460b      	mov	r3, r1
 8000a70:	807b      	strh	r3, [r7, #2]
 8000a72:	4613      	mov	r3, r2
 8000a74:	803b      	strh	r3, [r7, #0]
    drawFastVLine(x0, y0-r, 2*r+1, color);
 8000a76:	88ba      	ldrh	r2, [r7, #4]
 8000a78:	887b      	ldrh	r3, [r7, #2]
 8000a7a:	1ad3      	subs	r3, r2, r3
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	b219      	sxth	r1, r3
 8000a80:	887b      	ldrh	r3, [r7, #2]
 8000a82:	005b      	lsls	r3, r3, #1
 8000a84:	b29b      	uxth	r3, r3
 8000a86:	3301      	adds	r3, #1
 8000a88:	b29b      	uxth	r3, r3
 8000a8a:	b21a      	sxth	r2, r3
 8000a8c:	883b      	ldrh	r3, [r7, #0]
 8000a8e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000a92:	f7ff fca7 	bl	80003e4 <drawFastVLine>
    fillCircleHelper(x0, y0, r, 3, 0, color);
 8000a96:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000a9a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000a9e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000aa2:	883b      	ldrh	r3, [r7, #0]
 8000aa4:	9301      	str	r3, [sp, #4]
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	9300      	str	r3, [sp, #0]
 8000aaa:	2303      	movs	r3, #3
 8000aac:	f7ff ff06 	bl	80008bc <fillCircleHelper>
}
 8000ab0:	bf00      	nop
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd90      	pop	{r4, r7, pc}

08000ab8 <drawRect>:



void drawRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000ab8:	b590      	push	{r4, r7, lr}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4604      	mov	r4, r0
 8000ac0:	4608      	mov	r0, r1
 8000ac2:	4611      	mov	r1, r2
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	4623      	mov	r3, r4
 8000ac8:	80fb      	strh	r3, [r7, #6]
 8000aca:	4603      	mov	r3, r0
 8000acc:	80bb      	strh	r3, [r7, #4]
 8000ace:	460b      	mov	r3, r1
 8000ad0:	807b      	strh	r3, [r7, #2]
 8000ad2:	4613      	mov	r3, r2
 8000ad4:	803b      	strh	r3, [r7, #0]
    drawFastHLine(x, y, w, color);
 8000ad6:	8b3b      	ldrh	r3, [r7, #24]
 8000ad8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000adc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000ae0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000ae4:	f7ff fca3 	bl	800042e <drawFastHLine>
    drawFastHLine(x, y+h-1, w, color);
 8000ae8:	88ba      	ldrh	r2, [r7, #4]
 8000aea:	883b      	ldrh	r3, [r7, #0]
 8000aec:	4413      	add	r3, r2
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	3b01      	subs	r3, #1
 8000af2:	b29b      	uxth	r3, r3
 8000af4:	b219      	sxth	r1, r3
 8000af6:	8b3b      	ldrh	r3, [r7, #24]
 8000af8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000afc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000b00:	f7ff fc95 	bl	800042e <drawFastHLine>
    drawFastVLine(x, y, h, color);
 8000b04:	8b3b      	ldrh	r3, [r7, #24]
 8000b06:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000b0a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000b0e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000b12:	f7ff fc67 	bl	80003e4 <drawFastVLine>
    drawFastVLine(x+w-1, y, h, color);
 8000b16:	88fa      	ldrh	r2, [r7, #6]
 8000b18:	887b      	ldrh	r3, [r7, #2]
 8000b1a:	4413      	add	r3, r2
 8000b1c:	b29b      	uxth	r3, r3
 8000b1e:	3b01      	subs	r3, #1
 8000b20:	b29b      	uxth	r3, r3
 8000b22:	b218      	sxth	r0, r3
 8000b24:	8b3b      	ldrh	r3, [r7, #24]
 8000b26:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000b2a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000b2e:	f7ff fc59 	bl	80003e4 <drawFastVLine>
}
 8000b32:	bf00      	nop
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd90      	pop	{r4, r7, pc}

08000b3a <drawRoundRect>:

void drawRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8000b3a:	b590      	push	{r4, r7, lr}
 8000b3c:	b087      	sub	sp, #28
 8000b3e:	af02      	add	r7, sp, #8
 8000b40:	4604      	mov	r4, r0
 8000b42:	4608      	mov	r0, r1
 8000b44:	4611      	mov	r1, r2
 8000b46:	461a      	mov	r2, r3
 8000b48:	4623      	mov	r3, r4
 8000b4a:	80fb      	strh	r3, [r7, #6]
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	80bb      	strh	r3, [r7, #4]
 8000b50:	460b      	mov	r3, r1
 8000b52:	807b      	strh	r3, [r7, #2]
 8000b54:	4613      	mov	r3, r2
 8000b56:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 8000b58:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000b5c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000b60:	4293      	cmp	r3, r2
 8000b62:	bfa8      	it	ge
 8000b64:	4613      	movge	r3, r2
 8000b66:	b21b      	sxth	r3, r3
 8000b68:	0fda      	lsrs	r2, r3, #31
 8000b6a:	4413      	add	r3, r2
 8000b6c:	105b      	asrs	r3, r3, #1
 8000b6e:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 8000b70:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000b74:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	dd01      	ble.n	8000b80 <drawRoundRect+0x46>
 8000b7c:	89fb      	ldrh	r3, [r7, #14]
 8000b7e:	843b      	strh	r3, [r7, #32]
    // smarter version
    drawFastHLine(x+r  , y    , w-2*r, color); // Top
 8000b80:	88fa      	ldrh	r2, [r7, #6]
 8000b82:	8c3b      	ldrh	r3, [r7, #32]
 8000b84:	4413      	add	r3, r2
 8000b86:	b29b      	uxth	r3, r3
 8000b88:	b218      	sxth	r0, r3
 8000b8a:	887a      	ldrh	r2, [r7, #2]
 8000b8c:	8c3b      	ldrh	r3, [r7, #32]
 8000b8e:	005b      	lsls	r3, r3, #1
 8000b90:	b29b      	uxth	r3, r3
 8000b92:	1ad3      	subs	r3, r2, r3
 8000b94:	b29b      	uxth	r3, r3
 8000b96:	b21a      	sxth	r2, r3
 8000b98:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000b9a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000b9e:	f7ff fc46 	bl	800042e <drawFastHLine>
    drawFastHLine(x+r  , y+h-1, w-2*r, color); // Bottom
 8000ba2:	88fa      	ldrh	r2, [r7, #6]
 8000ba4:	8c3b      	ldrh	r3, [r7, #32]
 8000ba6:	4413      	add	r3, r2
 8000ba8:	b29b      	uxth	r3, r3
 8000baa:	b218      	sxth	r0, r3
 8000bac:	88ba      	ldrh	r2, [r7, #4]
 8000bae:	883b      	ldrh	r3, [r7, #0]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	3b01      	subs	r3, #1
 8000bb6:	b29b      	uxth	r3, r3
 8000bb8:	b219      	sxth	r1, r3
 8000bba:	887a      	ldrh	r2, [r7, #2]
 8000bbc:	8c3b      	ldrh	r3, [r7, #32]
 8000bbe:	005b      	lsls	r3, r3, #1
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	1ad3      	subs	r3, r2, r3
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	b21a      	sxth	r2, r3
 8000bc8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000bca:	f7ff fc30 	bl	800042e <drawFastHLine>
    drawFastVLine(x    , y+r  , h-2*r, color); // Left
 8000bce:	88ba      	ldrh	r2, [r7, #4]
 8000bd0:	8c3b      	ldrh	r3, [r7, #32]
 8000bd2:	4413      	add	r3, r2
 8000bd4:	b29b      	uxth	r3, r3
 8000bd6:	b219      	sxth	r1, r3
 8000bd8:	883a      	ldrh	r2, [r7, #0]
 8000bda:	8c3b      	ldrh	r3, [r7, #32]
 8000bdc:	005b      	lsls	r3, r3, #1
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	1ad3      	subs	r3, r2, r3
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	b21a      	sxth	r2, r3
 8000be6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000be8:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000bec:	f7ff fbfa 	bl	80003e4 <drawFastVLine>
    drawFastVLine(x+w-1, y+r  , h-2*r, color); // Right
 8000bf0:	88fa      	ldrh	r2, [r7, #6]
 8000bf2:	887b      	ldrh	r3, [r7, #2]
 8000bf4:	4413      	add	r3, r2
 8000bf6:	b29b      	uxth	r3, r3
 8000bf8:	3b01      	subs	r3, #1
 8000bfa:	b29b      	uxth	r3, r3
 8000bfc:	b218      	sxth	r0, r3
 8000bfe:	88ba      	ldrh	r2, [r7, #4]
 8000c00:	8c3b      	ldrh	r3, [r7, #32]
 8000c02:	4413      	add	r3, r2
 8000c04:	b29b      	uxth	r3, r3
 8000c06:	b219      	sxth	r1, r3
 8000c08:	883a      	ldrh	r2, [r7, #0]
 8000c0a:	8c3b      	ldrh	r3, [r7, #32]
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	b29b      	uxth	r3, r3
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	b21a      	sxth	r2, r3
 8000c16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000c18:	f7ff fbe4 	bl	80003e4 <drawFastVLine>
    // draw four corners
    drawCircleHelper(x+r    , y+r    , r, 1, color);
 8000c1c:	88fa      	ldrh	r2, [r7, #6]
 8000c1e:	8c3b      	ldrh	r3, [r7, #32]
 8000c20:	4413      	add	r3, r2
 8000c22:	b29b      	uxth	r3, r3
 8000c24:	b218      	sxth	r0, r3
 8000c26:	88ba      	ldrh	r2, [r7, #4]
 8000c28:	8c3b      	ldrh	r3, [r7, #32]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	b29b      	uxth	r3, r3
 8000c2e:	b219      	sxth	r1, r3
 8000c30:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000c34:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000c36:	9300      	str	r3, [sp, #0]
 8000c38:	2301      	movs	r3, #1
 8000c3a:	f7ff fd6b 	bl	8000714 <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+r    , r, 2, color);
 8000c3e:	88fa      	ldrh	r2, [r7, #6]
 8000c40:	887b      	ldrh	r3, [r7, #2]
 8000c42:	4413      	add	r3, r2
 8000c44:	b29a      	uxth	r2, r3
 8000c46:	8c3b      	ldrh	r3, [r7, #32]
 8000c48:	1ad3      	subs	r3, r2, r3
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	3b01      	subs	r3, #1
 8000c4e:	b29b      	uxth	r3, r3
 8000c50:	b218      	sxth	r0, r3
 8000c52:	88ba      	ldrh	r2, [r7, #4]
 8000c54:	8c3b      	ldrh	r3, [r7, #32]
 8000c56:	4413      	add	r3, r2
 8000c58:	b29b      	uxth	r3, r3
 8000c5a:	b219      	sxth	r1, r3
 8000c5c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000c60:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000c62:	9300      	str	r3, [sp, #0]
 8000c64:	2302      	movs	r3, #2
 8000c66:	f7ff fd55 	bl	8000714 <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+h-r-1, r, 4, color);
 8000c6a:	88fa      	ldrh	r2, [r7, #6]
 8000c6c:	887b      	ldrh	r3, [r7, #2]
 8000c6e:	4413      	add	r3, r2
 8000c70:	b29a      	uxth	r2, r3
 8000c72:	8c3b      	ldrh	r3, [r7, #32]
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	3b01      	subs	r3, #1
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	b218      	sxth	r0, r3
 8000c7e:	88ba      	ldrh	r2, [r7, #4]
 8000c80:	883b      	ldrh	r3, [r7, #0]
 8000c82:	4413      	add	r3, r2
 8000c84:	b29a      	uxth	r2, r3
 8000c86:	8c3b      	ldrh	r3, [r7, #32]
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	b29b      	uxth	r3, r3
 8000c8c:	3b01      	subs	r3, #1
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	b219      	sxth	r1, r3
 8000c92:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000c96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000c98:	9300      	str	r3, [sp, #0]
 8000c9a:	2304      	movs	r3, #4
 8000c9c:	f7ff fd3a 	bl	8000714 <drawCircleHelper>
    drawCircleHelper(x+r    , y+h-r-1, r, 8, color);
 8000ca0:	88fa      	ldrh	r2, [r7, #6]
 8000ca2:	8c3b      	ldrh	r3, [r7, #32]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	b218      	sxth	r0, r3
 8000caa:	88ba      	ldrh	r2, [r7, #4]
 8000cac:	883b      	ldrh	r3, [r7, #0]
 8000cae:	4413      	add	r3, r2
 8000cb0:	b29a      	uxth	r2, r3
 8000cb2:	8c3b      	ldrh	r3, [r7, #32]
 8000cb4:	1ad3      	subs	r3, r2, r3
 8000cb6:	b29b      	uxth	r3, r3
 8000cb8:	3b01      	subs	r3, #1
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	b219      	sxth	r1, r3
 8000cbe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000cc2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000cc4:	9300      	str	r3, [sp, #0]
 8000cc6:	2308      	movs	r3, #8
 8000cc8:	f7ff fd24 	bl	8000714 <drawCircleHelper>
}
 8000ccc:	bf00      	nop
 8000cce:	3714      	adds	r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd90      	pop	{r4, r7, pc}

08000cd4 <fillRoundRect>:


void fillRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8000cd4:	b590      	push	{r4, r7, lr}
 8000cd6:	b087      	sub	sp, #28
 8000cd8:	af02      	add	r7, sp, #8
 8000cda:	4604      	mov	r4, r0
 8000cdc:	4608      	mov	r0, r1
 8000cde:	4611      	mov	r1, r2
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	4623      	mov	r3, r4
 8000ce4:	80fb      	strh	r3, [r7, #6]
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	80bb      	strh	r3, [r7, #4]
 8000cea:	460b      	mov	r3, r1
 8000cec:	807b      	strh	r3, [r7, #2]
 8000cee:	4613      	mov	r3, r2
 8000cf0:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 8000cf2:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000cf6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	bfa8      	it	ge
 8000cfe:	4613      	movge	r3, r2
 8000d00:	b21b      	sxth	r3, r3
 8000d02:	0fda      	lsrs	r2, r3, #31
 8000d04:	4413      	add	r3, r2
 8000d06:	105b      	asrs	r3, r3, #1
 8000d08:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 8000d0a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000d0e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d12:	429a      	cmp	r2, r3
 8000d14:	dd01      	ble.n	8000d1a <fillRoundRect+0x46>
 8000d16:	89fb      	ldrh	r3, [r7, #14]
 8000d18:	843b      	strh	r3, [r7, #32]
    // smarter version
    fillRect(x+r, y, w-2*r, h, color);
 8000d1a:	88fa      	ldrh	r2, [r7, #6]
 8000d1c:	8c3b      	ldrh	r3, [r7, #32]
 8000d1e:	4413      	add	r3, r2
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	b218      	sxth	r0, r3
 8000d24:	887a      	ldrh	r2, [r7, #2]
 8000d26:	8c3b      	ldrh	r3, [r7, #32]
 8000d28:	005b      	lsls	r3, r3, #1
 8000d2a:	b29b      	uxth	r3, r3
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	b21a      	sxth	r2, r3
 8000d32:	f9b7 4000 	ldrsh.w	r4, [r7]
 8000d36:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000d3a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000d3c:	9300      	str	r3, [sp, #0]
 8000d3e:	4623      	mov	r3, r4
 8000d40:	f7ff fa7d 	bl	800023e <fillRect>
    // draw four corners
    fillCircleHelper(x+w-r-1, y+r, r, 1, h-2*r-1, color);
 8000d44:	88fa      	ldrh	r2, [r7, #6]
 8000d46:	887b      	ldrh	r3, [r7, #2]
 8000d48:	4413      	add	r3, r2
 8000d4a:	b29a      	uxth	r2, r3
 8000d4c:	8c3b      	ldrh	r3, [r7, #32]
 8000d4e:	1ad3      	subs	r3, r2, r3
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	3b01      	subs	r3, #1
 8000d54:	b29b      	uxth	r3, r3
 8000d56:	b218      	sxth	r0, r3
 8000d58:	88ba      	ldrh	r2, [r7, #4]
 8000d5a:	8c3b      	ldrh	r3, [r7, #32]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	b219      	sxth	r1, r3
 8000d62:	883a      	ldrh	r2, [r7, #0]
 8000d64:	8c3b      	ldrh	r3, [r7, #32]
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	b29b      	uxth	r3, r3
 8000d6a:	1ad3      	subs	r3, r2, r3
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	3b01      	subs	r3, #1
 8000d70:	b29b      	uxth	r3, r3
 8000d72:	b21b      	sxth	r3, r3
 8000d74:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8000d78:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000d7a:	9201      	str	r2, [sp, #4]
 8000d7c:	9300      	str	r3, [sp, #0]
 8000d7e:	2301      	movs	r3, #1
 8000d80:	4622      	mov	r2, r4
 8000d82:	f7ff fd9b 	bl	80008bc <fillCircleHelper>
    fillCircleHelper(x+r    , y+r, r, 2, h-2*r-1, color);
 8000d86:	88fa      	ldrh	r2, [r7, #6]
 8000d88:	8c3b      	ldrh	r3, [r7, #32]
 8000d8a:	4413      	add	r3, r2
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	b218      	sxth	r0, r3
 8000d90:	88ba      	ldrh	r2, [r7, #4]
 8000d92:	8c3b      	ldrh	r3, [r7, #32]
 8000d94:	4413      	add	r3, r2
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	b219      	sxth	r1, r3
 8000d9a:	883a      	ldrh	r2, [r7, #0]
 8000d9c:	8c3b      	ldrh	r3, [r7, #32]
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	1ad3      	subs	r3, r2, r3
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	3b01      	subs	r3, #1
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	b21b      	sxth	r3, r3
 8000dac:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8000db0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000db2:	9201      	str	r2, [sp, #4]
 8000db4:	9300      	str	r3, [sp, #0]
 8000db6:	2302      	movs	r3, #2
 8000db8:	4622      	mov	r2, r4
 8000dba:	f7ff fd7f 	bl	80008bc <fillCircleHelper>
}
 8000dbe:	bf00      	nop
 8000dc0:	3714      	adds	r7, #20
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd90      	pop	{r4, r7, pc}

08000dc6 <drawTriangle>:


void drawTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 8000dc6:	b590      	push	{r4, r7, lr}
 8000dc8:	b085      	sub	sp, #20
 8000dca:	af02      	add	r7, sp, #8
 8000dcc:	4604      	mov	r4, r0
 8000dce:	4608      	mov	r0, r1
 8000dd0:	4611      	mov	r1, r2
 8000dd2:	461a      	mov	r2, r3
 8000dd4:	4623      	mov	r3, r4
 8000dd6:	80fb      	strh	r3, [r7, #6]
 8000dd8:	4603      	mov	r3, r0
 8000dda:	80bb      	strh	r3, [r7, #4]
 8000ddc:	460b      	mov	r3, r1
 8000dde:	807b      	strh	r3, [r7, #2]
 8000de0:	4613      	mov	r3, r2
 8000de2:	803b      	strh	r3, [r7, #0]
    drawLine(x0, y0, x1, y1, color);
 8000de4:	f9b7 4000 	ldrsh.w	r4, [r7]
 8000de8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000dec:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000df0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000df4:	8c3b      	ldrh	r3, [r7, #32]
 8000df6:	9300      	str	r3, [sp, #0]
 8000df8:	4623      	mov	r3, r4
 8000dfa:	f7ff fb3d 	bl	8000478 <drawLine>
    drawLine(x1, y1, x2, y2, color);
 8000dfe:	f9b7 401c 	ldrsh.w	r4, [r7, #28]
 8000e02:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000e06:	f9b7 1000 	ldrsh.w	r1, [r7]
 8000e0a:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8000e0e:	8c3b      	ldrh	r3, [r7, #32]
 8000e10:	9300      	str	r3, [sp, #0]
 8000e12:	4623      	mov	r3, r4
 8000e14:	f7ff fb30 	bl	8000478 <drawLine>
    drawLine(x2, y2, x0, y0, color);
 8000e18:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8000e1c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e20:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 8000e24:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8000e28:	8c3b      	ldrh	r3, [r7, #32]
 8000e2a:	9300      	str	r3, [sp, #0]
 8000e2c:	4623      	mov	r3, r4
 8000e2e:	f7ff fb23 	bl	8000478 <drawLine>
}
 8000e32:	bf00      	nop
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd90      	pop	{r4, r7, pc}

08000e3a <fillTriangle>:


void fillTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 8000e3a:	b590      	push	{r4, r7, lr}
 8000e3c:	b08f      	sub	sp, #60	@ 0x3c
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	4604      	mov	r4, r0
 8000e42:	4608      	mov	r0, r1
 8000e44:	4611      	mov	r1, r2
 8000e46:	461a      	mov	r2, r3
 8000e48:	4623      	mov	r3, r4
 8000e4a:	80fb      	strh	r3, [r7, #6]
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	80bb      	strh	r3, [r7, #4]
 8000e50:	460b      	mov	r3, r1
 8000e52:	807b      	strh	r3, [r7, #2]
 8000e54:	4613      	mov	r3, r2
 8000e56:	803b      	strh	r3, [r7, #0]

    int16_t a, b, y, last;

    // Sort coordinates by Y order (y2 >= y1 >= y0)
    if (y0 > y1) {
 8000e58:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000e5c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000e60:	429a      	cmp	r2, r3
 8000e62:	dd0b      	ble.n	8000e7c <fillTriangle+0x42>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 8000e64:	88bb      	ldrh	r3, [r7, #4]
 8000e66:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000e68:	883b      	ldrh	r3, [r7, #0]
 8000e6a:	80bb      	strh	r3, [r7, #4]
 8000e6c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e6e:	803b      	strh	r3, [r7, #0]
 8000e70:	88fb      	ldrh	r3, [r7, #6]
 8000e72:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000e74:	887b      	ldrh	r3, [r7, #2]
 8000e76:	80fb      	strh	r3, [r7, #6]
 8000e78:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000e7a:	807b      	strh	r3, [r7, #2]
    }
    if (y1 > y2) {
 8000e7c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000e80:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8000e84:	429a      	cmp	r2, r3
 8000e86:	dd0f      	ble.n	8000ea8 <fillTriangle+0x6e>
        _swap_int16_t(y2, y1); _swap_int16_t(x2, x1);
 8000e88:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8000e8c:	847b      	strh	r3, [r7, #34]	@ 0x22
 8000e8e:	883b      	ldrh	r3, [r7, #0]
 8000e90:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8000e94:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000e96:	803b      	strh	r3, [r7, #0]
 8000e98:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000e9c:	843b      	strh	r3, [r7, #32]
 8000e9e:	887b      	ldrh	r3, [r7, #2]
 8000ea0:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8000ea4:	8c3b      	ldrh	r3, [r7, #32]
 8000ea6:	807b      	strh	r3, [r7, #2]
    }
    if (y0 > y1) {
 8000ea8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000eac:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	dd0b      	ble.n	8000ecc <fillTriangle+0x92>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 8000eb4:	88bb      	ldrh	r3, [r7, #4]
 8000eb6:	83fb      	strh	r3, [r7, #30]
 8000eb8:	883b      	ldrh	r3, [r7, #0]
 8000eba:	80bb      	strh	r3, [r7, #4]
 8000ebc:	8bfb      	ldrh	r3, [r7, #30]
 8000ebe:	803b      	strh	r3, [r7, #0]
 8000ec0:	88fb      	ldrh	r3, [r7, #6]
 8000ec2:	83bb      	strh	r3, [r7, #28]
 8000ec4:	887b      	ldrh	r3, [r7, #2]
 8000ec6:	80fb      	strh	r3, [r7, #6]
 8000ec8:	8bbb      	ldrh	r3, [r7, #28]
 8000eca:	807b      	strh	r3, [r7, #2]
    }

    if(y0 == y2) { // Handle awkward all-on-same-line case as its own thing
 8000ecc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000ed0:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	d137      	bne.n	8000f48 <fillTriangle+0x10e>
        a = b = x0;
 8000ed8:	88fb      	ldrh	r3, [r7, #6]
 8000eda:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8000edc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000ede:	86fb      	strh	r3, [r7, #54]	@ 0x36
        if(x1 < a)      a = x1;
 8000ee0:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000ee4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	da02      	bge.n	8000ef2 <fillTriangle+0xb8>
 8000eec:	887b      	ldrh	r3, [r7, #2]
 8000eee:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8000ef0:	e007      	b.n	8000f02 <fillTriangle+0xc8>
        else if(x1 > b) b = x1;
 8000ef2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000ef6:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8000efa:	429a      	cmp	r2, r3
 8000efc:	dd01      	ble.n	8000f02 <fillTriangle+0xc8>
 8000efe:	887b      	ldrh	r3, [r7, #2]
 8000f00:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if(x2 < a)      a = x2;
 8000f02:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	@ 0x48
 8000f06:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	da03      	bge.n	8000f16 <fillTriangle+0xdc>
 8000f0e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000f12:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8000f14:	e008      	b.n	8000f28 <fillTriangle+0xee>
        else if(x2 > b) b = x2;
 8000f16:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	@ 0x48
 8000f1a:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	dd02      	ble.n	8000f28 <fillTriangle+0xee>
 8000f22:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000f26:	86bb      	strh	r3, [r7, #52]	@ 0x34
        drawFastHLine(a, y0, b-a+1, color);
 8000f28:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8000f2a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	3301      	adds	r3, #1
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	b21a      	sxth	r2, r3
 8000f36:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8000f3a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000f3e:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	@ 0x36
 8000f42:	f7ff fa74 	bl	800042e <drawFastHLine>
        return;
 8000f46:	e0d4      	b.n	80010f2 <fillTriangle+0x2b8>
    }

    int16_t
    dx01 = x1 - x0,
 8000f48:	887a      	ldrh	r2, [r7, #2]
 8000f4a:	88fb      	ldrh	r3, [r7, #6]
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	837b      	strh	r3, [r7, #26]
    dy01 = y1 - y0,
 8000f52:	883a      	ldrh	r2, [r7, #0]
 8000f54:	88bb      	ldrh	r3, [r7, #4]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	b29b      	uxth	r3, r3
 8000f5a:	833b      	strh	r3, [r7, #24]
    dx02 = x2 - x0,
 8000f5c:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8000f60:	88fb      	ldrh	r3, [r7, #6]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	b29b      	uxth	r3, r3
 8000f66:	82fb      	strh	r3, [r7, #22]
    dy02 = y2 - y0,
 8000f68:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8000f6c:	88bb      	ldrh	r3, [r7, #4]
 8000f6e:	1ad3      	subs	r3, r2, r3
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	82bb      	strh	r3, [r7, #20]
    dx12 = x2 - x1,
 8000f74:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8000f78:	887b      	ldrh	r3, [r7, #2]
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	827b      	strh	r3, [r7, #18]
    dy12 = y2 - y1;
 8000f80:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8000f84:	883b      	ldrh	r3, [r7, #0]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	823b      	strh	r3, [r7, #16]
    int32_t
    sa   = 0,
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sb   = 0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62bb      	str	r3, [r7, #40]	@ 0x28
    // 0-1 and 0-2.  If y1=y2 (flat-bottomed triangle), the scanline y1
    // is included here (and second loop will be skipped, avoiding a /0
    // error there), otherwise scanline y1 is skipped here and handled
    // in the second loop...which also avoids a /0 error here if y0=y1
    // (flat-topped triangle).
    if(y1 == y2) last = y1;   // Include y1 scanline
 8000f94:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000f98:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d102      	bne.n	8000fa6 <fillTriangle+0x16c>
 8000fa0:	883b      	ldrh	r3, [r7, #0]
 8000fa2:	863b      	strh	r3, [r7, #48]	@ 0x30
 8000fa4:	e003      	b.n	8000fae <fillTriangle+0x174>
    else         last = y1-1; // Skip it
 8000fa6:	883b      	ldrh	r3, [r7, #0]
 8000fa8:	3b01      	subs	r3, #1
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	863b      	strh	r3, [r7, #48]	@ 0x30

    for(y=y0; y<=last; y++) {
 8000fae:	88bb      	ldrh	r3, [r7, #4]
 8000fb0:	867b      	strh	r3, [r7, #50]	@ 0x32
 8000fb2:	e03e      	b.n	8001032 <fillTriangle+0x1f8>
        a   = x0 + sa / dy01;
 8000fb4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000fb8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000fba:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	88fb      	ldrh	r3, [r7, #6]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        b   = x0 + sb / dy02;
 8000fc8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000fcc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000fce:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fd2:	b29a      	uxth	r2, r3
 8000fd4:	88fb      	ldrh	r3, [r7, #6]
 8000fd6:	4413      	add	r3, r2
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	86bb      	strh	r3, [r7, #52]	@ 0x34
        sa += dx01;
 8000fdc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000fe0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000fe2:	4413      	add	r3, r2
 8000fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        sb += dx02;
 8000fe6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000fea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000fec:	4413      	add	r3, r2
 8000fee:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* longhand:
        a = x0 + (x1 - x0) * (y - y0) / (y1 - y0);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 8000ff0:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	@ 0x36
 8000ff4:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	dd05      	ble.n	8001008 <fillTriangle+0x1ce>
 8000ffc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000ffe:	81bb      	strh	r3, [r7, #12]
 8001000:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001002:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001004:	89bb      	ldrh	r3, [r7, #12]
 8001006:	86bb      	strh	r3, [r7, #52]	@ 0x34
        drawFastHLine(a, y, b-a+1, color);
 8001008:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800100a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	b29b      	uxth	r3, r3
 8001010:	3301      	adds	r3, #1
 8001012:	b29b      	uxth	r3, r3
 8001014:	b21a      	sxth	r2, r3
 8001016:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800101a:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	@ 0x32
 800101e:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	@ 0x36
 8001022:	f7ff fa04 	bl	800042e <drawFastHLine>
    for(y=y0; y<=last; y++) {
 8001026:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 800102a:	b29b      	uxth	r3, r3
 800102c:	3301      	adds	r3, #1
 800102e:	b29b      	uxth	r3, r3
 8001030:	867b      	strh	r3, [r7, #50]	@ 0x32
 8001032:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	@ 0x32
 8001036:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 800103a:	429a      	cmp	r2, r3
 800103c:	ddba      	ble.n	8000fb4 <fillTriangle+0x17a>
    }

    // For lower part of triangle, find scanline crossings for segments
    // 0-2 and 1-2.  This loop is skipped if y1=y2.
    sa = (int32_t)dx12 * (y - y1);
 800103e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001042:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	@ 0x32
 8001046:	f9b7 2000 	ldrsh.w	r2, [r7]
 800104a:	1a8a      	subs	r2, r1, r2
 800104c:	fb02 f303 	mul.w	r3, r2, r3
 8001050:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sb = (int32_t)dx02 * (y - y0);
 8001052:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001056:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	@ 0x32
 800105a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800105e:	1a8a      	subs	r2, r1, r2
 8001060:	fb02 f303 	mul.w	r3, r2, r3
 8001064:	62bb      	str	r3, [r7, #40]	@ 0x28
    for(; y<=y2; y++) {
 8001066:	e03e      	b.n	80010e6 <fillTriangle+0x2ac>
        a   = x1 + sa / dy12;
 8001068:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800106c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800106e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001072:	b29a      	uxth	r2, r3
 8001074:	887b      	ldrh	r3, [r7, #2]
 8001076:	4413      	add	r3, r2
 8001078:	b29b      	uxth	r3, r3
 800107a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        b   = x0 + sb / dy02;
 800107c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001080:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001082:	fb92 f3f3 	sdiv	r3, r2, r3
 8001086:	b29a      	uxth	r2, r3
 8001088:	88fb      	ldrh	r3, [r7, #6]
 800108a:	4413      	add	r3, r2
 800108c:	b29b      	uxth	r3, r3
 800108e:	86bb      	strh	r3, [r7, #52]	@ 0x34
        sa += dx12;
 8001090:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001094:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001096:	4413      	add	r3, r2
 8001098:	62fb      	str	r3, [r7, #44]	@ 0x2c
        sb += dx02;
 800109a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800109e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80010a0:	4413      	add	r3, r2
 80010a2:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* longhand:
        a = x1 + (x2 - x1) * (y - y1) / (y2 - y1);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 80010a4:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	@ 0x36
 80010a8:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 80010ac:	429a      	cmp	r2, r3
 80010ae:	dd05      	ble.n	80010bc <fillTriangle+0x282>
 80010b0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80010b2:	81fb      	strh	r3, [r7, #14]
 80010b4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80010b6:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80010b8:	89fb      	ldrh	r3, [r7, #14]
 80010ba:	86bb      	strh	r3, [r7, #52]	@ 0x34
        drawFastHLine(a, y, b-a+1, color);
 80010bc:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80010be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	3301      	adds	r3, #1
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	b21a      	sxth	r2, r3
 80010ca:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80010ce:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	@ 0x32
 80010d2:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	@ 0x36
 80010d6:	f7ff f9aa 	bl	800042e <drawFastHLine>
    for(; y<=y2; y++) {
 80010da:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 80010de:	b29b      	uxth	r3, r3
 80010e0:	3301      	adds	r3, #1
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	867b      	strh	r3, [r7, #50]	@ 0x32
 80010e6:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	@ 0x32
 80010ea:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 80010ee:	429a      	cmp	r2, r3
 80010f0:	ddba      	ble.n	8001068 <fillTriangle+0x22e>
    }
}
 80010f2:	373c      	adds	r7, #60	@ 0x3c
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd90      	pop	{r4, r7, pc}

080010f8 <fillScreen>:

void fillScreen(uint16_t color) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af02      	add	r7, sp, #8
 80010fe:	4603      	mov	r3, r0
 8001100:	80fb      	strh	r3, [r7, #6]
    fillRect(0, 0, _width, _height, color);
 8001102:	4b08      	ldr	r3, [pc, #32]	@ (8001124 <fillScreen+0x2c>)
 8001104:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001108:	4b07      	ldr	r3, [pc, #28]	@ (8001128 <fillScreen+0x30>)
 800110a:	f9b3 1000 	ldrsh.w	r1, [r3]
 800110e:	88fb      	ldrh	r3, [r7, #6]
 8001110:	9300      	str	r3, [sp, #0]
 8001112:	460b      	mov	r3, r1
 8001114:	2100      	movs	r1, #0
 8001116:	2000      	movs	r0, #0
 8001118:	f7ff f891 	bl	800023e <fillRect>
}
 800111c:	bf00      	nop
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000028 	.word	0x20000028
 8001128:	2000002a 	.word	0x2000002a

0800112c <testLines>:



void testLines(uint16_t color)
{
 800112c:	b590      	push	{r4, r7, lr}
 800112e:	b08b      	sub	sp, #44	@ 0x2c
 8001130:	af02      	add	r7, sp, #8
 8001132:	4603      	mov	r3, r0
 8001134:	80fb      	strh	r3, [r7, #6]
    int           x1, y1, x2, y2,
                  w = _width,
 8001136:	4b7c      	ldr	r3, [pc, #496]	@ (8001328 <testLines+0x1fc>)
 8001138:	f9b3 3000 	ldrsh.w	r3, [r3]
 800113c:	617b      	str	r3, [r7, #20]
                  h = _height;
 800113e:	4b7b      	ldr	r3, [pc, #492]	@ (800132c <testLines+0x200>)
 8001140:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001144:	613b      	str	r3, [r7, #16]

    fillScreen(BLACK);
 8001146:	2000      	movs	r0, #0
 8001148:	f7ff ffd6 	bl	80010f8 <fillScreen>

    x1 = y1 = 0;
 800114c:	2300      	movs	r3, #0
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	60bb      	str	r3, [r7, #8]
    y2    = h - 1;
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	3b01      	subs	r3, #1
 8001158:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
 800115e:	e00f      	b.n	8001180 <testLines+0x54>
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	b218      	sxth	r0, r3
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	b219      	sxth	r1, r3
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	b21a      	sxth	r2, r3
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	b21c      	sxth	r4, r3
 8001170:	88fb      	ldrh	r3, [r7, #6]
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	4623      	mov	r3, r4
 8001176:	f7ff f97f 	bl	8000478 <drawLine>
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	3306      	adds	r3, #6
 800117e:	61fb      	str	r3, [r7, #28]
 8001180:	69fa      	ldr	r2, [r7, #28]
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	429a      	cmp	r2, r3
 8001186:	dbeb      	blt.n	8001160 <testLines+0x34>
    x2    = w - 1;
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	3b01      	subs	r3, #1
 800118c:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) drawLine(x1, y1, x2, y2, color);
 800118e:	2300      	movs	r3, #0
 8001190:	61bb      	str	r3, [r7, #24]
 8001192:	e00f      	b.n	80011b4 <testLines+0x88>
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	b218      	sxth	r0, r3
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	b219      	sxth	r1, r3
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	b21a      	sxth	r2, r3
 80011a0:	69bb      	ldr	r3, [r7, #24]
 80011a2:	b21c      	sxth	r4, r3
 80011a4:	88fb      	ldrh	r3, [r7, #6]
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	4623      	mov	r3, r4
 80011aa:	f7ff f965 	bl	8000478 <drawLine>
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	3306      	adds	r3, #6
 80011b2:	61bb      	str	r3, [r7, #24]
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	dbeb      	blt.n	8001194 <testLines+0x68>

    fillScreen(BLACK);
 80011bc:	2000      	movs	r0, #0
 80011be:	f7ff ff9b 	bl	80010f8 <fillScreen>

    x1    = w - 1;
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	3b01      	subs	r3, #1
 80011c6:	60bb      	str	r3, [r7, #8]
    y1    = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	60fb      	str	r3, [r7, #12]
    y2    = h - 1;
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	3b01      	subs	r3, #1
 80011d0:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
 80011d6:	e00f      	b.n	80011f8 <testLines+0xcc>
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	b218      	sxth	r0, r3
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	b219      	sxth	r1, r3
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	b21a      	sxth	r2, r3
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	b21c      	sxth	r4, r3
 80011e8:	88fb      	ldrh	r3, [r7, #6]
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	4623      	mov	r3, r4
 80011ee:	f7ff f943 	bl	8000478 <drawLine>
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	3306      	adds	r3, #6
 80011f6:	61fb      	str	r3, [r7, #28]
 80011f8:	69fa      	ldr	r2, [r7, #28]
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	dbeb      	blt.n	80011d8 <testLines+0xac>
    x2    = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) drawLine(x1, y1, x2, y2, color);
 8001204:	2300      	movs	r3, #0
 8001206:	61bb      	str	r3, [r7, #24]
 8001208:	e00f      	b.n	800122a <testLines+0xfe>
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	b218      	sxth	r0, r3
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	b219      	sxth	r1, r3
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	b21a      	sxth	r2, r3
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	b21c      	sxth	r4, r3
 800121a:	88fb      	ldrh	r3, [r7, #6]
 800121c:	9300      	str	r3, [sp, #0]
 800121e:	4623      	mov	r3, r4
 8001220:	f7ff f92a 	bl	8000478 <drawLine>
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	3306      	adds	r3, #6
 8001228:	61bb      	str	r3, [r7, #24]
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	429a      	cmp	r2, r3
 8001230:	dbeb      	blt.n	800120a <testLines+0xde>

    fillScreen(BLACK);
 8001232:	2000      	movs	r0, #0
 8001234:	f7ff ff60 	bl	80010f8 <fillScreen>

    x1    = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	3b01      	subs	r3, #1
 8001240:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 8001242:	2300      	movs	r3, #0
 8001244:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
 8001246:	2300      	movs	r3, #0
 8001248:	61fb      	str	r3, [r7, #28]
 800124a:	e00f      	b.n	800126c <testLines+0x140>
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	b218      	sxth	r0, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	b219      	sxth	r1, r3
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	b21a      	sxth	r2, r3
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	b21c      	sxth	r4, r3
 800125c:	88fb      	ldrh	r3, [r7, #6]
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	4623      	mov	r3, r4
 8001262:	f7ff f909 	bl	8000478 <drawLine>
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	3306      	adds	r3, #6
 800126a:	61fb      	str	r3, [r7, #28]
 800126c:	69fa      	ldr	r2, [r7, #28]
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	429a      	cmp	r2, r3
 8001272:	dbeb      	blt.n	800124c <testLines+0x120>
    x2    = w - 1;
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	3b01      	subs	r3, #1
 8001278:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) drawLine(x1, y1, x2, y2, color);
 800127a:	2300      	movs	r3, #0
 800127c:	61bb      	str	r3, [r7, #24]
 800127e:	e00f      	b.n	80012a0 <testLines+0x174>
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	b218      	sxth	r0, r3
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	b219      	sxth	r1, r3
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	b21a      	sxth	r2, r3
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	b21c      	sxth	r4, r3
 8001290:	88fb      	ldrh	r3, [r7, #6]
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	4623      	mov	r3, r4
 8001296:	f7ff f8ef 	bl	8000478 <drawLine>
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	3306      	adds	r3, #6
 800129e:	61bb      	str	r3, [r7, #24]
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	dbeb      	blt.n	8001280 <testLines+0x154>

    fillScreen(BLACK);
 80012a8:	2000      	movs	r0, #0
 80012aa:	f7ff ff25 	bl	80010f8 <fillScreen>

    x1    = w - 1;
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	3b01      	subs	r3, #1
 80012b2:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	3b01      	subs	r3, #1
 80012b8:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
 80012c2:	e00f      	b.n	80012e4 <testLines+0x1b8>
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	b218      	sxth	r0, r3
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	b219      	sxth	r1, r3
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	b21a      	sxth	r2, r3
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	b21c      	sxth	r4, r3
 80012d4:	88fb      	ldrh	r3, [r7, #6]
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	4623      	mov	r3, r4
 80012da:	f7ff f8cd 	bl	8000478 <drawLine>
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	3306      	adds	r3, #6
 80012e2:	61fb      	str	r3, [r7, #28]
 80012e4:	69fa      	ldr	r2, [r7, #28]
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	dbeb      	blt.n	80012c4 <testLines+0x198>
    x2    = 0;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) drawLine(x1, y1, x2, y2, color);
 80012f0:	2300      	movs	r3, #0
 80012f2:	61bb      	str	r3, [r7, #24]
 80012f4:	e00f      	b.n	8001316 <testLines+0x1ea>
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	b218      	sxth	r0, r3
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	b219      	sxth	r1, r3
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	b21a      	sxth	r2, r3
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	b21c      	sxth	r4, r3
 8001306:	88fb      	ldrh	r3, [r7, #6]
 8001308:	9300      	str	r3, [sp, #0]
 800130a:	4623      	mov	r3, r4
 800130c:	f7ff f8b4 	bl	8000478 <drawLine>
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	3306      	adds	r3, #6
 8001314:	61bb      	str	r3, [r7, #24]
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	429a      	cmp	r2, r3
 800131c:	dbeb      	blt.n	80012f6 <testLines+0x1ca>

}
 800131e:	bf00      	nop
 8001320:	bf00      	nop
 8001322:	3724      	adds	r7, #36	@ 0x24
 8001324:	46bd      	mov	sp, r7
 8001326:	bd90      	pop	{r4, r7, pc}
 8001328:	20000028 	.word	0x20000028
 800132c:	2000002a 	.word	0x2000002a

08001330 <testFastLines>:

void testFastLines(uint16_t color1, uint16_t color2)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b086      	sub	sp, #24
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	460a      	mov	r2, r1
 800133a:	80fb      	strh	r3, [r7, #6]
 800133c:	4613      	mov	r3, r2
 800133e:	80bb      	strh	r3, [r7, #4]
    int           x, y, w = _width, h = _height;
 8001340:	4b19      	ldr	r3, [pc, #100]	@ (80013a8 <testFastLines+0x78>)
 8001342:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001346:	60fb      	str	r3, [r7, #12]
 8001348:	4b18      	ldr	r3, [pc, #96]	@ (80013ac <testFastLines+0x7c>)
 800134a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800134e:	60bb      	str	r3, [r7, #8]

    fillScreen(BLACK);
 8001350:	2000      	movs	r0, #0
 8001352:	f7ff fed1 	bl	80010f8 <fillScreen>
    for (y = 0; y < h; y += 5) drawFastHLine(0, y, w, color1);
 8001356:	2300      	movs	r3, #0
 8001358:	613b      	str	r3, [r7, #16]
 800135a:	e00a      	b.n	8001372 <testFastLines+0x42>
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	b219      	sxth	r1, r3
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	b21a      	sxth	r2, r3
 8001364:	88fb      	ldrh	r3, [r7, #6]
 8001366:	2000      	movs	r0, #0
 8001368:	f7ff f861 	bl	800042e <drawFastHLine>
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	3305      	adds	r3, #5
 8001370:	613b      	str	r3, [r7, #16]
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	429a      	cmp	r2, r3
 8001378:	dbf0      	blt.n	800135c <testFastLines+0x2c>
    for (x = 0; x < w; x += 5) drawFastVLine(x, 0, h, color2);
 800137a:	2300      	movs	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
 800137e:	e00a      	b.n	8001396 <testFastLines+0x66>
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	b218      	sxth	r0, r3
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	b21a      	sxth	r2, r3
 8001388:	88bb      	ldrh	r3, [r7, #4]
 800138a:	2100      	movs	r1, #0
 800138c:	f7ff f82a 	bl	80003e4 <drawFastVLine>
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	3305      	adds	r3, #5
 8001394:	617b      	str	r3, [r7, #20]
 8001396:	697a      	ldr	r2, [r7, #20]
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	429a      	cmp	r2, r3
 800139c:	dbf0      	blt.n	8001380 <testFastLines+0x50>
}
 800139e:	bf00      	nop
 80013a0:	bf00      	nop
 80013a2:	3718      	adds	r7, #24
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000028 	.word	0x20000028
 80013ac:	2000002a 	.word	0x2000002a

080013b0 <testRects>:

void testRects(uint16_t color)
{
 80013b0:	b590      	push	{r4, r7, lr}
 80013b2:	b08b      	sub	sp, #44	@ 0x2c
 80013b4:	af02      	add	r7, sp, #8
 80013b6:	4603      	mov	r3, r0
 80013b8:	80fb      	strh	r3, [r7, #6]
    int           n, i, i2,
                  cx = _width  / 2,
 80013ba:	4b24      	ldr	r3, [pc, #144]	@ (800144c <testRects+0x9c>)
 80013bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013c0:	0fda      	lsrs	r2, r3, #31
 80013c2:	4413      	add	r3, r2
 80013c4:	105b      	asrs	r3, r3, #1
 80013c6:	b21b      	sxth	r3, r3
 80013c8:	61bb      	str	r3, [r7, #24]
                  cy = _height / 2;
 80013ca:	4b21      	ldr	r3, [pc, #132]	@ (8001450 <testRects+0xa0>)
 80013cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013d0:	0fda      	lsrs	r2, r3, #31
 80013d2:	4413      	add	r3, r2
 80013d4:	105b      	asrs	r3, r3, #1
 80013d6:	b21b      	sxth	r3, r3
 80013d8:	617b      	str	r3, [r7, #20]

    fillScreen(BLACK);
 80013da:	2000      	movs	r0, #0
 80013dc:	f7ff fe8c 	bl	80010f8 <fillScreen>
    n     = min(_width, _height);
 80013e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001450 <testRects+0xa0>)
 80013e2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80013e6:	4b19      	ldr	r3, [pc, #100]	@ (800144c <testRects+0x9c>)
 80013e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ec:	4293      	cmp	r3, r2
 80013ee:	bfa8      	it	ge
 80013f0:	4613      	movge	r3, r2
 80013f2:	b21b      	sxth	r3, r3
 80013f4:	613b      	str	r3, [r7, #16]
    for (i = 2; i < n; i += 6) {
 80013f6:	2302      	movs	r3, #2
 80013f8:	61fb      	str	r3, [r7, #28]
 80013fa:	e01e      	b.n	800143a <testRects+0x8a>
        i2 = i / 2;
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	0fda      	lsrs	r2, r3, #31
 8001400:	4413      	add	r3, r2
 8001402:	105b      	asrs	r3, r3, #1
 8001404:	60fb      	str	r3, [r7, #12]
        drawRect(cx - i2, cy - i2, i, i, color);
 8001406:	69bb      	ldr	r3, [r7, #24]
 8001408:	b29a      	uxth	r2, r3
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	b29b      	uxth	r3, r3
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	b29b      	uxth	r3, r3
 8001412:	b218      	sxth	r0, r3
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	b29a      	uxth	r2, r3
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	b29b      	uxth	r3, r3
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	b29b      	uxth	r3, r3
 8001420:	b219      	sxth	r1, r3
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	b21a      	sxth	r2, r3
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	b21c      	sxth	r4, r3
 800142a:	88fb      	ldrh	r3, [r7, #6]
 800142c:	9300      	str	r3, [sp, #0]
 800142e:	4623      	mov	r3, r4
 8001430:	f7ff fb42 	bl	8000ab8 <drawRect>
    for (i = 2; i < n; i += 6) {
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	3306      	adds	r3, #6
 8001438:	61fb      	str	r3, [r7, #28]
 800143a:	69fa      	ldr	r2, [r7, #28]
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	429a      	cmp	r2, r3
 8001440:	dbdc      	blt.n	80013fc <testRects+0x4c>
    }

}
 8001442:	bf00      	nop
 8001444:	bf00      	nop
 8001446:	3724      	adds	r7, #36	@ 0x24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd90      	pop	{r4, r7, pc}
 800144c:	20000028 	.word	0x20000028
 8001450:	2000002a 	.word	0x2000002a

08001454 <testFilledRects>:

void testFilledRects(uint16_t color1, uint16_t color2)
{
 8001454:	b590      	push	{r4, r7, lr}
 8001456:	b08b      	sub	sp, #44	@ 0x2c
 8001458:	af02      	add	r7, sp, #8
 800145a:	4603      	mov	r3, r0
 800145c:	460a      	mov	r2, r1
 800145e:	80fb      	strh	r3, [r7, #6]
 8001460:	4613      	mov	r3, r2
 8001462:	80bb      	strh	r3, [r7, #4]
    int           n, i, i2,
                  cx = _width  / 2 - 1,
 8001464:	4b30      	ldr	r3, [pc, #192]	@ (8001528 <testFilledRects+0xd4>)
 8001466:	f9b3 3000 	ldrsh.w	r3, [r3]
 800146a:	0fda      	lsrs	r2, r3, #31
 800146c:	4413      	add	r3, r2
 800146e:	105b      	asrs	r3, r3, #1
 8001470:	b21b      	sxth	r3, r3
 8001472:	3b01      	subs	r3, #1
 8001474:	61bb      	str	r3, [r7, #24]
                  cy = _height / 2 - 1;
 8001476:	4b2d      	ldr	r3, [pc, #180]	@ (800152c <testFilledRects+0xd8>)
 8001478:	f9b3 3000 	ldrsh.w	r3, [r3]
 800147c:	0fda      	lsrs	r2, r3, #31
 800147e:	4413      	add	r3, r2
 8001480:	105b      	asrs	r3, r3, #1
 8001482:	b21b      	sxth	r3, r3
 8001484:	3b01      	subs	r3, #1
 8001486:	617b      	str	r3, [r7, #20]

    fillScreen(BLACK);
 8001488:	2000      	movs	r0, #0
 800148a:	f7ff fe35 	bl	80010f8 <fillScreen>
    n = min(_width, _height);
 800148e:	4b27      	ldr	r3, [pc, #156]	@ (800152c <testFilledRects+0xd8>)
 8001490:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001494:	4b24      	ldr	r3, [pc, #144]	@ (8001528 <testFilledRects+0xd4>)
 8001496:	f9b3 3000 	ldrsh.w	r3, [r3]
 800149a:	4293      	cmp	r3, r2
 800149c:	bfa8      	it	ge
 800149e:	4613      	movge	r3, r2
 80014a0:	b21b      	sxth	r3, r3
 80014a2:	613b      	str	r3, [r7, #16]
    for (i = n; i > 0; i -= 6) {
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	61fb      	str	r3, [r7, #28]
 80014a8:	e035      	b.n	8001516 <testFilledRects+0xc2>
        i2    = i / 2;
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	0fda      	lsrs	r2, r3, #31
 80014ae:	4413      	add	r3, r2
 80014b0:	105b      	asrs	r3, r3, #1
 80014b2:	60fb      	str	r3, [r7, #12]

        fillRect(cx - i2, cy - i2, i, i, color1);
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	b29a      	uxth	r2, r3
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	b29b      	uxth	r3, r3
 80014c0:	b218      	sxth	r0, r3
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	b29a      	uxth	r2, r3
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	b219      	sxth	r1, r3
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	b21a      	sxth	r2, r3
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	b21c      	sxth	r4, r3
 80014d8:	88fb      	ldrh	r3, [r7, #6]
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	4623      	mov	r3, r4
 80014de:	f7fe feae 	bl	800023e <fillRect>

        drawRect(cx - i2, cy - i2, i, i, color2);
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	b29a      	uxth	r2, r3
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	b218      	sxth	r0, r3
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	b29a      	uxth	r2, r3
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	b219      	sxth	r1, r3
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	b21a      	sxth	r2, r3
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	b21c      	sxth	r4, r3
 8001506:	88bb      	ldrh	r3, [r7, #4]
 8001508:	9300      	str	r3, [sp, #0]
 800150a:	4623      	mov	r3, r4
 800150c:	f7ff fad4 	bl	8000ab8 <drawRect>
    for (i = n; i > 0; i -= 6) {
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	3b06      	subs	r3, #6
 8001514:	61fb      	str	r3, [r7, #28]
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	2b00      	cmp	r3, #0
 800151a:	dcc6      	bgt.n	80014aa <testFilledRects+0x56>
    }
}
 800151c:	bf00      	nop
 800151e:	bf00      	nop
 8001520:	3724      	adds	r7, #36	@ 0x24
 8001522:	46bd      	mov	sp, r7
 8001524:	bd90      	pop	{r4, r7, pc}
 8001526:	bf00      	nop
 8001528:	20000028 	.word	0x20000028
 800152c:	2000002a 	.word	0x2000002a

08001530 <testFilledCircles>:

void testFilledCircles(uint8_t radius, uint16_t color)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b088      	sub	sp, #32
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	460a      	mov	r2, r1
 800153a:	71fb      	strb	r3, [r7, #7]
 800153c:	4613      	mov	r3, r2
 800153e:	80bb      	strh	r3, [r7, #4]
    int x, y, w = _width, h = _height, r2 = radius * 2;
 8001540:	4b18      	ldr	r3, [pc, #96]	@ (80015a4 <testFilledCircles+0x74>)
 8001542:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001546:	617b      	str	r3, [r7, #20]
 8001548:	4b17      	ldr	r3, [pc, #92]	@ (80015a8 <testFilledCircles+0x78>)
 800154a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800154e:	613b      	str	r3, [r7, #16]
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	60fb      	str	r3, [r7, #12]

    fillScreen(BLACK);
 8001556:	2000      	movs	r0, #0
 8001558:	f7ff fdce 	bl	80010f8 <fillScreen>
    for (x = radius; x < w; x += r2) {
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	61fb      	str	r3, [r7, #28]
 8001560:	e017      	b.n	8001592 <testFilledCircles+0x62>
        for (y = radius; y < h; y += r2) {
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	61bb      	str	r3, [r7, #24]
 8001566:	e00c      	b.n	8001582 <testFilledCircles+0x52>
            fillCircle(x, y, radius, color);
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	b218      	sxth	r0, r3
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	b219      	sxth	r1, r3
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	b21a      	sxth	r2, r3
 8001574:	88bb      	ldrh	r3, [r7, #4]
 8001576:	f7ff fa6f 	bl	8000a58 <fillCircle>
        for (y = radius; y < h; y += r2) {
 800157a:	69ba      	ldr	r2, [r7, #24]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	4413      	add	r3, r2
 8001580:	61bb      	str	r3, [r7, #24]
 8001582:	69ba      	ldr	r2, [r7, #24]
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	429a      	cmp	r2, r3
 8001588:	dbee      	blt.n	8001568 <testFilledCircles+0x38>
    for (x = radius; x < w; x += r2) {
 800158a:	69fa      	ldr	r2, [r7, #28]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	4413      	add	r3, r2
 8001590:	61fb      	str	r3, [r7, #28]
 8001592:	69fa      	ldr	r2, [r7, #28]
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	429a      	cmp	r2, r3
 8001598:	dbe3      	blt.n	8001562 <testFilledCircles+0x32>
        }
    }

}
 800159a:	bf00      	nop
 800159c:	bf00      	nop
 800159e:	3720      	adds	r7, #32
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000028 	.word	0x20000028
 80015a8:	2000002a 	.word	0x2000002a

080015ac <testCircles>:

void testCircles(uint8_t radius, uint16_t color)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b088      	sub	sp, #32
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	460a      	mov	r2, r1
 80015b6:	71fb      	strb	r3, [r7, #7]
 80015b8:	4613      	mov	r3, r2
 80015ba:	80bb      	strh	r3, [r7, #4]
    int           x, y, r2 = radius * 2,
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	617b      	str	r3, [r7, #20]
                        w = _width  + radius,
 80015c2:	4b19      	ldr	r3, [pc, #100]	@ (8001628 <testCircles+0x7c>)
 80015c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015c8:	461a      	mov	r2, r3
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	4413      	add	r3, r2
 80015ce:	613b      	str	r3, [r7, #16]
                        h = _height + radius;
 80015d0:	4b16      	ldr	r3, [pc, #88]	@ (800162c <testCircles+0x80>)
 80015d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015d6:	461a      	mov	r2, r3
 80015d8:	79fb      	ldrb	r3, [r7, #7]
 80015da:	4413      	add	r3, r2
 80015dc:	60fb      	str	r3, [r7, #12]

    // Screen is not cleared for this one -- this is
    // intentional and does not affect the reported time.
    for (x = 0; x < w; x += r2) {
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
 80015e2:	e017      	b.n	8001614 <testCircles+0x68>
        for (y = 0; y < h; y += r2) {
 80015e4:	2300      	movs	r3, #0
 80015e6:	61bb      	str	r3, [r7, #24]
 80015e8:	e00c      	b.n	8001604 <testCircles+0x58>
            drawCircle(x, y, radius, color);
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	b218      	sxth	r0, r3
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	b219      	sxth	r1, r3
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	88bb      	ldrh	r3, [r7, #4]
 80015f8:	f7fe ffa0 	bl	800053c <drawCircle>
        for (y = 0; y < h; y += r2) {
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	4413      	add	r3, r2
 8001602:	61bb      	str	r3, [r7, #24]
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	429a      	cmp	r2, r3
 800160a:	dbee      	blt.n	80015ea <testCircles+0x3e>
    for (x = 0; x < w; x += r2) {
 800160c:	69fa      	ldr	r2, [r7, #28]
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	4413      	add	r3, r2
 8001612:	61fb      	str	r3, [r7, #28]
 8001614:	69fa      	ldr	r2, [r7, #28]
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	429a      	cmp	r2, r3
 800161a:	dbe3      	blt.n	80015e4 <testCircles+0x38>
        }
    }

}
 800161c:	bf00      	nop
 800161e:	bf00      	nop
 8001620:	3720      	adds	r7, #32
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20000028 	.word	0x20000028
 800162c:	2000002a 	.word	0x2000002a

08001630 <testTriangles>:

void testTriangles()
{
 8001630:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001632:	b089      	sub	sp, #36	@ 0x24
 8001634:	af04      	add	r7, sp, #16
    int           n, i, cx = _width  / 2 - 1,
 8001636:	4b2e      	ldr	r3, [pc, #184]	@ (80016f0 <testTriangles+0xc0>)
 8001638:	f9b3 3000 	ldrsh.w	r3, [r3]
 800163c:	0fda      	lsrs	r2, r3, #31
 800163e:	4413      	add	r3, r2
 8001640:	105b      	asrs	r3, r3, #1
 8001642:	b21b      	sxth	r3, r3
 8001644:	3b01      	subs	r3, #1
 8001646:	60bb      	str	r3, [r7, #8]
                        cy = _height / 2 - 1;
 8001648:	4b2a      	ldr	r3, [pc, #168]	@ (80016f4 <testTriangles+0xc4>)
 800164a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800164e:	0fda      	lsrs	r2, r3, #31
 8001650:	4413      	add	r3, r2
 8001652:	105b      	asrs	r3, r3, #1
 8001654:	b21b      	sxth	r3, r3
 8001656:	3b01      	subs	r3, #1
 8001658:	607b      	str	r3, [r7, #4]

    fillScreen(BLACK);
 800165a:	2000      	movs	r0, #0
 800165c:	f7ff fd4c 	bl	80010f8 <fillScreen>
    n     = min(cx, cy);
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	4293      	cmp	r3, r2
 8001666:	bfa8      	it	ge
 8001668:	4613      	movge	r3, r2
 800166a:	603b      	str	r3, [r7, #0]
    for (i = 0; i < n; i += 5) {
 800166c:	2300      	movs	r3, #0
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	e035      	b.n	80016de <testTriangles+0xae>
        drawTriangle(
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	b218      	sxth	r0, r3
            cx    , cy - i, // peak
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	b29a      	uxth	r2, r3
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	b29b      	uxth	r3, r3
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	b29b      	uxth	r3, r3
        drawTriangle(
 8001682:	b21c      	sxth	r4, r3
            cx - i, cy + i, // bottom left
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	b29a      	uxth	r2, r3
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	b29b      	uxth	r3, r3
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	b29b      	uxth	r3, r3
        drawTriangle(
 8001690:	b21d      	sxth	r5, r3
            cx - i, cy + i, // bottom left
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	b29a      	uxth	r2, r3
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	b29b      	uxth	r3, r3
 800169a:	4413      	add	r3, r2
 800169c:	b29b      	uxth	r3, r3
        drawTriangle(
 800169e:	b21e      	sxth	r6, r3
            cx + i, cy + i, // bottom right
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	4413      	add	r3, r2
 80016aa:	b29b      	uxth	r3, r3
        drawTriangle(
 80016ac:	b21b      	sxth	r3, r3
            cx + i, cy + i, // bottom right
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	b291      	uxth	r1, r2
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	b292      	uxth	r2, r2
 80016b6:	440a      	add	r2, r1
 80016b8:	b292      	uxth	r2, r2
        drawTriangle(
 80016ba:	b212      	sxth	r2, r2
            color565(0, 0, i));
 80016bc:	68f9      	ldr	r1, [r7, #12]
 80016be:	10c9      	asrs	r1, r1, #3
 80016c0:	b289      	uxth	r1, r1
        drawTriangle(
 80016c2:	f001 011f 	and.w	r1, r1, #31
 80016c6:	b289      	uxth	r1, r1
 80016c8:	9102      	str	r1, [sp, #8]
 80016ca:	9201      	str	r2, [sp, #4]
 80016cc:	9300      	str	r3, [sp, #0]
 80016ce:	4633      	mov	r3, r6
 80016d0:	462a      	mov	r2, r5
 80016d2:	4621      	mov	r1, r4
 80016d4:	f7ff fb77 	bl	8000dc6 <drawTriangle>
    for (i = 0; i < n; i += 5) {
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	3305      	adds	r3, #5
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	68fa      	ldr	r2, [r7, #12]
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	dbc5      	blt.n	8001672 <testTriangles+0x42>
    }

}
 80016e6:	bf00      	nop
 80016e8:	bf00      	nop
 80016ea:	3714      	adds	r7, #20
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016f0:	20000028 	.word	0x20000028
 80016f4:	2000002a 	.word	0x2000002a

080016f8 <testFilledTriangles>:

void testFilledTriangles() {
 80016f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016fa:	b089      	sub	sp, #36	@ 0x24
 80016fc:	af04      	add	r7, sp, #16
    int           i, cx = _width  / 2 - 1,
 80016fe:	4b53      	ldr	r3, [pc, #332]	@ (800184c <testFilledTriangles+0x154>)
 8001700:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001704:	0fda      	lsrs	r2, r3, #31
 8001706:	4413      	add	r3, r2
 8001708:	105b      	asrs	r3, r3, #1
 800170a:	b21b      	sxth	r3, r3
 800170c:	3b01      	subs	r3, #1
 800170e:	60bb      	str	r3, [r7, #8]
                     cy = _height / 2 - 1;
 8001710:	4b4f      	ldr	r3, [pc, #316]	@ (8001850 <testFilledTriangles+0x158>)
 8001712:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001716:	0fda      	lsrs	r2, r3, #31
 8001718:	4413      	add	r3, r2
 800171a:	105b      	asrs	r3, r3, #1
 800171c:	b21b      	sxth	r3, r3
 800171e:	3b01      	subs	r3, #1
 8001720:	607b      	str	r3, [r7, #4]

    fillScreen(BLACK);
 8001722:	2000      	movs	r0, #0
 8001724:	f7ff fce8 	bl	80010f8 <fillScreen>
    for (i = min(cx, cy); i > 10; i -= 5) {
 8001728:	687a      	ldr	r2, [r7, #4]
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	4293      	cmp	r3, r2
 800172e:	bfa8      	it	ge
 8001730:	4613      	movge	r3, r2
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	e080      	b.n	8001838 <testFilledTriangles+0x140>
    	fillTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i,
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	b21c      	sxth	r4, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	b29a      	uxth	r2, r3
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	b29b      	uxth	r3, r3
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	b29b      	uxth	r3, r3
 8001746:	b21d      	sxth	r5, r3
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	b29a      	uxth	r2, r3
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	b29b      	uxth	r3, r3
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	b29b      	uxth	r3, r3
 8001754:	b21e      	sxth	r6, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	b29a      	uxth	r2, r3
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	b29b      	uxth	r3, r3
 800175e:	4413      	add	r3, r2
 8001760:	b29b      	uxth	r3, r3
 8001762:	fa0f fc83 	sxth.w	ip, r3
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	b29a      	uxth	r2, r3
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	b29b      	uxth	r3, r3
 800176e:	4413      	add	r3, r2
 8001770:	b29b      	uxth	r3, r3
 8001772:	b21b      	sxth	r3, r3
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	b291      	uxth	r1, r2
 8001778:	68fa      	ldr	r2, [r7, #12]
 800177a:	b292      	uxth	r2, r2
 800177c:	440a      	add	r2, r1
 800177e:	b292      	uxth	r2, r2
 8001780:	b212      	sxth	r2, r2
    	                         color565(0, i, i));
 8001782:	68f9      	ldr	r1, [r7, #12]
 8001784:	00c9      	lsls	r1, r1, #3
 8001786:	b209      	sxth	r1, r1
 8001788:	f401 61fc 	and.w	r1, r1, #2016	@ 0x7e0
 800178c:	b208      	sxth	r0, r1
 800178e:	68f9      	ldr	r1, [r7, #12]
 8001790:	10c9      	asrs	r1, r1, #3
 8001792:	b209      	sxth	r1, r1
 8001794:	f001 011f 	and.w	r1, r1, #31
 8001798:	b209      	sxth	r1, r1
 800179a:	4301      	orrs	r1, r0
 800179c:	b209      	sxth	r1, r1
    	fillTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i,
 800179e:	b289      	uxth	r1, r1
 80017a0:	9102      	str	r1, [sp, #8]
 80017a2:	9201      	str	r2, [sp, #4]
 80017a4:	9300      	str	r3, [sp, #0]
 80017a6:	4663      	mov	r3, ip
 80017a8:	4632      	mov	r2, r6
 80017aa:	4629      	mov	r1, r5
 80017ac:	4620      	mov	r0, r4
 80017ae:	f7ff fb44 	bl	8000e3a <fillTriangle>
    	drawTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i,
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	b21c      	sxth	r4, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	b29b      	uxth	r3, r3
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	b21d      	sxth	r5, r3
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	b21e      	sxth	r6, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	b29b      	uxth	r3, r3
 80017da:	4413      	add	r3, r2
 80017dc:	b29b      	uxth	r3, r3
 80017de:	fa0f fc83 	sxth.w	ip, r3
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	b29a      	uxth	r2, r3
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	4413      	add	r3, r2
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	b21a      	sxth	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	b299      	uxth	r1, r3
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	440b      	add	r3, r1
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	b219      	sxth	r1, r3
    	                         color565(i, i, 0));
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	021b      	lsls	r3, r3, #8
 8001802:	b21b      	sxth	r3, r3
 8001804:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001808:	f023 0307 	bic.w	r3, r3, #7
 800180c:	b218      	sxth	r0, r3
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	00db      	lsls	r3, r3, #3
 8001812:	b21b      	sxth	r3, r3
 8001814:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001818:	b21b      	sxth	r3, r3
 800181a:	4303      	orrs	r3, r0
 800181c:	b21b      	sxth	r3, r3
    	drawTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i,
 800181e:	b29b      	uxth	r3, r3
 8001820:	9302      	str	r3, [sp, #8]
 8001822:	9101      	str	r1, [sp, #4]
 8001824:	9200      	str	r2, [sp, #0]
 8001826:	4663      	mov	r3, ip
 8001828:	4632      	mov	r2, r6
 800182a:	4629      	mov	r1, r5
 800182c:	4620      	mov	r0, r4
 800182e:	f7ff faca 	bl	8000dc6 <drawTriangle>
    for (i = min(cx, cy); i > 10; i -= 5) {
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	3b05      	subs	r3, #5
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2b0a      	cmp	r3, #10
 800183c:	f73f af7b 	bgt.w	8001736 <testFilledTriangles+0x3e>
    }
}
 8001840:	bf00      	nop
 8001842:	bf00      	nop
 8001844:	3714      	adds	r7, #20
 8001846:	46bd      	mov	sp, r7
 8001848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800184a:	bf00      	nop
 800184c:	20000028 	.word	0x20000028
 8001850:	2000002a 	.word	0x2000002a

08001854 <testRoundRects>:

void testRoundRects() {
 8001854:	b5b0      	push	{r4, r5, r7, lr}
 8001856:	b08a      	sub	sp, #40	@ 0x28
 8001858:	af02      	add	r7, sp, #8
    int           w, i, i2, red, step,
                  cx = _width  / 2 - 1,
 800185a:	4b33      	ldr	r3, [pc, #204]	@ (8001928 <testRoundRects+0xd4>)
 800185c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001860:	0fda      	lsrs	r2, r3, #31
 8001862:	4413      	add	r3, r2
 8001864:	105b      	asrs	r3, r3, #1
 8001866:	b21b      	sxth	r3, r3
 8001868:	3b01      	subs	r3, #1
 800186a:	617b      	str	r3, [r7, #20]
                  cy = _height / 2 - 1;
 800186c:	4b2f      	ldr	r3, [pc, #188]	@ (800192c <testRoundRects+0xd8>)
 800186e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001872:	0fda      	lsrs	r2, r3, #31
 8001874:	4413      	add	r3, r2
 8001876:	105b      	asrs	r3, r3, #1
 8001878:	b21b      	sxth	r3, r3
 800187a:	3b01      	subs	r3, #1
 800187c:	613b      	str	r3, [r7, #16]

    fillScreen(BLACK);
 800187e:	2000      	movs	r0, #0
 8001880:	f7ff fc3a 	bl	80010f8 <fillScreen>
    w     = min(_width, _height);
 8001884:	4b29      	ldr	r3, [pc, #164]	@ (800192c <testRoundRects+0xd8>)
 8001886:	f9b3 2000 	ldrsh.w	r2, [r3]
 800188a:	4b27      	ldr	r3, [pc, #156]	@ (8001928 <testRoundRects+0xd4>)
 800188c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001890:	4293      	cmp	r3, r2
 8001892:	bfa8      	it	ge
 8001894:	4613      	movge	r3, r2
 8001896:	b21b      	sxth	r3, r3
 8001898:	60fb      	str	r3, [r7, #12]
    red = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	61bb      	str	r3, [r7, #24]
    step = (256 * 6) / w;
 800189e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	fb92 f3f3 	sdiv	r3, r2, r3
 80018a8:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < w; i += 6) {
 80018aa:	2300      	movs	r3, #0
 80018ac:	61fb      	str	r3, [r7, #28]
 80018ae:	e031      	b.n	8001914 <testRoundRects+0xc0>
        i2 = i / 2;
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	0fda      	lsrs	r2, r3, #31
 80018b4:	4413      	add	r3, r2
 80018b6:	105b      	asrs	r3, r3, #1
 80018b8:	607b      	str	r3, [r7, #4]
        red += step;
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	4413      	add	r3, r2
 80018c0:	61bb      	str	r3, [r7, #24]
        drawRoundRect(cx - i2, cy - i2, i, i, i / 8, color565(red, 0, 0));
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	b29a      	uxth	r2, r3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	b218      	sxth	r0, r3
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	b29b      	uxth	r3, r3
 80018dc:	b219      	sxth	r1, r3
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	b21c      	sxth	r4, r3
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	b21d      	sxth	r5, r3
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	da00      	bge.n	80018ee <testRoundRects+0x9a>
 80018ec:	3307      	adds	r3, #7
 80018ee:	10db      	asrs	r3, r3, #3
 80018f0:	b21a      	sxth	r2, r3
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	021b      	lsls	r3, r3, #8
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80018fc:	f023 0307 	bic.w	r3, r3, #7
 8001900:	b29b      	uxth	r3, r3
 8001902:	9301      	str	r3, [sp, #4]
 8001904:	9200      	str	r2, [sp, #0]
 8001906:	462b      	mov	r3, r5
 8001908:	4622      	mov	r2, r4
 800190a:	f7ff f916 	bl	8000b3a <drawRoundRect>
    for (i = 0; i < w; i += 6) {
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	3306      	adds	r3, #6
 8001912:	61fb      	str	r3, [r7, #28]
 8001914:	69fa      	ldr	r2, [r7, #28]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	429a      	cmp	r2, r3
 800191a:	dbc9      	blt.n	80018b0 <testRoundRects+0x5c>
    }

}
 800191c:	bf00      	nop
 800191e:	bf00      	nop
 8001920:	3720      	adds	r7, #32
 8001922:	46bd      	mov	sp, r7
 8001924:	bdb0      	pop	{r4, r5, r7, pc}
 8001926:	bf00      	nop
 8001928:	20000028 	.word	0x20000028
 800192c:	2000002a 	.word	0x2000002a

08001930 <testFilledRoundRects>:

void testFilledRoundRects() {
 8001930:	b5b0      	push	{r4, r5, r7, lr}
 8001932:	b088      	sub	sp, #32
 8001934:	af02      	add	r7, sp, #8
    int           i, i2, green, step,
                  cx = _width  / 2 - 1,
 8001936:	4b36      	ldr	r3, [pc, #216]	@ (8001a10 <testFilledRoundRects+0xe0>)
 8001938:	f9b3 3000 	ldrsh.w	r3, [r3]
 800193c:	0fda      	lsrs	r2, r3, #31
 800193e:	4413      	add	r3, r2
 8001940:	105b      	asrs	r3, r3, #1
 8001942:	b21b      	sxth	r3, r3
 8001944:	3b01      	subs	r3, #1
 8001946:	60fb      	str	r3, [r7, #12]
                  cy = _height / 2 - 1;
 8001948:	4b32      	ldr	r3, [pc, #200]	@ (8001a14 <testFilledRoundRects+0xe4>)
 800194a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800194e:	0fda      	lsrs	r2, r3, #31
 8001950:	4413      	add	r3, r2
 8001952:	105b      	asrs	r3, r3, #1
 8001954:	b21b      	sxth	r3, r3
 8001956:	3b01      	subs	r3, #1
 8001958:	60bb      	str	r3, [r7, #8]

    fillScreen(BLACK);
 800195a:	2000      	movs	r0, #0
 800195c:	f7ff fbcc 	bl	80010f8 <fillScreen>
    green = 256;
 8001960:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001964:	613b      	str	r3, [r7, #16]
    step = (256 * 6) / min(_width, _height);
 8001966:	4b2b      	ldr	r3, [pc, #172]	@ (8001a14 <testFilledRoundRects+0xe4>)
 8001968:	f9b3 2000 	ldrsh.w	r2, [r3]
 800196c:	4b28      	ldr	r3, [pc, #160]	@ (8001a10 <testFilledRoundRects+0xe0>)
 800196e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001972:	4293      	cmp	r3, r2
 8001974:	bfa8      	it	ge
 8001976:	4613      	movge	r3, r2
 8001978:	b21b      	sxth	r3, r3
 800197a:	461a      	mov	r2, r3
 800197c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001980:	fb93 f3f2 	sdiv	r3, r3, r2
 8001984:	607b      	str	r3, [r7, #4]
    for (i = min(_width, _height); i > 20; i -= 6) {
 8001986:	4b23      	ldr	r3, [pc, #140]	@ (8001a14 <testFilledRoundRects+0xe4>)
 8001988:	f9b3 2000 	ldrsh.w	r2, [r3]
 800198c:	4b20      	ldr	r3, [pc, #128]	@ (8001a10 <testFilledRoundRects+0xe0>)
 800198e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001992:	4293      	cmp	r3, r2
 8001994:	bfa8      	it	ge
 8001996:	4613      	movge	r3, r2
 8001998:	b21b      	sxth	r3, r3
 800199a:	617b      	str	r3, [r7, #20]
 800199c:	e02f      	b.n	80019fe <testFilledRoundRects+0xce>
        i2 = i / 2;
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	0fda      	lsrs	r2, r3, #31
 80019a2:	4413      	add	r3, r2
 80019a4:	105b      	asrs	r3, r3, #1
 80019a6:	603b      	str	r3, [r7, #0]
        green -= step;
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	613b      	str	r3, [r7, #16]
        fillRoundRect(cx - i2, cy - i2, i, i, i / 8, color565(0, green, 0));
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	b29a      	uxth	r2, r3
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	b218      	sxth	r0, r3
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	b29a      	uxth	r2, r3
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	b219      	sxth	r1, r3
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	b21c      	sxth	r4, r3
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	b21d      	sxth	r5, r3
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	da00      	bge.n	80019dc <testFilledRoundRects+0xac>
 80019da:	3307      	adds	r3, #7
 80019dc:	10db      	asrs	r3, r3, #3
 80019de:	b21b      	sxth	r3, r3
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	00d2      	lsls	r2, r2, #3
 80019e4:	b292      	uxth	r2, r2
 80019e6:	f402 62fc 	and.w	r2, r2, #2016	@ 0x7e0
 80019ea:	b292      	uxth	r2, r2
 80019ec:	9201      	str	r2, [sp, #4]
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	462b      	mov	r3, r5
 80019f2:	4622      	mov	r2, r4
 80019f4:	f7ff f96e 	bl	8000cd4 <fillRoundRect>
    for (i = min(_width, _height); i > 20; i -= 6) {
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	3b06      	subs	r3, #6
 80019fc:	617b      	str	r3, [r7, #20]
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	2b14      	cmp	r3, #20
 8001a02:	dccc      	bgt.n	800199e <testFilledRoundRects+0x6e>
    }

}
 8001a04:	bf00      	nop
 8001a06:	bf00      	nop
 8001a08:	3718      	adds	r7, #24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000028 	.word	0x20000028
 8001a14:	2000002a 	.word	0x2000002a

08001a18 <testFillScreen>:
void testFillScreen()
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
    fillScreen(BLACK);
 8001a1c:	2000      	movs	r0, #0
 8001a1e:	f7ff fb6b 	bl	80010f8 <fillScreen>
    fillScreen(RED);
 8001a22:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8001a26:	f7ff fb67 	bl	80010f8 <fillScreen>
    fillScreen(GREEN);
 8001a2a:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8001a2e:	f7ff fb63 	bl	80010f8 <fillScreen>
    fillScreen(BLUE);
 8001a32:	201f      	movs	r0, #31
 8001a34:	f7ff fb60 	bl	80010f8 <fillScreen>
    fillScreen(BLACK);
 8001a38:	2000      	movs	r0, #0
 8001a3a:	f7ff fb5d 	bl	80010f8 <fillScreen>
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <testAll>:

void testAll (void)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	af00      	add	r7, sp, #0
	testFillScreen();
 8001a46:	f7ff ffe7 	bl	8001a18 <testFillScreen>
	testLines(CYAN);
 8001a4a:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8001a4e:	f7ff fb6d 	bl	800112c <testLines>
	testFastLines(RED, BLUE);
 8001a52:	211f      	movs	r1, #31
 8001a54:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8001a58:	f7ff fc6a 	bl	8001330 <testFastLines>
	testRects(GREEN);
 8001a5c:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8001a60:	f7ff fca6 	bl	80013b0 <testRects>
	testFilledRects(YELLOW, MAGENTA);
 8001a64:	f64f 011f 	movw	r1, #63519	@ 0xf81f
 8001a68:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8001a6c:	f7ff fcf2 	bl	8001454 <testFilledRects>
	testFilledCircles(10, MAGENTA);
 8001a70:	f64f 011f 	movw	r1, #63519	@ 0xf81f
 8001a74:	200a      	movs	r0, #10
 8001a76:	f7ff fd5b 	bl	8001530 <testFilledCircles>
	testCircles(10, WHITE);
 8001a7a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001a7e:	200a      	movs	r0, #10
 8001a80:	f7ff fd94 	bl	80015ac <testCircles>
	testTriangles();
 8001a84:	f7ff fdd4 	bl	8001630 <testTriangles>
	testFilledTriangles();
 8001a88:	f7ff fe36 	bl	80016f8 <testFilledTriangles>
	testRoundRects();
 8001a8c:	f7ff fee2 	bl	8001854 <testRoundRects>
	testFilledRoundRects();
 8001a90:	f7ff ff4e 	bl	8001930 <testFilledRoundRects>
}
 8001a94:	bf00      	nop
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001aa2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aa6:	f001 f977 	bl	8002d98 <HAL_GPIO_WritePin>
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}

08001aae <ST7735_Unselect>:

void ST7735_Unselect()
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ab8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001abc:	f001 f96c 	bl	8002d98 <HAL_GPIO_WritePin>
}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <ST7735_Reset>:

void ST7735_Reset()
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8001ac8:	2200      	movs	r2, #0
 8001aca:	2140      	movs	r1, #64	@ 0x40
 8001acc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ad0:	f001 f962 	bl	8002d98 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001ad4:	2005      	movs	r0, #5
 8001ad6:	f000 fcf1 	bl	80024bc <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8001ada:	2201      	movs	r2, #1
 8001adc:	2140      	movs	r1, #64	@ 0x40
 8001ade:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ae2:	f001 f959 	bl	8002d98 <HAL_GPIO_WritePin>
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
	...

08001aec <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8001af6:	2200      	movs	r2, #0
 8001af8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001afc:	4806      	ldr	r0, [pc, #24]	@ (8001b18 <ST7735_WriteCommand+0x2c>)
 8001afe:	f001 f94b 	bl	8002d98 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001b02:	1df9      	adds	r1, r7, #7
 8001b04:	f04f 33ff 	mov.w	r3, #4294967295
 8001b08:	2201      	movs	r2, #1
 8001b0a:	4804      	ldr	r0, [pc, #16]	@ (8001b1c <ST7735_WriteCommand+0x30>)
 8001b0c:	f001 ffb1 	bl	8003a72 <HAL_SPI_Transmit>
}
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	48000400 	.word	0x48000400
 8001b1c:	20000034 	.word	0x20000034

08001b20 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b30:	4807      	ldr	r0, [pc, #28]	@ (8001b50 <ST7735_WriteData+0x30>)
 8001b32:	f001 f931 	bl	8002d98 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b3e:	6879      	ldr	r1, [r7, #4]
 8001b40:	4804      	ldr	r0, [pc, #16]	@ (8001b54 <ST7735_WriteData+0x34>)
 8001b42:	f001 ff96 	bl	8003a72 <HAL_SPI_Transmit>
}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	48000400 	.word	0x48000400
 8001b54:	20000034 	.word	0x20000034

08001b58 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	1c5a      	adds	r2, r3, #1
 8001b64:	607a      	str	r2, [r7, #4]
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8001b6a:	e034      	b.n	8001bd6 <DisplayInit+0x7e>
        uint8_t cmd = *addr++;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	1c5a      	adds	r2, r3, #1
 8001b70:	607a      	str	r2, [r7, #4]
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8001b76:	7afb      	ldrb	r3, [r7, #11]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ffb7 	bl	8001aec <ST7735_WriteCommand>

        numArgs = *addr++;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	1c5a      	adds	r2, r3, #1
 8001b82:	607a      	str	r2, [r7, #4]
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8001b88:	7abb      	ldrb	r3, [r7, #10]
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b90:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8001b92:	7abb      	ldrb	r3, [r7, #10]
 8001b94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b98:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8001b9a:	7abb      	ldrb	r3, [r7, #10]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d008      	beq.n	8001bb2 <DisplayInit+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001ba0:	7abb      	ldrb	r3, [r7, #10]
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f7ff ffbb 	bl	8001b20 <ST7735_WriteData>
            addr += numArgs;
 8001baa:	7abb      	ldrb	r3, [r7, #10]
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	4413      	add	r3, r2
 8001bb0:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8001bb2:	89bb      	ldrh	r3, [r7, #12]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d00e      	beq.n	8001bd6 <DisplayInit+0x7e>
            ms = *addr++;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	1c5a      	adds	r2, r3, #1
 8001bbc:	607a      	str	r2, [r7, #4]
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8001bc2:	89bb      	ldrh	r3, [r7, #12]
 8001bc4:	2bff      	cmp	r3, #255	@ 0xff
 8001bc6:	d102      	bne.n	8001bce <DisplayInit+0x76>
 8001bc8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001bcc:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8001bce:	89bb      	ldrh	r3, [r7, #12]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f000 fc73 	bl	80024bc <HAL_Delay>
    while(numCommands--) {
 8001bd6:	7bfb      	ldrb	r3, [r7, #15]
 8001bd8:	1e5a      	subs	r2, r3, #1
 8001bda:	73fa      	strb	r2, [r7, #15]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d1c5      	bne.n	8001b6c <DisplayInit+0x14>
        }
    }
}
 8001be0:	bf00      	nop
 8001be2:	bf00      	nop
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8001bec:	b590      	push	{r4, r7, lr}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4604      	mov	r4, r0
 8001bf4:	4608      	mov	r0, r1
 8001bf6:	4611      	mov	r1, r2
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	4623      	mov	r3, r4
 8001bfc:	71fb      	strb	r3, [r7, #7]
 8001bfe:	4603      	mov	r3, r0
 8001c00:	71bb      	strb	r3, [r7, #6]
 8001c02:	460b      	mov	r3, r1
 8001c04:	717b      	strb	r3, [r7, #5]
 8001c06:	4613      	mov	r3, r2
 8001c08:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8001c0a:	202a      	movs	r0, #42	@ 0x2a
 8001c0c:	f7ff ff6e 	bl	8001aec <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8001c10:	2300      	movs	r3, #0
 8001c12:	733b      	strb	r3, [r7, #12]
 8001c14:	4b17      	ldr	r3, [pc, #92]	@ (8001c74 <ST7735_SetAddressWindow+0x88>)
 8001c16:	781a      	ldrb	r2, [r3, #0]
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	737b      	strb	r3, [r7, #13]
 8001c20:	2300      	movs	r3, #0
 8001c22:	73bb      	strb	r3, [r7, #14]
 8001c24:	4b13      	ldr	r3, [pc, #76]	@ (8001c74 <ST7735_SetAddressWindow+0x88>)
 8001c26:	781a      	ldrb	r2, [r3, #0]
 8001c28:	797b      	ldrb	r3, [r7, #5]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001c30:	f107 030c 	add.w	r3, r7, #12
 8001c34:	2104      	movs	r1, #4
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff ff72 	bl	8001b20 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001c3c:	202b      	movs	r0, #43	@ 0x2b
 8001c3e:	f7ff ff55 	bl	8001aec <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8001c42:	4b0d      	ldr	r3, [pc, #52]	@ (8001c78 <ST7735_SetAddressWindow+0x8c>)
 8001c44:	781a      	ldrb	r2, [r3, #0]
 8001c46:	79bb      	ldrb	r3, [r7, #6]
 8001c48:	4413      	add	r3, r2
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 8001c4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c78 <ST7735_SetAddressWindow+0x8c>)
 8001c50:	781a      	ldrb	r2, [r3, #0]
 8001c52:	793b      	ldrb	r3, [r7, #4]
 8001c54:	4413      	add	r3, r2
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001c5a:	f107 030c 	add.w	r3, r7, #12
 8001c5e:	2104      	movs	r1, #4
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff ff5d 	bl	8001b20 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8001c66:	202c      	movs	r0, #44	@ 0x2c
 8001c68:	f7ff ff40 	bl	8001aec <ST7735_WriteCommand>
}
 8001c6c:	bf00      	nop
 8001c6e:	3714      	adds	r7, #20
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd90      	pop	{r4, r7, pc}
 8001c74:	2000002f 	.word	0x2000002f
 8001c78:	20000030 	.word	0x20000030

08001c7c <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	4603      	mov	r3, r0
 8001c84:	71fb      	strb	r3, [r7, #7]
    ST7735_Select();
 8001c86:	f7ff ff07 	bl	8001a98 <ST7735_Select>
    ST7735_Reset();
 8001c8a:	f7ff ff1b 	bl	8001ac4 <ST7735_Reset>
    DisplayInit(init_cmds1);
 8001c8e:	480c      	ldr	r0, [pc, #48]	@ (8001cc0 <ST7735_Init+0x44>)
 8001c90:	f7ff ff62 	bl	8001b58 <DisplayInit>
    DisplayInit(init_cmds2);
 8001c94:	480b      	ldr	r0, [pc, #44]	@ (8001cc4 <ST7735_Init+0x48>)
 8001c96:	f7ff ff5f 	bl	8001b58 <DisplayInit>
    DisplayInit(init_cmds3);
 8001c9a:	480b      	ldr	r0, [pc, #44]	@ (8001cc8 <ST7735_Init+0x4c>)
 8001c9c:	f7ff ff5c 	bl	8001b58 <DisplayInit>
    ST7735_WriteCommand(ST7735_MADCTL);
    ST7735_WriteData(&data,1);
    ST7735_Unselect();

#elif ST7735_IS_128X128
    _colstart = 2;
 8001ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ccc <ST7735_Init+0x50>)
 8001ca2:	2202      	movs	r2, #2
 8001ca4:	701a      	strb	r2, [r3, #0]
    _rowstart = 3;
 8001ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd0 <ST7735_Init+0x54>)
 8001ca8:	2203      	movs	r2, #3
 8001caa:	701a      	strb	r2, [r3, #0]
#else
    _colstart = 0;
    _rowstart = 0;
#endif
    ST7735_SetRotation (rotation);
 8001cac:	79fb      	ldrb	r3, [r7, #7]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f000 f810 	bl	8001cd4 <ST7735_SetRotation>
    ST7735_Unselect();
 8001cb4:	f7ff fefb 	bl	8001aae <ST7735_Unselect>

}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	08004094 	.word	0x08004094
 8001cc4:	080040cc 	.word	0x080040cc
 8001cc8:	080040dc 	.word	0x080040dc
 8001ccc:	2000002d 	.word	0x2000002d
 8001cd0:	2000002e 	.word	0x2000002e

08001cd4 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	71fb      	strb	r3, [r7, #7]

  uint8_t madctl = 0;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	73fb      	strb	r3, [r7, #15]

  rotation = m % 4; // can't be higher than 3
 8001ce2:	79fb      	ldrb	r3, [r7, #7]
 8001ce4:	f003 0303 	and.w	r3, r3, #3
 8001ce8:	b2da      	uxtb	r2, r3
 8001cea:	4b33      	ldr	r3, [pc, #204]	@ (8001db8 <ST7735_SetRotation+0xe4>)
 8001cec:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 8001cee:	4b32      	ldr	r3, [pc, #200]	@ (8001db8 <ST7735_SetRotation+0xe4>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	2b03      	cmp	r3, #3
 8001cf4:	d84e      	bhi.n	8001d94 <ST7735_SetRotation+0xc0>
 8001cf6:	a201      	add	r2, pc, #4	@ (adr r2, 8001cfc <ST7735_SetRotation+0x28>)
 8001cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cfc:	08001d0d 	.word	0x08001d0d
 8001d00:	08001d2f 	.word	0x08001d2f
 8001d04:	08001d51 	.word	0x08001d51
 8001d08:	08001d73 	.word	0x08001d73
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 8001d0c:	23c0      	movs	r3, #192	@ 0xc0
 8001d0e:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 8001d10:	4b2a      	ldr	r3, [pc, #168]	@ (8001dbc <ST7735_SetRotation+0xe8>)
 8001d12:	2280      	movs	r2, #128	@ 0x80
 8001d14:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8001d16:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc0 <ST7735_SetRotation+0xec>)
 8001d18:	2280      	movs	r2, #128	@ 0x80
 8001d1a:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 8001d1c:	4b29      	ldr	r3, [pc, #164]	@ (8001dc4 <ST7735_SetRotation+0xf0>)
 8001d1e:	781a      	ldrb	r2, [r3, #0]
 8001d20:	4b29      	ldr	r3, [pc, #164]	@ (8001dc8 <ST7735_SetRotation+0xf4>)
 8001d22:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 8001d24:	4b29      	ldr	r3, [pc, #164]	@ (8001dcc <ST7735_SetRotation+0xf8>)
 8001d26:	781a      	ldrb	r2, [r3, #0]
 8001d28:	4b29      	ldr	r3, [pc, #164]	@ (8001dd0 <ST7735_SetRotation+0xfc>)
 8001d2a:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8001d2c:	e032      	b.n	8001d94 <ST7735_SetRotation+0xc0>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8001d2e:	23a0      	movs	r3, #160	@ 0xa0
 8001d30:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 8001d32:	4b23      	ldr	r3, [pc, #140]	@ (8001dc0 <ST7735_SetRotation+0xec>)
 8001d34:	2280      	movs	r2, #128	@ 0x80
 8001d36:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8001d38:	4b20      	ldr	r3, [pc, #128]	@ (8001dbc <ST7735_SetRotation+0xe8>)
 8001d3a:	2280      	movs	r2, #128	@ 0x80
 8001d3c:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8001d3e:	4b21      	ldr	r3, [pc, #132]	@ (8001dc4 <ST7735_SetRotation+0xf0>)
 8001d40:	781a      	ldrb	r2, [r3, #0]
 8001d42:	4b23      	ldr	r3, [pc, #140]	@ (8001dd0 <ST7735_SetRotation+0xfc>)
 8001d44:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8001d46:	4b21      	ldr	r3, [pc, #132]	@ (8001dcc <ST7735_SetRotation+0xf8>)
 8001d48:	781a      	ldrb	r2, [r3, #0]
 8001d4a:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc8 <ST7735_SetRotation+0xf4>)
 8001d4c:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8001d4e:	e021      	b.n	8001d94 <ST7735_SetRotation+0xc0>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 8001d50:	2300      	movs	r3, #0
 8001d52:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 8001d54:	4b19      	ldr	r3, [pc, #100]	@ (8001dbc <ST7735_SetRotation+0xe8>)
 8001d56:	2280      	movs	r2, #128	@ 0x80
 8001d58:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8001d5a:	4b19      	ldr	r3, [pc, #100]	@ (8001dc0 <ST7735_SetRotation+0xec>)
 8001d5c:	2280      	movs	r2, #128	@ 0x80
 8001d5e:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8001d60:	4b18      	ldr	r3, [pc, #96]	@ (8001dc4 <ST7735_SetRotation+0xf0>)
 8001d62:	781a      	ldrb	r2, [r3, #0]
 8001d64:	4b18      	ldr	r3, [pc, #96]	@ (8001dc8 <ST7735_SetRotation+0xf4>)
 8001d66:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 8001d68:	4b18      	ldr	r3, [pc, #96]	@ (8001dcc <ST7735_SetRotation+0xf8>)
 8001d6a:	781a      	ldrb	r2, [r3, #0]
 8001d6c:	4b18      	ldr	r3, [pc, #96]	@ (8001dd0 <ST7735_SetRotation+0xfc>)
 8001d6e:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8001d70:	e010      	b.n	8001d94 <ST7735_SetRotation+0xc0>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8001d72:	2360      	movs	r3, #96	@ 0x60
 8001d74:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 8001d76:	4b12      	ldr	r3, [pc, #72]	@ (8001dc0 <ST7735_SetRotation+0xec>)
 8001d78:	2280      	movs	r2, #128	@ 0x80
 8001d7a:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8001d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001dbc <ST7735_SetRotation+0xe8>)
 8001d7e:	2280      	movs	r2, #128	@ 0x80
 8001d80:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8001d82:	4b10      	ldr	r3, [pc, #64]	@ (8001dc4 <ST7735_SetRotation+0xf0>)
 8001d84:	781a      	ldrb	r2, [r3, #0]
 8001d86:	4b12      	ldr	r3, [pc, #72]	@ (8001dd0 <ST7735_SetRotation+0xfc>)
 8001d88:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8001d8a:	4b10      	ldr	r3, [pc, #64]	@ (8001dcc <ST7735_SetRotation+0xf8>)
 8001d8c:	781a      	ldrb	r2, [r3, #0]
 8001d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc8 <ST7735_SetRotation+0xf4>)
 8001d90:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8001d92:	bf00      	nop
  }
  ST7735_Select();
 8001d94:	f7ff fe80 	bl	8001a98 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8001d98:	2036      	movs	r0, #54	@ 0x36
 8001d9a:	f7ff fea7 	bl	8001aec <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8001d9e:	f107 030f 	add.w	r3, r7, #15
 8001da2:	2101      	movs	r1, #1
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff febb 	bl	8001b20 <ST7735_WriteData>
  ST7735_Unselect();
 8001daa:	f7ff fe80 	bl	8001aae <ST7735_Unselect>
}
 8001dae:	bf00      	nop
 8001db0:	3710      	adds	r7, #16
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	2000002c 	.word	0x2000002c
 8001dbc:	2000002a 	.word	0x2000002a
 8001dc0:	20000028 	.word	0x20000028
 8001dc4:	2000002d 	.word	0x2000002d
 8001dc8:	2000002f 	.word	0x2000002f
 8001dcc:	2000002e 	.word	0x2000002e
 8001dd0:	20000030 	.word	0x20000030

08001dd4 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	80fb      	strh	r3, [r7, #6]
 8001dde:	460b      	mov	r3, r1
 8001de0:	80bb      	strh	r3, [r7, #4]
 8001de2:	4613      	mov	r3, r2
 8001de4:	807b      	strh	r3, [r7, #2]
    if((x >= _width) || (y >= _height))
 8001de6:	88fb      	ldrh	r3, [r7, #6]
 8001de8:	4a17      	ldr	r2, [pc, #92]	@ (8001e48 <ST7735_DrawPixel+0x74>)
 8001dea:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001dee:	4293      	cmp	r3, r2
 8001df0:	da26      	bge.n	8001e40 <ST7735_DrawPixel+0x6c>
 8001df2:	88bb      	ldrh	r3, [r7, #4]
 8001df4:	4a15      	ldr	r2, [pc, #84]	@ (8001e4c <ST7735_DrawPixel+0x78>)
 8001df6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	da20      	bge.n	8001e40 <ST7735_DrawPixel+0x6c>
        return;

    ST7735_Select();
 8001dfe:	f7ff fe4b 	bl	8001a98 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 8001e02:	88fb      	ldrh	r3, [r7, #6]
 8001e04:	b2d8      	uxtb	r0, r3
 8001e06:	88bb      	ldrh	r3, [r7, #4]
 8001e08:	b2d9      	uxtb	r1, r3
 8001e0a:	88fb      	ldrh	r3, [r7, #6]
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	3301      	adds	r3, #1
 8001e10:	b2da      	uxtb	r2, r3
 8001e12:	88bb      	ldrh	r3, [r7, #4]
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	3301      	adds	r3, #1
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	f7ff fee7 	bl	8001bec <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8001e1e:	887b      	ldrh	r3, [r7, #2]
 8001e20:	0a1b      	lsrs	r3, r3, #8
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	733b      	strb	r3, [r7, #12]
 8001e28:	887b      	ldrh	r3, [r7, #2]
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 8001e2e:	f107 030c 	add.w	r3, r7, #12
 8001e32:	2102      	movs	r1, #2
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff fe73 	bl	8001b20 <ST7735_WriteData>

    ST7735_Unselect();
 8001e3a:	f7ff fe38 	bl	8001aae <ST7735_Unselect>
 8001e3e:	e000      	b.n	8001e42 <ST7735_DrawPixel+0x6e>
        return;
 8001e40:	bf00      	nop
}
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	20000028 	.word	0x20000028
 8001e4c:	2000002a 	.word	0x2000002a

08001e50 <ST7735_FillRectangle>:

    ST7735_Unselect();
}

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8001e50:	b590      	push	{r4, r7, lr}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4604      	mov	r4, r0
 8001e58:	4608      	mov	r0, r1
 8001e5a:	4611      	mov	r1, r2
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	4623      	mov	r3, r4
 8001e60:	80fb      	strh	r3, [r7, #6]
 8001e62:	4603      	mov	r3, r0
 8001e64:	80bb      	strh	r3, [r7, #4]
 8001e66:	460b      	mov	r3, r1
 8001e68:	807b      	strh	r3, [r7, #2]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	803b      	strh	r3, [r7, #0]
    if((x >= _width) || (y >= _height)) return;
 8001e6e:	88fb      	ldrh	r3, [r7, #6]
 8001e70:	4a38      	ldr	r2, [pc, #224]	@ (8001f54 <ST7735_FillRectangle+0x104>)
 8001e72:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001e76:	4293      	cmp	r3, r2
 8001e78:	da67      	bge.n	8001f4a <ST7735_FillRectangle+0xfa>
 8001e7a:	88bb      	ldrh	r3, [r7, #4]
 8001e7c:	4a36      	ldr	r2, [pc, #216]	@ (8001f58 <ST7735_FillRectangle+0x108>)
 8001e7e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001e82:	4293      	cmp	r3, r2
 8001e84:	da61      	bge.n	8001f4a <ST7735_FillRectangle+0xfa>
    if((x + w - 1) >= _width) w = _width - x;
 8001e86:	88fa      	ldrh	r2, [r7, #6]
 8001e88:	887b      	ldrh	r3, [r7, #2]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	4a31      	ldr	r2, [pc, #196]	@ (8001f54 <ST7735_FillRectangle+0x104>)
 8001e8e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001e92:	4293      	cmp	r3, r2
 8001e94:	dd06      	ble.n	8001ea4 <ST7735_FillRectangle+0x54>
 8001e96:	4b2f      	ldr	r3, [pc, #188]	@ (8001f54 <ST7735_FillRectangle+0x104>)
 8001e98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e9c:	b29a      	uxth	r2, r3
 8001e9e:	88fb      	ldrh	r3, [r7, #6]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8001ea4:	88ba      	ldrh	r2, [r7, #4]
 8001ea6:	883b      	ldrh	r3, [r7, #0]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	4a2b      	ldr	r2, [pc, #172]	@ (8001f58 <ST7735_FillRectangle+0x108>)
 8001eac:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	dd06      	ble.n	8001ec2 <ST7735_FillRectangle+0x72>
 8001eb4:	4b28      	ldr	r3, [pc, #160]	@ (8001f58 <ST7735_FillRectangle+0x108>)
 8001eb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	88bb      	ldrh	r3, [r7, #4]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8001ec2:	f7ff fde9 	bl	8001a98 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001ec6:	88fb      	ldrh	r3, [r7, #6]
 8001ec8:	b2d8      	uxtb	r0, r3
 8001eca:	88bb      	ldrh	r3, [r7, #4]
 8001ecc:	b2d9      	uxtb	r1, r3
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	b2da      	uxtb	r2, r3
 8001ed2:	887b      	ldrh	r3, [r7, #2]
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	4413      	add	r3, r2
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	3b01      	subs	r3, #1
 8001edc:	b2dc      	uxtb	r4, r3
 8001ede:	88bb      	ldrh	r3, [r7, #4]
 8001ee0:	b2da      	uxtb	r2, r3
 8001ee2:	883b      	ldrh	r3, [r7, #0]
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	4413      	add	r3, r2
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	3b01      	subs	r3, #1
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	4622      	mov	r2, r4
 8001ef0:	f7ff fe7c 	bl	8001bec <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8001ef4:	8c3b      	ldrh	r3, [r7, #32]
 8001ef6:	0a1b      	lsrs	r3, r3, #8
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	733b      	strb	r3, [r7, #12]
 8001efe:	8c3b      	ldrh	r3, [r7, #32]
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8001f04:	2201      	movs	r2, #1
 8001f06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f0a:	4814      	ldr	r0, [pc, #80]	@ (8001f5c <ST7735_FillRectangle+0x10c>)
 8001f0c:	f000 ff44 	bl	8002d98 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8001f10:	883b      	ldrh	r3, [r7, #0]
 8001f12:	80bb      	strh	r3, [r7, #4]
 8001f14:	e013      	b.n	8001f3e <ST7735_FillRectangle+0xee>
        for(x = w; x > 0; x--) {
 8001f16:	887b      	ldrh	r3, [r7, #2]
 8001f18:	80fb      	strh	r3, [r7, #6]
 8001f1a:	e00a      	b.n	8001f32 <ST7735_FillRectangle+0xe2>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8001f1c:	f107 010c 	add.w	r1, r7, #12
 8001f20:	f04f 33ff 	mov.w	r3, #4294967295
 8001f24:	2202      	movs	r2, #2
 8001f26:	480e      	ldr	r0, [pc, #56]	@ (8001f60 <ST7735_FillRectangle+0x110>)
 8001f28:	f001 fda3 	bl	8003a72 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8001f2c:	88fb      	ldrh	r3, [r7, #6]
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	80fb      	strh	r3, [r7, #6]
 8001f32:	88fb      	ldrh	r3, [r7, #6]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1f1      	bne.n	8001f1c <ST7735_FillRectangle+0xcc>
    for(y = h; y > 0; y--) {
 8001f38:	88bb      	ldrh	r3, [r7, #4]
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	80bb      	strh	r3, [r7, #4]
 8001f3e:	88bb      	ldrh	r3, [r7, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d1e8      	bne.n	8001f16 <ST7735_FillRectangle+0xc6>
        }
    }

    ST7735_Unselect();
 8001f44:	f7ff fdb3 	bl	8001aae <ST7735_Unselect>
 8001f48:	e000      	b.n	8001f4c <ST7735_FillRectangle+0xfc>
    if((x >= _width) || (y >= _height)) return;
 8001f4a:	bf00      	nop
}
 8001f4c:	3714      	adds	r7, #20
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd90      	pop	{r4, r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20000028 	.word	0x20000028
 8001f58:	2000002a 	.word	0x2000002a
 8001f5c:	48000400 	.word	0x48000400
 8001f60:	20000034 	.word	0x20000034

08001f64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f68:	f000 fa37 	bl	80023da <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f6c:	f000 f80f 	bl	8001f8e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f70:	f000 f8c0 	bl	80020f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f74:	f000 f894 	bl	80020a0 <MX_DMA_Init>
  MX_SPI1_Init();
 8001f78:	f000 f854 	bl	8002024 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  ST7735_Init(0);
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	f7ff fe7d 	bl	8001c7c <ST7735_Init>
  fillScreen(BLACK);
 8001f82:	2000      	movs	r0, #0
 8001f84:	f7ff f8b8 	bl	80010f8 <fillScreen>
	  ST7735_SetRotation(3);
	  ST7735_WriteString(0, 0, "Raphael ", Font_11x18, YELLOW, BLACK);
	  ST7735_WriteString(0, 18, "Baumeler", Font_11x18, YELLOW, BLACK);
	  HAL_Delay(1000);
	  fillScreen(BLACK);*/
	  testAll();
 8001f88:	f7ff fd5b 	bl	8001a42 <testAll>
 8001f8c:	e7fc      	b.n	8001f88 <main+0x24>

08001f8e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	b094      	sub	sp, #80	@ 0x50
 8001f92:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f94:	f107 0318 	add.w	r3, r7, #24
 8001f98:	2238      	movs	r2, #56	@ 0x38
 8001f9a:	2100      	movs	r1, #0
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f002 f841 	bl	8004024 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fa2:	1d3b      	adds	r3, r7, #4
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]
 8001fa8:	605a      	str	r2, [r3, #4]
 8001faa:	609a      	str	r2, [r3, #8]
 8001fac:	60da      	str	r2, [r3, #12]
 8001fae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fb0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001fb4:	f000 ff08 	bl	8002dc8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001fbc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fc0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV3;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001fce:	230a      	movs	r3, #10
 8001fd0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001fda:	2302      	movs	r3, #2
 8001fdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fde:	f107 0318 	add.w	r3, r7, #24
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f000 ffa4 	bl	8002f30 <HAL_RCC_OscConfig>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001fee:	f000 f8e5 	bl	80021bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ff2:	230f      	movs	r3, #15
 8001ff4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ffe:	2300      	movs	r3, #0
 8002000:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002002:	2300      	movs	r3, #0
 8002004:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002006:	1d3b      	adds	r3, r7, #4
 8002008:	2102      	movs	r1, #2
 800200a:	4618      	mov	r0, r3
 800200c:	f001 faa2 	bl	8003554 <HAL_RCC_ClockConfig>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002016:	f000 f8d1 	bl	80021bc <Error_Handler>
  }
}
 800201a:	bf00      	nop
 800201c:	3750      	adds	r7, #80	@ 0x50
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002028:	4b1b      	ldr	r3, [pc, #108]	@ (8002098 <MX_SPI1_Init+0x74>)
 800202a:	4a1c      	ldr	r2, [pc, #112]	@ (800209c <MX_SPI1_Init+0x78>)
 800202c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800202e:	4b1a      	ldr	r3, [pc, #104]	@ (8002098 <MX_SPI1_Init+0x74>)
 8002030:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002034:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8002036:	4b18      	ldr	r3, [pc, #96]	@ (8002098 <MX_SPI1_Init+0x74>)
 8002038:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800203c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800203e:	4b16      	ldr	r3, [pc, #88]	@ (8002098 <MX_SPI1_Init+0x74>)
 8002040:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002044:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002046:	4b14      	ldr	r3, [pc, #80]	@ (8002098 <MX_SPI1_Init+0x74>)
 8002048:	2200      	movs	r2, #0
 800204a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800204c:	4b12      	ldr	r3, [pc, #72]	@ (8002098 <MX_SPI1_Init+0x74>)
 800204e:	2200      	movs	r2, #0
 8002050:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002052:	4b11      	ldr	r3, [pc, #68]	@ (8002098 <MX_SPI1_Init+0x74>)
 8002054:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002058:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800205a:	4b0f      	ldr	r3, [pc, #60]	@ (8002098 <MX_SPI1_Init+0x74>)
 800205c:	2210      	movs	r2, #16
 800205e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002060:	4b0d      	ldr	r3, [pc, #52]	@ (8002098 <MX_SPI1_Init+0x74>)
 8002062:	2200      	movs	r2, #0
 8002064:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002066:	4b0c      	ldr	r3, [pc, #48]	@ (8002098 <MX_SPI1_Init+0x74>)
 8002068:	2200      	movs	r2, #0
 800206a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800206c:	4b0a      	ldr	r3, [pc, #40]	@ (8002098 <MX_SPI1_Init+0x74>)
 800206e:	2200      	movs	r2, #0
 8002070:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002072:	4b09      	ldr	r3, [pc, #36]	@ (8002098 <MX_SPI1_Init+0x74>)
 8002074:	2207      	movs	r2, #7
 8002076:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002078:	4b07      	ldr	r3, [pc, #28]	@ (8002098 <MX_SPI1_Init+0x74>)
 800207a:	2200      	movs	r2, #0
 800207c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800207e:	4b06      	ldr	r3, [pc, #24]	@ (8002098 <MX_SPI1_Init+0x74>)
 8002080:	2208      	movs	r2, #8
 8002082:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002084:	4804      	ldr	r0, [pc, #16]	@ (8002098 <MX_SPI1_Init+0x74>)
 8002086:	f001 fc49 	bl	800391c <HAL_SPI_Init>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8002090:	f000 f894 	bl	80021bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002094:	bf00      	nop
 8002096:	bd80      	pop	{r7, pc}
 8002098:	20000034 	.word	0x20000034
 800209c:	40013000 	.word	0x40013000

080020a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80020a6:	4b12      	ldr	r3, [pc, #72]	@ (80020f0 <MX_DMA_Init+0x50>)
 80020a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020aa:	4a11      	ldr	r2, [pc, #68]	@ (80020f0 <MX_DMA_Init+0x50>)
 80020ac:	f043 0304 	orr.w	r3, r3, #4
 80020b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80020b2:	4b0f      	ldr	r3, [pc, #60]	@ (80020f0 <MX_DMA_Init+0x50>)
 80020b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020b6:	f003 0304 	and.w	r3, r3, #4
 80020ba:	607b      	str	r3, [r7, #4]
 80020bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020be:	4b0c      	ldr	r3, [pc, #48]	@ (80020f0 <MX_DMA_Init+0x50>)
 80020c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020c2:	4a0b      	ldr	r2, [pc, #44]	@ (80020f0 <MX_DMA_Init+0x50>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80020ca:	4b09      	ldr	r3, [pc, #36]	@ (80020f0 <MX_DMA_Init+0x50>)
 80020cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	603b      	str	r3, [r7, #0]
 80020d4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80020d6:	2200      	movs	r2, #0
 80020d8:	2100      	movs	r1, #0
 80020da:	200b      	movs	r0, #11
 80020dc:	f000 faeb 	bl	80026b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80020e0:	200b      	movs	r0, #11
 80020e2:	f000 fb02 	bl	80026ea <HAL_NVIC_EnableIRQ>

}
 80020e6:	bf00      	nop
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40021000 	.word	0x40021000

080020f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b088      	sub	sp, #32
 80020f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fa:	f107 030c 	add.w	r3, r7, #12
 80020fe:	2200      	movs	r2, #0
 8002100:	601a      	str	r2, [r3, #0]
 8002102:	605a      	str	r2, [r3, #4]
 8002104:	609a      	str	r2, [r3, #8]
 8002106:	60da      	str	r2, [r3, #12]
 8002108:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800210a:	4b2a      	ldr	r3, [pc, #168]	@ (80021b4 <MX_GPIO_Init+0xc0>)
 800210c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800210e:	4a29      	ldr	r2, [pc, #164]	@ (80021b4 <MX_GPIO_Init+0xc0>)
 8002110:	f043 0320 	orr.w	r3, r3, #32
 8002114:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002116:	4b27      	ldr	r3, [pc, #156]	@ (80021b4 <MX_GPIO_Init+0xc0>)
 8002118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800211a:	f003 0320 	and.w	r3, r3, #32
 800211e:	60bb      	str	r3, [r7, #8]
 8002120:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002122:	4b24      	ldr	r3, [pc, #144]	@ (80021b4 <MX_GPIO_Init+0xc0>)
 8002124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002126:	4a23      	ldr	r2, [pc, #140]	@ (80021b4 <MX_GPIO_Init+0xc0>)
 8002128:	f043 0301 	orr.w	r3, r3, #1
 800212c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800212e:	4b21      	ldr	r3, [pc, #132]	@ (80021b4 <MX_GPIO_Init+0xc0>)
 8002130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	607b      	str	r3, [r7, #4]
 8002138:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800213a:	4b1e      	ldr	r3, [pc, #120]	@ (80021b4 <MX_GPIO_Init+0xc0>)
 800213c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800213e:	4a1d      	ldr	r2, [pc, #116]	@ (80021b4 <MX_GPIO_Init+0xc0>)
 8002140:	f043 0302 	orr.w	r3, r3, #2
 8002144:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002146:	4b1b      	ldr	r3, [pc, #108]	@ (80021b4 <MX_GPIO_Init+0xc0>)
 8002148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	603b      	str	r3, [r7, #0]
 8002150:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_15, GPIO_PIN_RESET);
 8002152:	2200      	movs	r2, #0
 8002154:	f248 0140 	movw	r1, #32832	@ 0x8040
 8002158:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800215c:	f000 fe1c 	bl	8002d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002160:	2200      	movs	r2, #0
 8002162:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002166:	4814      	ldr	r0, [pc, #80]	@ (80021b8 <MX_GPIO_Init+0xc4>)
 8002168:	f000 fe16 	bl	8002d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA6 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_15;
 800216c:	f248 0340 	movw	r3, #32832	@ 0x8040
 8002170:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002172:	2301      	movs	r3, #1
 8002174:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002176:	2300      	movs	r3, #0
 8002178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800217a:	2300      	movs	r3, #0
 800217c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217e:	f107 030c 	add.w	r3, r7, #12
 8002182:	4619      	mov	r1, r3
 8002184:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002188:	f000 fc84 	bl	8002a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800218c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002190:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002192:	2301      	movs	r3, #1
 8002194:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002196:	2300      	movs	r3, #0
 8002198:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219a:	2300      	movs	r3, #0
 800219c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800219e:	f107 030c 	add.w	r3, r7, #12
 80021a2:	4619      	mov	r1, r3
 80021a4:	4804      	ldr	r0, [pc, #16]	@ (80021b8 <MX_GPIO_Init+0xc4>)
 80021a6:	f000 fc75 	bl	8002a94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80021aa:	bf00      	nop
 80021ac:	3720      	adds	r7, #32
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40021000 	.word	0x40021000
 80021b8:	48000400 	.word	0x48000400

080021bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021c0:	b672      	cpsid	i
}
 80021c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021c4:	bf00      	nop
 80021c6:	e7fd      	b.n	80021c4 <Error_Handler+0x8>

080021c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ce:	4b0f      	ldr	r3, [pc, #60]	@ (800220c <HAL_MspInit+0x44>)
 80021d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021d2:	4a0e      	ldr	r2, [pc, #56]	@ (800220c <HAL_MspInit+0x44>)
 80021d4:	f043 0301 	orr.w	r3, r3, #1
 80021d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80021da:	4b0c      	ldr	r3, [pc, #48]	@ (800220c <HAL_MspInit+0x44>)
 80021dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	607b      	str	r3, [r7, #4]
 80021e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021e6:	4b09      	ldr	r3, [pc, #36]	@ (800220c <HAL_MspInit+0x44>)
 80021e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ea:	4a08      	ldr	r2, [pc, #32]	@ (800220c <HAL_MspInit+0x44>)
 80021ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80021f2:	4b06      	ldr	r3, [pc, #24]	@ (800220c <HAL_MspInit+0x44>)
 80021f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021fa:	603b      	str	r3, [r7, #0]
 80021fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80021fe:	f000 fe87 	bl	8002f10 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40021000 	.word	0x40021000

08002210 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b08a      	sub	sp, #40	@ 0x28
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	f107 0314 	add.w	r3, r7, #20
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]
 8002226:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a2b      	ldr	r2, [pc, #172]	@ (80022dc <HAL_SPI_MspInit+0xcc>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d150      	bne.n	80022d4 <HAL_SPI_MspInit+0xc4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002232:	4b2b      	ldr	r3, [pc, #172]	@ (80022e0 <HAL_SPI_MspInit+0xd0>)
 8002234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002236:	4a2a      	ldr	r2, [pc, #168]	@ (80022e0 <HAL_SPI_MspInit+0xd0>)
 8002238:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800223c:	6613      	str	r3, [r2, #96]	@ 0x60
 800223e:	4b28      	ldr	r3, [pc, #160]	@ (80022e0 <HAL_SPI_MspInit+0xd0>)
 8002240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002242:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002246:	613b      	str	r3, [r7, #16]
 8002248:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800224a:	4b25      	ldr	r3, [pc, #148]	@ (80022e0 <HAL_SPI_MspInit+0xd0>)
 800224c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224e:	4a24      	ldr	r2, [pc, #144]	@ (80022e0 <HAL_SPI_MspInit+0xd0>)
 8002250:	f043 0302 	orr.w	r3, r3, #2
 8002254:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002256:	4b22      	ldr	r3, [pc, #136]	@ (80022e0 <HAL_SPI_MspInit+0xd0>)
 8002258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8002262:	2328      	movs	r3, #40	@ 0x28
 8002264:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002266:	2302      	movs	r3, #2
 8002268:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226a:	2300      	movs	r3, #0
 800226c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226e:	2300      	movs	r3, #0
 8002270:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002272:	2305      	movs	r3, #5
 8002274:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002276:	f107 0314 	add.w	r3, r7, #20
 800227a:	4619      	mov	r1, r3
 800227c:	4819      	ldr	r0, [pc, #100]	@ (80022e4 <HAL_SPI_MspInit+0xd4>)
 800227e:	f000 fc09 	bl	8002a94 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8002282:	4b19      	ldr	r3, [pc, #100]	@ (80022e8 <HAL_SPI_MspInit+0xd8>)
 8002284:	4a19      	ldr	r2, [pc, #100]	@ (80022ec <HAL_SPI_MspInit+0xdc>)
 8002286:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002288:	4b17      	ldr	r3, [pc, #92]	@ (80022e8 <HAL_SPI_MspInit+0xd8>)
 800228a:	220b      	movs	r2, #11
 800228c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800228e:	4b16      	ldr	r3, [pc, #88]	@ (80022e8 <HAL_SPI_MspInit+0xd8>)
 8002290:	2210      	movs	r2, #16
 8002292:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002294:	4b14      	ldr	r3, [pc, #80]	@ (80022e8 <HAL_SPI_MspInit+0xd8>)
 8002296:	2200      	movs	r2, #0
 8002298:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800229a:	4b13      	ldr	r3, [pc, #76]	@ (80022e8 <HAL_SPI_MspInit+0xd8>)
 800229c:	2280      	movs	r2, #128	@ 0x80
 800229e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022a0:	4b11      	ldr	r3, [pc, #68]	@ (80022e8 <HAL_SPI_MspInit+0xd8>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022a6:	4b10      	ldr	r3, [pc, #64]	@ (80022e8 <HAL_SPI_MspInit+0xd8>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80022ac:	4b0e      	ldr	r3, [pc, #56]	@ (80022e8 <HAL_SPI_MspInit+0xd8>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022b2:	4b0d      	ldr	r3, [pc, #52]	@ (80022e8 <HAL_SPI_MspInit+0xd8>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80022b8:	480b      	ldr	r0, [pc, #44]	@ (80022e8 <HAL_SPI_MspInit+0xd8>)
 80022ba:	f000 fa31 	bl	8002720 <HAL_DMA_Init>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <HAL_SPI_MspInit+0xb8>
    {
      Error_Handler();
 80022c4:	f7ff ff7a 	bl	80021bc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4a07      	ldr	r2, [pc, #28]	@ (80022e8 <HAL_SPI_MspInit+0xd8>)
 80022cc:	655a      	str	r2, [r3, #84]	@ 0x54
 80022ce:	4a06      	ldr	r2, [pc, #24]	@ (80022e8 <HAL_SPI_MspInit+0xd8>)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80022d4:	bf00      	nop
 80022d6:	3728      	adds	r7, #40	@ 0x28
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	40013000 	.word	0x40013000
 80022e0:	40021000 	.word	0x40021000
 80022e4:	48000400 	.word	0x48000400
 80022e8:	20000098 	.word	0x20000098
 80022ec:	40020008 	.word	0x40020008

080022f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022f4:	bf00      	nop
 80022f6:	e7fd      	b.n	80022f4 <NMI_Handler+0x4>

080022f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022fc:	bf00      	nop
 80022fe:	e7fd      	b.n	80022fc <HardFault_Handler+0x4>

08002300 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002304:	bf00      	nop
 8002306:	e7fd      	b.n	8002304 <MemManage_Handler+0x4>

08002308 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800230c:	bf00      	nop
 800230e:	e7fd      	b.n	800230c <BusFault_Handler+0x4>

08002310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002314:	bf00      	nop
 8002316:	e7fd      	b.n	8002314 <UsageFault_Handler+0x4>

08002318 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002326:	b480      	push	{r7}
 8002328:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002346:	f000 f89b 	bl	8002480 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800234a:	bf00      	nop
 800234c:	bd80      	pop	{r7, pc}
	...

08002350 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002354:	4802      	ldr	r0, [pc, #8]	@ (8002360 <DMA1_Channel1_IRQHandler+0x10>)
 8002356:	f000 fa8b 	bl	8002870 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800235a:	bf00      	nop
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	20000098 	.word	0x20000098

08002364 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002368:	4b06      	ldr	r3, [pc, #24]	@ (8002384 <SystemInit+0x20>)
 800236a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800236e:	4a05      	ldr	r2, [pc, #20]	@ (8002384 <SystemInit+0x20>)
 8002370:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002374:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002378:	bf00      	nop
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	e000ed00 	.word	0xe000ed00

08002388 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002388:	480d      	ldr	r0, [pc, #52]	@ (80023c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800238a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800238c:	f7ff ffea 	bl	8002364 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002390:	480c      	ldr	r0, [pc, #48]	@ (80023c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002392:	490d      	ldr	r1, [pc, #52]	@ (80023c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002394:	4a0d      	ldr	r2, [pc, #52]	@ (80023cc <LoopForever+0xe>)
  movs r3, #0
 8002396:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002398:	e002      	b.n	80023a0 <LoopCopyDataInit>

0800239a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800239a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800239c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800239e:	3304      	adds	r3, #4

080023a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023a4:	d3f9      	bcc.n	800239a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023a6:	4a0a      	ldr	r2, [pc, #40]	@ (80023d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80023a8:	4c0a      	ldr	r4, [pc, #40]	@ (80023d4 <LoopForever+0x16>)
  movs r3, #0
 80023aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023ac:	e001      	b.n	80023b2 <LoopFillZerobss>

080023ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023b0:	3204      	adds	r2, #4

080023b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023b4:	d3fb      	bcc.n	80023ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023b6:	f001 fe3d 	bl	8004034 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023ba:	f7ff fdd3 	bl	8001f64 <main>

080023be <LoopForever>:

LoopForever:
    b LoopForever
 80023be:	e7fe      	b.n	80023be <LoopForever>
  ldr   r0, =_estack
 80023c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023c8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80023cc:	08004120 	.word	0x08004120
  ldr r2, =_sbss
 80023d0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80023d4:	200000fc 	.word	0x200000fc

080023d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023d8:	e7fe      	b.n	80023d8 <ADC1_2_IRQHandler>

080023da <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b082      	sub	sp, #8
 80023de:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023e0:	2300      	movs	r3, #0
 80023e2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023e4:	2003      	movs	r0, #3
 80023e6:	f000 f95b 	bl	80026a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023ea:	200f      	movs	r0, #15
 80023ec:	f000 f80e 	bl	800240c <HAL_InitTick>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d002      	beq.n	80023fc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	71fb      	strb	r3, [r7, #7]
 80023fa:	e001      	b.n	8002400 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023fc:	f7ff fee4 	bl	80021c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002400:	79fb      	ldrb	r3, [r7, #7]

}
 8002402:	4618      	mov	r0, r3
 8002404:	3708      	adds	r7, #8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
	...

0800240c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002414:	2300      	movs	r3, #0
 8002416:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002418:	4b16      	ldr	r3, [pc, #88]	@ (8002474 <HAL_InitTick+0x68>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d022      	beq.n	8002466 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002420:	4b15      	ldr	r3, [pc, #84]	@ (8002478 <HAL_InitTick+0x6c>)
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	4b13      	ldr	r3, [pc, #76]	@ (8002474 <HAL_InitTick+0x68>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800242c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002430:	fbb2 f3f3 	udiv	r3, r2, r3
 8002434:	4618      	mov	r0, r3
 8002436:	f000 f966 	bl	8002706 <HAL_SYSTICK_Config>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d10f      	bne.n	8002460 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2b0f      	cmp	r3, #15
 8002444:	d809      	bhi.n	800245a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002446:	2200      	movs	r2, #0
 8002448:	6879      	ldr	r1, [r7, #4]
 800244a:	f04f 30ff 	mov.w	r0, #4294967295
 800244e:	f000 f932 	bl	80026b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002452:	4a0a      	ldr	r2, [pc, #40]	@ (800247c <HAL_InitTick+0x70>)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6013      	str	r3, [r2, #0]
 8002458:	e007      	b.n	800246a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	73fb      	strb	r3, [r7, #15]
 800245e:	e004      	b.n	800246a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	73fb      	strb	r3, [r7, #15]
 8002464:	e001      	b.n	800246a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800246a:	7bfb      	ldrb	r3, [r7, #15]
}
 800246c:	4618      	mov	r0, r3
 800246e:	3710      	adds	r7, #16
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	20000008 	.word	0x20000008
 8002478:	20000000 	.word	0x20000000
 800247c:	20000004 	.word	0x20000004

08002480 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002484:	4b05      	ldr	r3, [pc, #20]	@ (800249c <HAL_IncTick+0x1c>)
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	4b05      	ldr	r3, [pc, #20]	@ (80024a0 <HAL_IncTick+0x20>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4413      	add	r3, r2
 800248e:	4a03      	ldr	r2, [pc, #12]	@ (800249c <HAL_IncTick+0x1c>)
 8002490:	6013      	str	r3, [r2, #0]
}
 8002492:	bf00      	nop
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	200000f8 	.word	0x200000f8
 80024a0:	20000008 	.word	0x20000008

080024a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  return uwTick;
 80024a8:	4b03      	ldr	r3, [pc, #12]	@ (80024b8 <HAL_GetTick+0x14>)
 80024aa:	681b      	ldr	r3, [r3, #0]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	200000f8 	.word	0x200000f8

080024bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024c4:	f7ff ffee 	bl	80024a4 <HAL_GetTick>
 80024c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d4:	d004      	beq.n	80024e0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80024d6:	4b09      	ldr	r3, [pc, #36]	@ (80024fc <HAL_Delay+0x40>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	4413      	add	r3, r2
 80024de:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024e0:	bf00      	nop
 80024e2:	f7ff ffdf 	bl	80024a4 <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	68fa      	ldr	r2, [r7, #12]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d8f7      	bhi.n	80024e2 <HAL_Delay+0x26>
  {
  }
}
 80024f2:	bf00      	nop
 80024f4:	bf00      	nop
 80024f6:	3710      	adds	r7, #16
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	20000008 	.word	0x20000008

08002500 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002510:	4b0c      	ldr	r3, [pc, #48]	@ (8002544 <__NVIC_SetPriorityGrouping+0x44>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002516:	68ba      	ldr	r2, [r7, #8]
 8002518:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800251c:	4013      	ands	r3, r2
 800251e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002528:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800252c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002530:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002532:	4a04      	ldr	r2, [pc, #16]	@ (8002544 <__NVIC_SetPriorityGrouping+0x44>)
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	60d3      	str	r3, [r2, #12]
}
 8002538:	bf00      	nop
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800254c:	4b04      	ldr	r3, [pc, #16]	@ (8002560 <__NVIC_GetPriorityGrouping+0x18>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	0a1b      	lsrs	r3, r3, #8
 8002552:	f003 0307 	and.w	r3, r3, #7
}
 8002556:	4618      	mov	r0, r3
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr
 8002560:	e000ed00 	.word	0xe000ed00

08002564 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800256e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002572:	2b00      	cmp	r3, #0
 8002574:	db0b      	blt.n	800258e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	f003 021f 	and.w	r2, r3, #31
 800257c:	4907      	ldr	r1, [pc, #28]	@ (800259c <__NVIC_EnableIRQ+0x38>)
 800257e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002582:	095b      	lsrs	r3, r3, #5
 8002584:	2001      	movs	r0, #1
 8002586:	fa00 f202 	lsl.w	r2, r0, r2
 800258a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	e000e100 	.word	0xe000e100

080025a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	6039      	str	r1, [r7, #0]
 80025aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	db0a      	blt.n	80025ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	490c      	ldr	r1, [pc, #48]	@ (80025ec <__NVIC_SetPriority+0x4c>)
 80025ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025be:	0112      	lsls	r2, r2, #4
 80025c0:	b2d2      	uxtb	r2, r2
 80025c2:	440b      	add	r3, r1
 80025c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025c8:	e00a      	b.n	80025e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	b2da      	uxtb	r2, r3
 80025ce:	4908      	ldr	r1, [pc, #32]	@ (80025f0 <__NVIC_SetPriority+0x50>)
 80025d0:	79fb      	ldrb	r3, [r7, #7]
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	3b04      	subs	r3, #4
 80025d8:	0112      	lsls	r2, r2, #4
 80025da:	b2d2      	uxtb	r2, r2
 80025dc:	440b      	add	r3, r1
 80025de:	761a      	strb	r2, [r3, #24]
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	e000e100 	.word	0xe000e100
 80025f0:	e000ed00 	.word	0xe000ed00

080025f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b089      	sub	sp, #36	@ 0x24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f003 0307 	and.w	r3, r3, #7
 8002606:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	f1c3 0307 	rsb	r3, r3, #7
 800260e:	2b04      	cmp	r3, #4
 8002610:	bf28      	it	cs
 8002612:	2304      	movcs	r3, #4
 8002614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	3304      	adds	r3, #4
 800261a:	2b06      	cmp	r3, #6
 800261c:	d902      	bls.n	8002624 <NVIC_EncodePriority+0x30>
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	3b03      	subs	r3, #3
 8002622:	e000      	b.n	8002626 <NVIC_EncodePriority+0x32>
 8002624:	2300      	movs	r3, #0
 8002626:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002628:	f04f 32ff 	mov.w	r2, #4294967295
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	fa02 f303 	lsl.w	r3, r2, r3
 8002632:	43da      	mvns	r2, r3
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	401a      	ands	r2, r3
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800263c:	f04f 31ff 	mov.w	r1, #4294967295
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	fa01 f303 	lsl.w	r3, r1, r3
 8002646:	43d9      	mvns	r1, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800264c:	4313      	orrs	r3, r2
         );
}
 800264e:	4618      	mov	r0, r3
 8002650:	3724      	adds	r7, #36	@ 0x24
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
	...

0800265c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3b01      	subs	r3, #1
 8002668:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800266c:	d301      	bcc.n	8002672 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800266e:	2301      	movs	r3, #1
 8002670:	e00f      	b.n	8002692 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002672:	4a0a      	ldr	r2, [pc, #40]	@ (800269c <SysTick_Config+0x40>)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	3b01      	subs	r3, #1
 8002678:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800267a:	210f      	movs	r1, #15
 800267c:	f04f 30ff 	mov.w	r0, #4294967295
 8002680:	f7ff ff8e 	bl	80025a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002684:	4b05      	ldr	r3, [pc, #20]	@ (800269c <SysTick_Config+0x40>)
 8002686:	2200      	movs	r2, #0
 8002688:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800268a:	4b04      	ldr	r3, [pc, #16]	@ (800269c <SysTick_Config+0x40>)
 800268c:	2207      	movs	r2, #7
 800268e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	e000e010 	.word	0xe000e010

080026a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f7ff ff29 	bl	8002500 <__NVIC_SetPriorityGrouping>
}
 80026ae:	bf00      	nop
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b086      	sub	sp, #24
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	4603      	mov	r3, r0
 80026be:	60b9      	str	r1, [r7, #8]
 80026c0:	607a      	str	r2, [r7, #4]
 80026c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026c4:	f7ff ff40 	bl	8002548 <__NVIC_GetPriorityGrouping>
 80026c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	68b9      	ldr	r1, [r7, #8]
 80026ce:	6978      	ldr	r0, [r7, #20]
 80026d0:	f7ff ff90 	bl	80025f4 <NVIC_EncodePriority>
 80026d4:	4602      	mov	r2, r0
 80026d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026da:	4611      	mov	r1, r2
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff ff5f 	bl	80025a0 <__NVIC_SetPriority>
}
 80026e2:	bf00      	nop
 80026e4:	3718      	adds	r7, #24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b082      	sub	sp, #8
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	4603      	mov	r3, r0
 80026f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7ff ff33 	bl	8002564 <__NVIC_EnableIRQ>
}
 80026fe:	bf00      	nop
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b082      	sub	sp, #8
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7ff ffa4 	bl	800265c <SysTick_Config>
 8002714:	4603      	mov	r3, r0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e08d      	b.n	800284e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	461a      	mov	r2, r3
 8002738:	4b47      	ldr	r3, [pc, #284]	@ (8002858 <HAL_DMA_Init+0x138>)
 800273a:	429a      	cmp	r2, r3
 800273c:	d80f      	bhi.n	800275e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	461a      	mov	r2, r3
 8002744:	4b45      	ldr	r3, [pc, #276]	@ (800285c <HAL_DMA_Init+0x13c>)
 8002746:	4413      	add	r3, r2
 8002748:	4a45      	ldr	r2, [pc, #276]	@ (8002860 <HAL_DMA_Init+0x140>)
 800274a:	fba2 2303 	umull	r2, r3, r2, r3
 800274e:	091b      	lsrs	r3, r3, #4
 8002750:	009a      	lsls	r2, r3, #2
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a42      	ldr	r2, [pc, #264]	@ (8002864 <HAL_DMA_Init+0x144>)
 800275a:	641a      	str	r2, [r3, #64]	@ 0x40
 800275c:	e00e      	b.n	800277c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	461a      	mov	r2, r3
 8002764:	4b40      	ldr	r3, [pc, #256]	@ (8002868 <HAL_DMA_Init+0x148>)
 8002766:	4413      	add	r3, r2
 8002768:	4a3d      	ldr	r2, [pc, #244]	@ (8002860 <HAL_DMA_Init+0x140>)
 800276a:	fba2 2303 	umull	r2, r3, r2, r3
 800276e:	091b      	lsrs	r3, r3, #4
 8002770:	009a      	lsls	r2, r3, #2
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a3c      	ldr	r2, [pc, #240]	@ (800286c <HAL_DMA_Init+0x14c>)
 800277a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2202      	movs	r2, #2
 8002780:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002792:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002796:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80027a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	691b      	ldr	r3, [r3, #16]
 80027a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a1b      	ldr	r3, [r3, #32]
 80027be:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027c0:	68fa      	ldr	r2, [r7, #12]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f000 f8fe 	bl	80029d0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027dc:	d102      	bne.n	80027e4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2200      	movs	r2, #0
 80027e2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685a      	ldr	r2, [r3, #4]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027ec:	b2d2      	uxtb	r2, r2
 80027ee:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80027f8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d010      	beq.n	8002824 <HAL_DMA_Init+0x104>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	2b04      	cmp	r3, #4
 8002808:	d80c      	bhi.n	8002824 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f000 f91e 	bl	8002a4c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002814:	2200      	movs	r2, #0
 8002816:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002820:	605a      	str	r2, [r3, #4]
 8002822:	e008      	b.n	8002836 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40020407 	.word	0x40020407
 800285c:	bffdfff8 	.word	0xbffdfff8
 8002860:	cccccccd 	.word	0xcccccccd
 8002864:	40020000 	.word	0x40020000
 8002868:	bffdfbf8 	.word	0xbffdfbf8
 800286c:	40020400 	.word	0x40020400

08002870 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288c:	f003 031f 	and.w	r3, r3, #31
 8002890:	2204      	movs	r2, #4
 8002892:	409a      	lsls	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4013      	ands	r3, r2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d026      	beq.n	80028ea <HAL_DMA_IRQHandler+0x7a>
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	f003 0304 	and.w	r3, r3, #4
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d021      	beq.n	80028ea <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0320 	and.w	r3, r3, #32
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d107      	bne.n	80028c4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f022 0204 	bic.w	r2, r2, #4
 80028c2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c8:	f003 021f 	and.w	r2, r3, #31
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d0:	2104      	movs	r1, #4
 80028d2:	fa01 f202 	lsl.w	r2, r1, r2
 80028d6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d071      	beq.n	80029c4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80028e8:	e06c      	b.n	80029c4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ee:	f003 031f 	and.w	r3, r3, #31
 80028f2:	2202      	movs	r2, #2
 80028f4:	409a      	lsls	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	4013      	ands	r3, r2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d02e      	beq.n	800295c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	f003 0302 	and.w	r3, r3, #2
 8002904:	2b00      	cmp	r3, #0
 8002906:	d029      	beq.n	800295c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0320 	and.w	r3, r3, #32
 8002912:	2b00      	cmp	r3, #0
 8002914:	d10b      	bne.n	800292e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f022 020a 	bic.w	r2, r2, #10
 8002924:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2201      	movs	r2, #1
 800292a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002932:	f003 021f 	and.w	r2, r3, #31
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293a:	2102      	movs	r1, #2
 800293c:	fa01 f202 	lsl.w	r2, r1, r2
 8002940:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800294e:	2b00      	cmp	r3, #0
 8002950:	d038      	beq.n	80029c4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800295a:	e033      	b.n	80029c4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002960:	f003 031f 	and.w	r3, r3, #31
 8002964:	2208      	movs	r2, #8
 8002966:	409a      	lsls	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	4013      	ands	r3, r2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d02a      	beq.n	80029c6 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	f003 0308 	and.w	r3, r3, #8
 8002976:	2b00      	cmp	r3, #0
 8002978:	d025      	beq.n	80029c6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 020e 	bic.w	r2, r2, #14
 8002988:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800298e:	f003 021f 	and.w	r2, r3, #31
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002996:	2101      	movs	r1, #1
 8002998:	fa01 f202 	lsl.w	r2, r1, r2
 800299c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d004      	beq.n	80029c6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80029c4:	bf00      	nop
 80029c6:	bf00      	nop
}
 80029c8:	3710      	adds	r7, #16
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
	...

080029d0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b087      	sub	sp, #28
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	461a      	mov	r2, r3
 80029de:	4b16      	ldr	r3, [pc, #88]	@ (8002a38 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d802      	bhi.n	80029ea <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80029e4:	4b15      	ldr	r3, [pc, #84]	@ (8002a3c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80029e6:	617b      	str	r3, [r7, #20]
 80029e8:	e001      	b.n	80029ee <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80029ea:	4b15      	ldr	r3, [pc, #84]	@ (8002a40 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80029ec:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	3b08      	subs	r3, #8
 80029fa:	4a12      	ldr	r2, [pc, #72]	@ (8002a44 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80029fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002a00:	091b      	lsrs	r3, r3, #4
 8002a02:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a08:	089b      	lsrs	r3, r3, #2
 8002a0a:	009a      	lsls	r2, r3, #2
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	4413      	add	r3, r2
 8002a10:	461a      	mov	r2, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a0b      	ldr	r2, [pc, #44]	@ (8002a48 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002a1a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f003 031f 	and.w	r3, r3, #31
 8002a22:	2201      	movs	r2, #1
 8002a24:	409a      	lsls	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002a2a:	bf00      	nop
 8002a2c:	371c      	adds	r7, #28
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	40020407 	.word	0x40020407
 8002a3c:	40020800 	.word	0x40020800
 8002a40:	40020820 	.word	0x40020820
 8002a44:	cccccccd 	.word	0xcccccccd
 8002a48:	40020880 	.word	0x40020880

08002a4c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b085      	sub	sp, #20
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002a5c:	68fa      	ldr	r2, [r7, #12]
 8002a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002a60:	4413      	add	r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	461a      	mov	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a08      	ldr	r2, [pc, #32]	@ (8002a90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002a6e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	3b01      	subs	r3, #1
 8002a74:	f003 031f 	and.w	r3, r3, #31
 8002a78:	2201      	movs	r2, #1
 8002a7a:	409a      	lsls	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002a80:	bf00      	nop
 8002a82:	3714      	adds	r7, #20
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr
 8002a8c:	1000823f 	.word	0x1000823f
 8002a90:	40020940 	.word	0x40020940

08002a94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b087      	sub	sp, #28
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002aa2:	e15a      	b.n	8002d5a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	f000 814c 	beq.w	8002d54 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f003 0303 	and.w	r3, r3, #3
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d005      	beq.n	8002ad4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d130      	bne.n	8002b36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	005b      	lsls	r3, r3, #1
 8002ade:	2203      	movs	r2, #3
 8002ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae4:	43db      	mvns	r3, r3
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	4013      	ands	r3, r2
 8002aea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	68da      	ldr	r2, [r3, #12]
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	fa02 f303 	lsl.w	r3, r2, r3
 8002af8:	693a      	ldr	r2, [r7, #16]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	693a      	ldr	r2, [r7, #16]
 8002b02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b12:	43db      	mvns	r3, r3
 8002b14:	693a      	ldr	r2, [r7, #16]
 8002b16:	4013      	ands	r3, r2
 8002b18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	091b      	lsrs	r3, r3, #4
 8002b20:	f003 0201 	and.w	r2, r3, #1
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f003 0303 	and.w	r3, r3, #3
 8002b3e:	2b03      	cmp	r3, #3
 8002b40:	d017      	beq.n	8002b72 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	2203      	movs	r2, #3
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	43db      	mvns	r3, r3
 8002b54:	693a      	ldr	r2, [r7, #16]
 8002b56:	4013      	ands	r3, r2
 8002b58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	fa02 f303 	lsl.w	r3, r2, r3
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d123      	bne.n	8002bc6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	08da      	lsrs	r2, r3, #3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	3208      	adds	r2, #8
 8002b86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	f003 0307 	and.w	r3, r3, #7
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	220f      	movs	r2, #15
 8002b96:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9a:	43db      	mvns	r3, r3
 8002b9c:	693a      	ldr	r2, [r7, #16]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	691a      	ldr	r2, [r3, #16]
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	f003 0307 	and.w	r3, r3, #7
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	08da      	lsrs	r2, r3, #3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	3208      	adds	r2, #8
 8002bc0:	6939      	ldr	r1, [r7, #16]
 8002bc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	005b      	lsls	r3, r3, #1
 8002bd0:	2203      	movs	r2, #3
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	43db      	mvns	r3, r3
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f003 0203 	and.w	r2, r3, #3
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	fa02 f303 	lsl.w	r3, r2, r3
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	f000 80a6 	beq.w	8002d54 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c08:	4b5b      	ldr	r3, [pc, #364]	@ (8002d78 <HAL_GPIO_Init+0x2e4>)
 8002c0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c0c:	4a5a      	ldr	r2, [pc, #360]	@ (8002d78 <HAL_GPIO_Init+0x2e4>)
 8002c0e:	f043 0301 	orr.w	r3, r3, #1
 8002c12:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c14:	4b58      	ldr	r3, [pc, #352]	@ (8002d78 <HAL_GPIO_Init+0x2e4>)
 8002c16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	60bb      	str	r3, [r7, #8]
 8002c1e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c20:	4a56      	ldr	r2, [pc, #344]	@ (8002d7c <HAL_GPIO_Init+0x2e8>)
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	089b      	lsrs	r3, r3, #2
 8002c26:	3302      	adds	r3, #2
 8002c28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	f003 0303 	and.w	r3, r3, #3
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	220f      	movs	r2, #15
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	43db      	mvns	r3, r3
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	4013      	ands	r3, r2
 8002c42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002c4a:	d01f      	beq.n	8002c8c <HAL_GPIO_Init+0x1f8>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4a4c      	ldr	r2, [pc, #304]	@ (8002d80 <HAL_GPIO_Init+0x2ec>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d019      	beq.n	8002c88 <HAL_GPIO_Init+0x1f4>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	4a4b      	ldr	r2, [pc, #300]	@ (8002d84 <HAL_GPIO_Init+0x2f0>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d013      	beq.n	8002c84 <HAL_GPIO_Init+0x1f0>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	4a4a      	ldr	r2, [pc, #296]	@ (8002d88 <HAL_GPIO_Init+0x2f4>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d00d      	beq.n	8002c80 <HAL_GPIO_Init+0x1ec>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	4a49      	ldr	r2, [pc, #292]	@ (8002d8c <HAL_GPIO_Init+0x2f8>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d007      	beq.n	8002c7c <HAL_GPIO_Init+0x1e8>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a48      	ldr	r2, [pc, #288]	@ (8002d90 <HAL_GPIO_Init+0x2fc>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d101      	bne.n	8002c78 <HAL_GPIO_Init+0x1e4>
 8002c74:	2305      	movs	r3, #5
 8002c76:	e00a      	b.n	8002c8e <HAL_GPIO_Init+0x1fa>
 8002c78:	2306      	movs	r3, #6
 8002c7a:	e008      	b.n	8002c8e <HAL_GPIO_Init+0x1fa>
 8002c7c:	2304      	movs	r3, #4
 8002c7e:	e006      	b.n	8002c8e <HAL_GPIO_Init+0x1fa>
 8002c80:	2303      	movs	r3, #3
 8002c82:	e004      	b.n	8002c8e <HAL_GPIO_Init+0x1fa>
 8002c84:	2302      	movs	r3, #2
 8002c86:	e002      	b.n	8002c8e <HAL_GPIO_Init+0x1fa>
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e000      	b.n	8002c8e <HAL_GPIO_Init+0x1fa>
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	697a      	ldr	r2, [r7, #20]
 8002c90:	f002 0203 	and.w	r2, r2, #3
 8002c94:	0092      	lsls	r2, r2, #2
 8002c96:	4093      	lsls	r3, r2
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c9e:	4937      	ldr	r1, [pc, #220]	@ (8002d7c <HAL_GPIO_Init+0x2e8>)
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	089b      	lsrs	r3, r3, #2
 8002ca4:	3302      	adds	r3, #2
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002cac:	4b39      	ldr	r3, [pc, #228]	@ (8002d94 <HAL_GPIO_Init+0x300>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d003      	beq.n	8002cd0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002cc8:	693a      	ldr	r2, [r7, #16]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002cd0:	4a30      	ldr	r2, [pc, #192]	@ (8002d94 <HAL_GPIO_Init+0x300>)
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002cd6:	4b2f      	ldr	r3, [pc, #188]	@ (8002d94 <HAL_GPIO_Init+0x300>)
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d003      	beq.n	8002cfa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002cf2:	693a      	ldr	r2, [r7, #16]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002cfa:	4a26      	ldr	r2, [pc, #152]	@ (8002d94 <HAL_GPIO_Init+0x300>)
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002d00:	4b24      	ldr	r3, [pc, #144]	@ (8002d94 <HAL_GPIO_Init+0x300>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	693a      	ldr	r2, [r7, #16]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d003      	beq.n	8002d24 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d24:	4a1b      	ldr	r2, [pc, #108]	@ (8002d94 <HAL_GPIO_Init+0x300>)
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002d2a:	4b1a      	ldr	r3, [pc, #104]	@ (8002d94 <HAL_GPIO_Init+0x300>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	43db      	mvns	r3, r3
 8002d34:	693a      	ldr	r2, [r7, #16]
 8002d36:	4013      	ands	r3, r2
 8002d38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d003      	beq.n	8002d4e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002d46:	693a      	ldr	r2, [r7, #16]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d4e:	4a11      	ldr	r2, [pc, #68]	@ (8002d94 <HAL_GPIO_Init+0x300>)
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	3301      	adds	r3, #1
 8002d58:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	fa22 f303 	lsr.w	r3, r2, r3
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	f47f ae9d 	bne.w	8002aa4 <HAL_GPIO_Init+0x10>
  }
}
 8002d6a:	bf00      	nop
 8002d6c:	bf00      	nop
 8002d6e:	371c      	adds	r7, #28
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr
 8002d78:	40021000 	.word	0x40021000
 8002d7c:	40010000 	.word	0x40010000
 8002d80:	48000400 	.word	0x48000400
 8002d84:	48000800 	.word	0x48000800
 8002d88:	48000c00 	.word	0x48000c00
 8002d8c:	48001000 	.word	0x48001000
 8002d90:	48001400 	.word	0x48001400
 8002d94:	40010400 	.word	0x40010400

08002d98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	460b      	mov	r3, r1
 8002da2:	807b      	strh	r3, [r7, #2]
 8002da4:	4613      	mov	r3, r2
 8002da6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002da8:	787b      	ldrb	r3, [r7, #1]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d003      	beq.n	8002db6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002dae:	887a      	ldrh	r2, [r7, #2]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002db4:	e002      	b.n	8002dbc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002db6:	887a      	ldrh	r2, [r7, #2]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002dbc:	bf00      	nop
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b085      	sub	sp, #20
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d141      	bne.n	8002e5a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002dd6:	4b4b      	ldr	r3, [pc, #300]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002dde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002de2:	d131      	bne.n	8002e48 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002de4:	4b47      	ldr	r3, [pc, #284]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002de6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002dea:	4a46      	ldr	r2, [pc, #280]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002df0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002df4:	4b43      	ldr	r3, [pc, #268]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002dfc:	4a41      	ldr	r2, [pc, #260]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e02:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e04:	4b40      	ldr	r3, [pc, #256]	@ (8002f08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2232      	movs	r2, #50	@ 0x32
 8002e0a:	fb02 f303 	mul.w	r3, r2, r3
 8002e0e:	4a3f      	ldr	r2, [pc, #252]	@ (8002f0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e10:	fba2 2303 	umull	r2, r3, r2, r3
 8002e14:	0c9b      	lsrs	r3, r3, #18
 8002e16:	3301      	adds	r3, #1
 8002e18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e1a:	e002      	b.n	8002e22 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e22:	4b38      	ldr	r3, [pc, #224]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e24:	695b      	ldr	r3, [r3, #20]
 8002e26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e2e:	d102      	bne.n	8002e36 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d1f2      	bne.n	8002e1c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e36:	4b33      	ldr	r3, [pc, #204]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e42:	d158      	bne.n	8002ef6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e057      	b.n	8002ef8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e48:	4b2e      	ldr	r3, [pc, #184]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e4e:	4a2d      	ldr	r2, [pc, #180]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002e58:	e04d      	b.n	8002ef6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e60:	d141      	bne.n	8002ee6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e62:	4b28      	ldr	r3, [pc, #160]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e6e:	d131      	bne.n	8002ed4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e70:	4b24      	ldr	r3, [pc, #144]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e76:	4a23      	ldr	r2, [pc, #140]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e80:	4b20      	ldr	r3, [pc, #128]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e88:	4a1e      	ldr	r2, [pc, #120]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e90:	4b1d      	ldr	r3, [pc, #116]	@ (8002f08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2232      	movs	r2, #50	@ 0x32
 8002e96:	fb02 f303 	mul.w	r3, r2, r3
 8002e9a:	4a1c      	ldr	r2, [pc, #112]	@ (8002f0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea0:	0c9b      	lsrs	r3, r3, #18
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ea6:	e002      	b.n	8002eae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002eae:	4b15      	ldr	r3, [pc, #84]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eba:	d102      	bne.n	8002ec2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1f2      	bne.n	8002ea8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ec2:	4b10      	ldr	r3, [pc, #64]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ec4:	695b      	ldr	r3, [r3, #20]
 8002ec6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ece:	d112      	bne.n	8002ef6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e011      	b.n	8002ef8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002eda:	4a0a      	ldr	r2, [pc, #40]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002edc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ee0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002ee4:	e007      	b.n	8002ef6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ee6:	4b07      	ldr	r3, [pc, #28]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002eee:	4a05      	ldr	r2, [pc, #20]	@ (8002f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ef4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3714      	adds	r7, #20
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr
 8002f04:	40007000 	.word	0x40007000
 8002f08:	20000000 	.word	0x20000000
 8002f0c:	431bde83 	.word	0x431bde83

08002f10 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002f14:	4b05      	ldr	r3, [pc, #20]	@ (8002f2c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	4a04      	ldr	r2, [pc, #16]	@ (8002f2c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002f1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f1e:	6093      	str	r3, [r2, #8]
}
 8002f20:	bf00      	nop
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	40007000 	.word	0x40007000

08002f30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b088      	sub	sp, #32
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e2fe      	b.n	8003540 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0301 	and.w	r3, r3, #1
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d075      	beq.n	800303a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f4e:	4b97      	ldr	r3, [pc, #604]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f003 030c 	and.w	r3, r3, #12
 8002f56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f58:	4b94      	ldr	r3, [pc, #592]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	f003 0303 	and.w	r3, r3, #3
 8002f60:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	2b0c      	cmp	r3, #12
 8002f66:	d102      	bne.n	8002f6e <HAL_RCC_OscConfig+0x3e>
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	2b03      	cmp	r3, #3
 8002f6c:	d002      	beq.n	8002f74 <HAL_RCC_OscConfig+0x44>
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	2b08      	cmp	r3, #8
 8002f72:	d10b      	bne.n	8002f8c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f74:	4b8d      	ldr	r3, [pc, #564]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d05b      	beq.n	8003038 <HAL_RCC_OscConfig+0x108>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d157      	bne.n	8003038 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e2d9      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f94:	d106      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x74>
 8002f96:	4b85      	ldr	r3, [pc, #532]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a84      	ldr	r2, [pc, #528]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8002f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	e01d      	b.n	8002fe0 <HAL_RCC_OscConfig+0xb0>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fac:	d10c      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x98>
 8002fae:	4b7f      	ldr	r3, [pc, #508]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a7e      	ldr	r2, [pc, #504]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8002fb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fb8:	6013      	str	r3, [r2, #0]
 8002fba:	4b7c      	ldr	r3, [pc, #496]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a7b      	ldr	r2, [pc, #492]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8002fc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	e00b      	b.n	8002fe0 <HAL_RCC_OscConfig+0xb0>
 8002fc8:	4b78      	ldr	r3, [pc, #480]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a77      	ldr	r2, [pc, #476]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8002fce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fd2:	6013      	str	r3, [r2, #0]
 8002fd4:	4b75      	ldr	r3, [pc, #468]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a74      	ldr	r2, [pc, #464]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8002fda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d013      	beq.n	8003010 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe8:	f7ff fa5c 	bl	80024a4 <HAL_GetTick>
 8002fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fee:	e008      	b.n	8003002 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff0:	f7ff fa58 	bl	80024a4 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b64      	cmp	r3, #100	@ 0x64
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e29e      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003002:	4b6a      	ldr	r3, [pc, #424]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d0f0      	beq.n	8002ff0 <HAL_RCC_OscConfig+0xc0>
 800300e:	e014      	b.n	800303a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003010:	f7ff fa48 	bl	80024a4 <HAL_GetTick>
 8003014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003016:	e008      	b.n	800302a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003018:	f7ff fa44 	bl	80024a4 <HAL_GetTick>
 800301c:	4602      	mov	r2, r0
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	2b64      	cmp	r3, #100	@ 0x64
 8003024:	d901      	bls.n	800302a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e28a      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800302a:	4b60      	ldr	r3, [pc, #384]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1f0      	bne.n	8003018 <HAL_RCC_OscConfig+0xe8>
 8003036:	e000      	b.n	800303a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003038:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d075      	beq.n	8003132 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003046:	4b59      	ldr	r3, [pc, #356]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 030c 	and.w	r3, r3, #12
 800304e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003050:	4b56      	ldr	r3, [pc, #344]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	f003 0303 	and.w	r3, r3, #3
 8003058:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	2b0c      	cmp	r3, #12
 800305e:	d102      	bne.n	8003066 <HAL_RCC_OscConfig+0x136>
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	2b02      	cmp	r3, #2
 8003064:	d002      	beq.n	800306c <HAL_RCC_OscConfig+0x13c>
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	2b04      	cmp	r3, #4
 800306a:	d11f      	bne.n	80030ac <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800306c:	4b4f      	ldr	r3, [pc, #316]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003074:	2b00      	cmp	r3, #0
 8003076:	d005      	beq.n	8003084 <HAL_RCC_OscConfig+0x154>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d101      	bne.n	8003084 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e25d      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003084:	4b49      	ldr	r3, [pc, #292]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	691b      	ldr	r3, [r3, #16]
 8003090:	061b      	lsls	r3, r3, #24
 8003092:	4946      	ldr	r1, [pc, #280]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8003094:	4313      	orrs	r3, r2
 8003096:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003098:	4b45      	ldr	r3, [pc, #276]	@ (80031b0 <HAL_RCC_OscConfig+0x280>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4618      	mov	r0, r3
 800309e:	f7ff f9b5 	bl	800240c <HAL_InitTick>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d043      	beq.n	8003130 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e249      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d023      	beq.n	80030fc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030b4:	4b3d      	ldr	r3, [pc, #244]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a3c      	ldr	r2, [pc, #240]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 80030ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c0:	f7ff f9f0 	bl	80024a4 <HAL_GetTick>
 80030c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030c6:	e008      	b.n	80030da <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030c8:	f7ff f9ec 	bl	80024a4 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d901      	bls.n	80030da <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e232      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030da:	4b34      	ldr	r3, [pc, #208]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d0f0      	beq.n	80030c8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e6:	4b31      	ldr	r3, [pc, #196]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	691b      	ldr	r3, [r3, #16]
 80030f2:	061b      	lsls	r3, r3, #24
 80030f4:	492d      	ldr	r1, [pc, #180]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	604b      	str	r3, [r1, #4]
 80030fa:	e01a      	b.n	8003132 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030fc:	4b2b      	ldr	r3, [pc, #172]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a2a      	ldr	r2, [pc, #168]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8003102:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003106:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003108:	f7ff f9cc 	bl	80024a4 <HAL_GetTick>
 800310c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800310e:	e008      	b.n	8003122 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003110:	f7ff f9c8 	bl	80024a4 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	2b02      	cmp	r3, #2
 800311c:	d901      	bls.n	8003122 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e20e      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003122:	4b22      	ldr	r3, [pc, #136]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1f0      	bne.n	8003110 <HAL_RCC_OscConfig+0x1e0>
 800312e:	e000      	b.n	8003132 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003130:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0308 	and.w	r3, r3, #8
 800313a:	2b00      	cmp	r3, #0
 800313c:	d041      	beq.n	80031c2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d01c      	beq.n	8003180 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003146:	4b19      	ldr	r3, [pc, #100]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8003148:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800314c:	4a17      	ldr	r2, [pc, #92]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 800314e:	f043 0301 	orr.w	r3, r3, #1
 8003152:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003156:	f7ff f9a5 	bl	80024a4 <HAL_GetTick>
 800315a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800315c:	e008      	b.n	8003170 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800315e:	f7ff f9a1 	bl	80024a4 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e1e7      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003170:	4b0e      	ldr	r3, [pc, #56]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8003172:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0ef      	beq.n	800315e <HAL_RCC_OscConfig+0x22e>
 800317e:	e020      	b.n	80031c2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003180:	4b0a      	ldr	r3, [pc, #40]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8003182:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003186:	4a09      	ldr	r2, [pc, #36]	@ (80031ac <HAL_RCC_OscConfig+0x27c>)
 8003188:	f023 0301 	bic.w	r3, r3, #1
 800318c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003190:	f7ff f988 	bl	80024a4 <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003196:	e00d      	b.n	80031b4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003198:	f7ff f984 	bl	80024a4 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d906      	bls.n	80031b4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e1ca      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
 80031aa:	bf00      	nop
 80031ac:	40021000 	.word	0x40021000
 80031b0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031b4:	4b8c      	ldr	r3, [pc, #560]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 80031b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d1ea      	bne.n	8003198 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0304 	and.w	r3, r3, #4
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	f000 80a6 	beq.w	800331c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031d0:	2300      	movs	r3, #0
 80031d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80031d4:	4b84      	ldr	r3, [pc, #528]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 80031d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d101      	bne.n	80031e4 <HAL_RCC_OscConfig+0x2b4>
 80031e0:	2301      	movs	r3, #1
 80031e2:	e000      	b.n	80031e6 <HAL_RCC_OscConfig+0x2b6>
 80031e4:	2300      	movs	r3, #0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d00d      	beq.n	8003206 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031ea:	4b7f      	ldr	r3, [pc, #508]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 80031ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ee:	4a7e      	ldr	r2, [pc, #504]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 80031f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80031f6:	4b7c      	ldr	r3, [pc, #496]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 80031f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003202:	2301      	movs	r3, #1
 8003204:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003206:	4b79      	ldr	r3, [pc, #484]	@ (80033ec <HAL_RCC_OscConfig+0x4bc>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800320e:	2b00      	cmp	r3, #0
 8003210:	d118      	bne.n	8003244 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003212:	4b76      	ldr	r3, [pc, #472]	@ (80033ec <HAL_RCC_OscConfig+0x4bc>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a75      	ldr	r2, [pc, #468]	@ (80033ec <HAL_RCC_OscConfig+0x4bc>)
 8003218:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800321c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800321e:	f7ff f941 	bl	80024a4 <HAL_GetTick>
 8003222:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003224:	e008      	b.n	8003238 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003226:	f7ff f93d 	bl	80024a4 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d901      	bls.n	8003238 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e183      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003238:	4b6c      	ldr	r3, [pc, #432]	@ (80033ec <HAL_RCC_OscConfig+0x4bc>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003240:	2b00      	cmp	r3, #0
 8003242:	d0f0      	beq.n	8003226 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	2b01      	cmp	r3, #1
 800324a:	d108      	bne.n	800325e <HAL_RCC_OscConfig+0x32e>
 800324c:	4b66      	ldr	r3, [pc, #408]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 800324e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003252:	4a65      	ldr	r2, [pc, #404]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 8003254:	f043 0301 	orr.w	r3, r3, #1
 8003258:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800325c:	e024      	b.n	80032a8 <HAL_RCC_OscConfig+0x378>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	2b05      	cmp	r3, #5
 8003264:	d110      	bne.n	8003288 <HAL_RCC_OscConfig+0x358>
 8003266:	4b60      	ldr	r3, [pc, #384]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 8003268:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800326c:	4a5e      	ldr	r2, [pc, #376]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 800326e:	f043 0304 	orr.w	r3, r3, #4
 8003272:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003276:	4b5c      	ldr	r3, [pc, #368]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 8003278:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800327c:	4a5a      	ldr	r2, [pc, #360]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 800327e:	f043 0301 	orr.w	r3, r3, #1
 8003282:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003286:	e00f      	b.n	80032a8 <HAL_RCC_OscConfig+0x378>
 8003288:	4b57      	ldr	r3, [pc, #348]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 800328a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800328e:	4a56      	ldr	r2, [pc, #344]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 8003290:	f023 0301 	bic.w	r3, r3, #1
 8003294:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003298:	4b53      	ldr	r3, [pc, #332]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 800329a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800329e:	4a52      	ldr	r2, [pc, #328]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 80032a0:	f023 0304 	bic.w	r3, r3, #4
 80032a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d016      	beq.n	80032de <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032b0:	f7ff f8f8 	bl	80024a4 <HAL_GetTick>
 80032b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032b6:	e00a      	b.n	80032ce <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032b8:	f7ff f8f4 	bl	80024a4 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e138      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032ce:	4b46      	ldr	r3, [pc, #280]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 80032d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d0ed      	beq.n	80032b8 <HAL_RCC_OscConfig+0x388>
 80032dc:	e015      	b.n	800330a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032de:	f7ff f8e1 	bl	80024a4 <HAL_GetTick>
 80032e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032e4:	e00a      	b.n	80032fc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032e6:	f7ff f8dd 	bl	80024a4 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d901      	bls.n	80032fc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	e121      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032fc:	4b3a      	ldr	r3, [pc, #232]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 80032fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1ed      	bne.n	80032e6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800330a:	7ffb      	ldrb	r3, [r7, #31]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d105      	bne.n	800331c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003310:	4b35      	ldr	r3, [pc, #212]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 8003312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003314:	4a34      	ldr	r2, [pc, #208]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 8003316:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800331a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0320 	and.w	r3, r3, #32
 8003324:	2b00      	cmp	r3, #0
 8003326:	d03c      	beq.n	80033a2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d01c      	beq.n	800336a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003330:	4b2d      	ldr	r3, [pc, #180]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 8003332:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003336:	4a2c      	ldr	r2, [pc, #176]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 8003338:	f043 0301 	orr.w	r3, r3, #1
 800333c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003340:	f7ff f8b0 	bl	80024a4 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003348:	f7ff f8ac 	bl	80024a4 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e0f2      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800335a:	4b23      	ldr	r3, [pc, #140]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 800335c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d0ef      	beq.n	8003348 <HAL_RCC_OscConfig+0x418>
 8003368:	e01b      	b.n	80033a2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800336a:	4b1f      	ldr	r3, [pc, #124]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 800336c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003370:	4a1d      	ldr	r2, [pc, #116]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 8003372:	f023 0301 	bic.w	r3, r3, #1
 8003376:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800337a:	f7ff f893 	bl	80024a4 <HAL_GetTick>
 800337e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003380:	e008      	b.n	8003394 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003382:	f7ff f88f 	bl	80024a4 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e0d5      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003394:	4b14      	ldr	r3, [pc, #80]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 8003396:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1ef      	bne.n	8003382 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	69db      	ldr	r3, [r3, #28]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f000 80c9 	beq.w	800353e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033ac:	4b0e      	ldr	r3, [pc, #56]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f003 030c 	and.w	r3, r3, #12
 80033b4:	2b0c      	cmp	r3, #12
 80033b6:	f000 8083 	beq.w	80034c0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d15e      	bne.n	8003480 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c2:	4b09      	ldr	r3, [pc, #36]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a08      	ldr	r2, [pc, #32]	@ (80033e8 <HAL_RCC_OscConfig+0x4b8>)
 80033c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ce:	f7ff f869 	bl	80024a4 <HAL_GetTick>
 80033d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033d4:	e00c      	b.n	80033f0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d6:	f7ff f865 	bl	80024a4 <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d905      	bls.n	80033f0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e0ab      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
 80033e8:	40021000 	.word	0x40021000
 80033ec:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033f0:	4b55      	ldr	r3, [pc, #340]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d1ec      	bne.n	80033d6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033fc:	4b52      	ldr	r3, [pc, #328]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 80033fe:	68da      	ldr	r2, [r3, #12]
 8003400:	4b52      	ldr	r3, [pc, #328]	@ (800354c <HAL_RCC_OscConfig+0x61c>)
 8003402:	4013      	ands	r3, r2
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	6a11      	ldr	r1, [r2, #32]
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800340c:	3a01      	subs	r2, #1
 800340e:	0112      	lsls	r2, r2, #4
 8003410:	4311      	orrs	r1, r2
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003416:	0212      	lsls	r2, r2, #8
 8003418:	4311      	orrs	r1, r2
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800341e:	0852      	lsrs	r2, r2, #1
 8003420:	3a01      	subs	r2, #1
 8003422:	0552      	lsls	r2, r2, #21
 8003424:	4311      	orrs	r1, r2
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800342a:	0852      	lsrs	r2, r2, #1
 800342c:	3a01      	subs	r2, #1
 800342e:	0652      	lsls	r2, r2, #25
 8003430:	4311      	orrs	r1, r2
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003436:	06d2      	lsls	r2, r2, #27
 8003438:	430a      	orrs	r2, r1
 800343a:	4943      	ldr	r1, [pc, #268]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 800343c:	4313      	orrs	r3, r2
 800343e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003440:	4b41      	ldr	r3, [pc, #260]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a40      	ldr	r2, [pc, #256]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 8003446:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800344a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800344c:	4b3e      	ldr	r3, [pc, #248]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	4a3d      	ldr	r2, [pc, #244]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 8003452:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003456:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003458:	f7ff f824 	bl	80024a4 <HAL_GetTick>
 800345c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800345e:	e008      	b.n	8003472 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003460:	f7ff f820 	bl	80024a4 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	2b02      	cmp	r3, #2
 800346c:	d901      	bls.n	8003472 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e066      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003472:	4b35      	ldr	r3, [pc, #212]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d0f0      	beq.n	8003460 <HAL_RCC_OscConfig+0x530>
 800347e:	e05e      	b.n	800353e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003480:	4b31      	ldr	r3, [pc, #196]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a30      	ldr	r2, [pc, #192]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 8003486:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800348a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800348c:	f7ff f80a 	bl	80024a4 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003494:	f7ff f806 	bl	80024a4 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e04c      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034a6:	4b28      	ldr	r3, [pc, #160]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1f0      	bne.n	8003494 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80034b2:	4b25      	ldr	r3, [pc, #148]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 80034b4:	68da      	ldr	r2, [r3, #12]
 80034b6:	4924      	ldr	r1, [pc, #144]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 80034b8:	4b25      	ldr	r3, [pc, #148]	@ (8003550 <HAL_RCC_OscConfig+0x620>)
 80034ba:	4013      	ands	r3, r2
 80034bc:	60cb      	str	r3, [r1, #12]
 80034be:	e03e      	b.n	800353e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	69db      	ldr	r3, [r3, #28]
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d101      	bne.n	80034cc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e039      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80034cc:	4b1e      	ldr	r3, [pc, #120]	@ (8003548 <HAL_RCC_OscConfig+0x618>)
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f003 0203 	and.w	r2, r3, #3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a1b      	ldr	r3, [r3, #32]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d12c      	bne.n	800353a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ea:	3b01      	subs	r3, #1
 80034ec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d123      	bne.n	800353a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034fc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034fe:	429a      	cmp	r2, r3
 8003500:	d11b      	bne.n	800353a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800350c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800350e:	429a      	cmp	r2, r3
 8003510:	d113      	bne.n	800353a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351c:	085b      	lsrs	r3, r3, #1
 800351e:	3b01      	subs	r3, #1
 8003520:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003522:	429a      	cmp	r2, r3
 8003524:	d109      	bne.n	800353a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003530:	085b      	lsrs	r3, r3, #1
 8003532:	3b01      	subs	r3, #1
 8003534:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003536:	429a      	cmp	r2, r3
 8003538:	d001      	beq.n	800353e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e000      	b.n	8003540 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800353e:	2300      	movs	r3, #0
}
 8003540:	4618      	mov	r0, r3
 8003542:	3720      	adds	r7, #32
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	40021000 	.word	0x40021000
 800354c:	019f800c 	.word	0x019f800c
 8003550:	feeefffc 	.word	0xfeeefffc

08003554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800355e:	2300      	movs	r3, #0
 8003560:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d101      	bne.n	800356c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e11e      	b.n	80037aa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800356c:	4b91      	ldr	r3, [pc, #580]	@ (80037b4 <HAL_RCC_ClockConfig+0x260>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 030f 	and.w	r3, r3, #15
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	429a      	cmp	r2, r3
 8003578:	d910      	bls.n	800359c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800357a:	4b8e      	ldr	r3, [pc, #568]	@ (80037b4 <HAL_RCC_ClockConfig+0x260>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f023 020f 	bic.w	r2, r3, #15
 8003582:	498c      	ldr	r1, [pc, #560]	@ (80037b4 <HAL_RCC_ClockConfig+0x260>)
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	4313      	orrs	r3, r2
 8003588:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800358a:	4b8a      	ldr	r3, [pc, #552]	@ (80037b4 <HAL_RCC_ClockConfig+0x260>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 030f 	and.w	r3, r3, #15
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	429a      	cmp	r2, r3
 8003596:	d001      	beq.n	800359c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e106      	b.n	80037aa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0301 	and.w	r3, r3, #1
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d073      	beq.n	8003690 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	2b03      	cmp	r3, #3
 80035ae:	d129      	bne.n	8003604 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035b0:	4b81      	ldr	r3, [pc, #516]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d101      	bne.n	80035c0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e0f4      	b.n	80037aa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80035c0:	f000 f966 	bl	8003890 <RCC_GetSysClockFreqFromPLLSource>
 80035c4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	4a7c      	ldr	r2, [pc, #496]	@ (80037bc <HAL_RCC_ClockConfig+0x268>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d93f      	bls.n	800364e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80035ce:	4b7a      	ldr	r3, [pc, #488]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d009      	beq.n	80035ee <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d033      	beq.n	800364e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d12f      	bne.n	800364e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80035ee:	4b72      	ldr	r3, [pc, #456]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80035f6:	4a70      	ldr	r2, [pc, #448]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 80035f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035fc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80035fe:	2380      	movs	r3, #128	@ 0x80
 8003600:	617b      	str	r3, [r7, #20]
 8003602:	e024      	b.n	800364e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b02      	cmp	r3, #2
 800360a:	d107      	bne.n	800361c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800360c:	4b6a      	ldr	r3, [pc, #424]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d109      	bne.n	800362c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e0c6      	b.n	80037aa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800361c:	4b66      	ldr	r3, [pc, #408]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e0be      	b.n	80037aa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800362c:	f000 f8ce 	bl	80037cc <HAL_RCC_GetSysClockFreq>
 8003630:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	4a61      	ldr	r2, [pc, #388]	@ (80037bc <HAL_RCC_ClockConfig+0x268>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d909      	bls.n	800364e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800363a:	4b5f      	ldr	r3, [pc, #380]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003642:	4a5d      	ldr	r2, [pc, #372]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 8003644:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003648:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800364a:	2380      	movs	r3, #128	@ 0x80
 800364c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800364e:	4b5a      	ldr	r3, [pc, #360]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	f023 0203 	bic.w	r2, r3, #3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	4957      	ldr	r1, [pc, #348]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 800365c:	4313      	orrs	r3, r2
 800365e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003660:	f7fe ff20 	bl	80024a4 <HAL_GetTick>
 8003664:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003666:	e00a      	b.n	800367e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003668:	f7fe ff1c 	bl	80024a4 <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003676:	4293      	cmp	r3, r2
 8003678:	d901      	bls.n	800367e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e095      	b.n	80037aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800367e:	4b4e      	ldr	r3, [pc, #312]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f003 020c 	and.w	r2, r3, #12
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	429a      	cmp	r2, r3
 800368e:	d1eb      	bne.n	8003668 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d023      	beq.n	80036e4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0304 	and.w	r3, r3, #4
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d005      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036a8:	4b43      	ldr	r3, [pc, #268]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	4a42      	ldr	r2, [pc, #264]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 80036ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80036b2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0308 	and.w	r3, r3, #8
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d007      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80036c0:	4b3d      	ldr	r3, [pc, #244]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80036c8:	4a3b      	ldr	r2, [pc, #236]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 80036ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80036ce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036d0:	4b39      	ldr	r3, [pc, #228]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	4936      	ldr	r1, [pc, #216]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 80036de:	4313      	orrs	r3, r2
 80036e0:	608b      	str	r3, [r1, #8]
 80036e2:	e008      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	2b80      	cmp	r3, #128	@ 0x80
 80036e8:	d105      	bne.n	80036f6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80036ea:	4b33      	ldr	r3, [pc, #204]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	4a32      	ldr	r2, [pc, #200]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 80036f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80036f4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036f6:	4b2f      	ldr	r3, [pc, #188]	@ (80037b4 <HAL_RCC_ClockConfig+0x260>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 030f 	and.w	r3, r3, #15
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	429a      	cmp	r2, r3
 8003702:	d21d      	bcs.n	8003740 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003704:	4b2b      	ldr	r3, [pc, #172]	@ (80037b4 <HAL_RCC_ClockConfig+0x260>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f023 020f 	bic.w	r2, r3, #15
 800370c:	4929      	ldr	r1, [pc, #164]	@ (80037b4 <HAL_RCC_ClockConfig+0x260>)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	4313      	orrs	r3, r2
 8003712:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003714:	f7fe fec6 	bl	80024a4 <HAL_GetTick>
 8003718:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800371a:	e00a      	b.n	8003732 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800371c:	f7fe fec2 	bl	80024a4 <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	f241 3288 	movw	r2, #5000	@ 0x1388
 800372a:	4293      	cmp	r3, r2
 800372c:	d901      	bls.n	8003732 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e03b      	b.n	80037aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003732:	4b20      	ldr	r3, [pc, #128]	@ (80037b4 <HAL_RCC_ClockConfig+0x260>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 030f 	and.w	r3, r3, #15
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	429a      	cmp	r2, r3
 800373e:	d1ed      	bne.n	800371c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0304 	and.w	r3, r3, #4
 8003748:	2b00      	cmp	r3, #0
 800374a:	d008      	beq.n	800375e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800374c:	4b1a      	ldr	r3, [pc, #104]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	4917      	ldr	r1, [pc, #92]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 800375a:	4313      	orrs	r3, r2
 800375c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0308 	and.w	r3, r3, #8
 8003766:	2b00      	cmp	r3, #0
 8003768:	d009      	beq.n	800377e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800376a:	4b13      	ldr	r3, [pc, #76]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	00db      	lsls	r3, r3, #3
 8003778:	490f      	ldr	r1, [pc, #60]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 800377a:	4313      	orrs	r3, r2
 800377c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800377e:	f000 f825 	bl	80037cc <HAL_RCC_GetSysClockFreq>
 8003782:	4602      	mov	r2, r0
 8003784:	4b0c      	ldr	r3, [pc, #48]	@ (80037b8 <HAL_RCC_ClockConfig+0x264>)
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	091b      	lsrs	r3, r3, #4
 800378a:	f003 030f 	and.w	r3, r3, #15
 800378e:	490c      	ldr	r1, [pc, #48]	@ (80037c0 <HAL_RCC_ClockConfig+0x26c>)
 8003790:	5ccb      	ldrb	r3, [r1, r3]
 8003792:	f003 031f 	and.w	r3, r3, #31
 8003796:	fa22 f303 	lsr.w	r3, r2, r3
 800379a:	4a0a      	ldr	r2, [pc, #40]	@ (80037c4 <HAL_RCC_ClockConfig+0x270>)
 800379c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800379e:	4b0a      	ldr	r3, [pc, #40]	@ (80037c8 <HAL_RCC_ClockConfig+0x274>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fe fe32 	bl	800240c <HAL_InitTick>
 80037a8:	4603      	mov	r3, r0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3718      	adds	r7, #24
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40022000 	.word	0x40022000
 80037b8:	40021000 	.word	0x40021000
 80037bc:	04c4b400 	.word	0x04c4b400
 80037c0:	08004108 	.word	0x08004108
 80037c4:	20000000 	.word	0x20000000
 80037c8:	20000004 	.word	0x20000004

080037cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b087      	sub	sp, #28
 80037d0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80037d2:	4b2c      	ldr	r3, [pc, #176]	@ (8003884 <HAL_RCC_GetSysClockFreq+0xb8>)
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f003 030c 	and.w	r3, r3, #12
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d102      	bne.n	80037e4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80037de:	4b2a      	ldr	r3, [pc, #168]	@ (8003888 <HAL_RCC_GetSysClockFreq+0xbc>)
 80037e0:	613b      	str	r3, [r7, #16]
 80037e2:	e047      	b.n	8003874 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80037e4:	4b27      	ldr	r3, [pc, #156]	@ (8003884 <HAL_RCC_GetSysClockFreq+0xb8>)
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f003 030c 	and.w	r3, r3, #12
 80037ec:	2b08      	cmp	r3, #8
 80037ee:	d102      	bne.n	80037f6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037f0:	4b26      	ldr	r3, [pc, #152]	@ (800388c <HAL_RCC_GetSysClockFreq+0xc0>)
 80037f2:	613b      	str	r3, [r7, #16]
 80037f4:	e03e      	b.n	8003874 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80037f6:	4b23      	ldr	r3, [pc, #140]	@ (8003884 <HAL_RCC_GetSysClockFreq+0xb8>)
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 030c 	and.w	r3, r3, #12
 80037fe:	2b0c      	cmp	r3, #12
 8003800:	d136      	bne.n	8003870 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003802:	4b20      	ldr	r3, [pc, #128]	@ (8003884 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	f003 0303 	and.w	r3, r3, #3
 800380a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800380c:	4b1d      	ldr	r3, [pc, #116]	@ (8003884 <HAL_RCC_GetSysClockFreq+0xb8>)
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	091b      	lsrs	r3, r3, #4
 8003812:	f003 030f 	and.w	r3, r3, #15
 8003816:	3301      	adds	r3, #1
 8003818:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2b03      	cmp	r3, #3
 800381e:	d10c      	bne.n	800383a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003820:	4a1a      	ldr	r2, [pc, #104]	@ (800388c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	fbb2 f3f3 	udiv	r3, r2, r3
 8003828:	4a16      	ldr	r2, [pc, #88]	@ (8003884 <HAL_RCC_GetSysClockFreq+0xb8>)
 800382a:	68d2      	ldr	r2, [r2, #12]
 800382c:	0a12      	lsrs	r2, r2, #8
 800382e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003832:	fb02 f303 	mul.w	r3, r2, r3
 8003836:	617b      	str	r3, [r7, #20]
      break;
 8003838:	e00c      	b.n	8003854 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800383a:	4a13      	ldr	r2, [pc, #76]	@ (8003888 <HAL_RCC_GetSysClockFreq+0xbc>)
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003842:	4a10      	ldr	r2, [pc, #64]	@ (8003884 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003844:	68d2      	ldr	r2, [r2, #12]
 8003846:	0a12      	lsrs	r2, r2, #8
 8003848:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800384c:	fb02 f303 	mul.w	r3, r2, r3
 8003850:	617b      	str	r3, [r7, #20]
      break;
 8003852:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003854:	4b0b      	ldr	r3, [pc, #44]	@ (8003884 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	0e5b      	lsrs	r3, r3, #25
 800385a:	f003 0303 	and.w	r3, r3, #3
 800385e:	3301      	adds	r3, #1
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003864:	697a      	ldr	r2, [r7, #20]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	fbb2 f3f3 	udiv	r3, r2, r3
 800386c:	613b      	str	r3, [r7, #16]
 800386e:	e001      	b.n	8003874 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003870:	2300      	movs	r3, #0
 8003872:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003874:	693b      	ldr	r3, [r7, #16]
}
 8003876:	4618      	mov	r0, r3
 8003878:	371c      	adds	r7, #28
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	40021000 	.word	0x40021000
 8003888:	00f42400 	.word	0x00f42400
 800388c:	02dc6c00 	.word	0x02dc6c00

08003890 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003890:	b480      	push	{r7}
 8003892:	b087      	sub	sp, #28
 8003894:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003896:	4b1e      	ldr	r3, [pc, #120]	@ (8003910 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	f003 0303 	and.w	r3, r3, #3
 800389e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003910 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	091b      	lsrs	r3, r3, #4
 80038a6:	f003 030f 	and.w	r3, r3, #15
 80038aa:	3301      	adds	r3, #1
 80038ac:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	2b03      	cmp	r3, #3
 80038b2:	d10c      	bne.n	80038ce <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038b4:	4a17      	ldr	r2, [pc, #92]	@ (8003914 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038bc:	4a14      	ldr	r2, [pc, #80]	@ (8003910 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038be:	68d2      	ldr	r2, [r2, #12]
 80038c0:	0a12      	lsrs	r2, r2, #8
 80038c2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80038c6:	fb02 f303 	mul.w	r3, r2, r3
 80038ca:	617b      	str	r3, [r7, #20]
    break;
 80038cc:	e00c      	b.n	80038e8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038ce:	4a12      	ldr	r2, [pc, #72]	@ (8003918 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d6:	4a0e      	ldr	r2, [pc, #56]	@ (8003910 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038d8:	68d2      	ldr	r2, [r2, #12]
 80038da:	0a12      	lsrs	r2, r2, #8
 80038dc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80038e0:	fb02 f303 	mul.w	r3, r2, r3
 80038e4:	617b      	str	r3, [r7, #20]
    break;
 80038e6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038e8:	4b09      	ldr	r3, [pc, #36]	@ (8003910 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	0e5b      	lsrs	r3, r3, #25
 80038ee:	f003 0303 	and.w	r3, r3, #3
 80038f2:	3301      	adds	r3, #1
 80038f4:	005b      	lsls	r3, r3, #1
 80038f6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80038f8:	697a      	ldr	r2, [r7, #20]
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003900:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003902:	687b      	ldr	r3, [r7, #4]
}
 8003904:	4618      	mov	r0, r3
 8003906:	371c      	adds	r7, #28
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr
 8003910:	40021000 	.word	0x40021000
 8003914:	02dc6c00 	.word	0x02dc6c00
 8003918:	00f42400 	.word	0x00f42400

0800391c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e09d      	b.n	8003a6a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003932:	2b00      	cmp	r3, #0
 8003934:	d108      	bne.n	8003948 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800393e:	d009      	beq.n	8003954 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	61da      	str	r2, [r3, #28]
 8003946:	e005      	b.n	8003954 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d106      	bne.n	8003974 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f7fe fc4e 	bl	8002210 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2202      	movs	r2, #2
 8003978:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800398a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003994:	d902      	bls.n	800399c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003996:	2300      	movs	r3, #0
 8003998:	60fb      	str	r3, [r7, #12]
 800399a:	e002      	b.n	80039a2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800399c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039a0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80039aa:	d007      	beq.n	80039bc <HAL_SPI_Init+0xa0>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039b4:	d002      	beq.n	80039bc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80039cc:	431a      	orrs	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	691b      	ldr	r3, [r3, #16]
 80039d2:	f003 0302 	and.w	r3, r3, #2
 80039d6:	431a      	orrs	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	695b      	ldr	r3, [r3, #20]
 80039dc:	f003 0301 	and.w	r3, r3, #1
 80039e0:	431a      	orrs	r2, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	699b      	ldr	r3, [r3, #24]
 80039e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039ea:	431a      	orrs	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	69db      	ldr	r3, [r3, #28]
 80039f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039f4:	431a      	orrs	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039fe:	ea42 0103 	orr.w	r1, r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a06:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	0c1b      	lsrs	r3, r3, #16
 8003a18:	f003 0204 	and.w	r2, r3, #4
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a20:	f003 0310 	and.w	r3, r3, #16
 8003a24:	431a      	orrs	r2, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a2a:	f003 0308 	and.w	r3, r3, #8
 8003a2e:	431a      	orrs	r2, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003a38:	ea42 0103 	orr.w	r1, r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	69da      	ldr	r2, [r3, #28]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}

08003a72 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a72:	b580      	push	{r7, lr}
 8003a74:	b088      	sub	sp, #32
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	60f8      	str	r0, [r7, #12]
 8003a7a:	60b9      	str	r1, [r7, #8]
 8003a7c:	603b      	str	r3, [r7, #0]
 8003a7e:	4613      	mov	r3, r2
 8003a80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003a82:	2300      	movs	r3, #0
 8003a84:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d101      	bne.n	8003a94 <HAL_SPI_Transmit+0x22>
 8003a90:	2302      	movs	r3, #2
 8003a92:	e15f      	b.n	8003d54 <HAL_SPI_Transmit+0x2e2>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a9c:	f7fe fd02 	bl	80024a4 <HAL_GetTick>
 8003aa0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003aa2:	88fb      	ldrh	r3, [r7, #6]
 8003aa4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d002      	beq.n	8003ab8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ab6:	e148      	b.n	8003d4a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d002      	beq.n	8003ac4 <HAL_SPI_Transmit+0x52>
 8003abe:	88fb      	ldrh	r3, [r7, #6]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d102      	bne.n	8003aca <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ac8:	e13f      	b.n	8003d4a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2203      	movs	r2, #3
 8003ace:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	68ba      	ldr	r2, [r7, #8]
 8003adc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	88fa      	ldrh	r2, [r7, #6]
 8003ae2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	88fa      	ldrh	r2, [r7, #6]
 8003ae8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b14:	d10f      	bne.n	8003b36 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b24:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b34:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b40:	2b40      	cmp	r3, #64	@ 0x40
 8003b42:	d007      	beq.n	8003b54 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b5c:	d94f      	bls.n	8003bfe <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d002      	beq.n	8003b6c <HAL_SPI_Transmit+0xfa>
 8003b66:	8afb      	ldrh	r3, [r7, #22]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d142      	bne.n	8003bf2 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b70:	881a      	ldrh	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b7c:	1c9a      	adds	r2, r3, #2
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	3b01      	subs	r3, #1
 8003b8a:	b29a      	uxth	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b90:	e02f      	b.n	8003bf2 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f003 0302 	and.w	r3, r3, #2
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d112      	bne.n	8003bc6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba4:	881a      	ldrh	r2, [r3, #0]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bb0:	1c9a      	adds	r2, r3, #2
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	3b01      	subs	r3, #1
 8003bbe:	b29a      	uxth	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003bc4:	e015      	b.n	8003bf2 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bc6:	f7fe fc6d 	bl	80024a4 <HAL_GetTick>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	683a      	ldr	r2, [r7, #0]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d803      	bhi.n	8003bde <HAL_SPI_Transmit+0x16c>
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bdc:	d102      	bne.n	8003be4 <HAL_SPI_Transmit+0x172>
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d106      	bne.n	8003bf2 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003bf0:	e0ab      	b.n	8003d4a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1ca      	bne.n	8003b92 <HAL_SPI_Transmit+0x120>
 8003bfc:	e080      	b.n	8003d00 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d002      	beq.n	8003c0c <HAL_SPI_Transmit+0x19a>
 8003c06:	8afb      	ldrh	r3, [r7, #22]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d174      	bne.n	8003cf6 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d912      	bls.n	8003c3c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c1a:	881a      	ldrh	r2, [r3, #0]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c26:	1c9a      	adds	r2, r3, #2
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	3b02      	subs	r3, #2
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c3a:	e05c      	b.n	8003cf6 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	330c      	adds	r3, #12
 8003c46:	7812      	ldrb	r2, [r2, #0]
 8003c48:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c4e:	1c5a      	adds	r2, r3, #1
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	b29a      	uxth	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003c62:	e048      	b.n	8003cf6 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f003 0302 	and.w	r3, r3, #2
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	d12b      	bne.n	8003cca <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d912      	bls.n	8003ca2 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c80:	881a      	ldrh	r2, [r3, #0]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c8c:	1c9a      	adds	r2, r3, #2
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	3b02      	subs	r3, #2
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ca0:	e029      	b.n	8003cf6 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	330c      	adds	r3, #12
 8003cac:	7812      	ldrb	r2, [r2, #0]
 8003cae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cb4:	1c5a      	adds	r2, r3, #1
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003cc8:	e015      	b.n	8003cf6 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cca:	f7fe fbeb 	bl	80024a4 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	683a      	ldr	r2, [r7, #0]
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d803      	bhi.n	8003ce2 <HAL_SPI_Transmit+0x270>
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ce0:	d102      	bne.n	8003ce8 <HAL_SPI_Transmit+0x276>
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d106      	bne.n	8003cf6 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003cf4:	e029      	b.n	8003d4a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1b1      	bne.n	8003c64 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d00:	69ba      	ldr	r2, [r7, #24]
 8003d02:	6839      	ldr	r1, [r7, #0]
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	f000 f947 	bl	8003f98 <SPI_EndRxTxTransaction>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d002      	beq.n	8003d16 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2220      	movs	r2, #32
 8003d14:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10a      	bne.n	8003d34 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d1e:	2300      	movs	r3, #0
 8003d20:	613b      	str	r3, [r7, #16]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	613b      	str	r3, [r7, #16]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	613b      	str	r3, [r7, #16]
 8003d32:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d002      	beq.n	8003d42 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	77fb      	strb	r3, [r7, #31]
 8003d40:	e003      	b.n	8003d4a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003d52:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3720      	adds	r7, #32
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b088      	sub	sp, #32
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	603b      	str	r3, [r7, #0]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d6c:	f7fe fb9a 	bl	80024a4 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d74:	1a9b      	subs	r3, r3, r2
 8003d76:	683a      	ldr	r2, [r7, #0]
 8003d78:	4413      	add	r3, r2
 8003d7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d7c:	f7fe fb92 	bl	80024a4 <HAL_GetTick>
 8003d80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d82:	4b39      	ldr	r3, [pc, #228]	@ (8003e68 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	015b      	lsls	r3, r3, #5
 8003d88:	0d1b      	lsrs	r3, r3, #20
 8003d8a:	69fa      	ldr	r2, [r7, #28]
 8003d8c:	fb02 f303 	mul.w	r3, r2, r3
 8003d90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d92:	e054      	b.n	8003e3e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d9a:	d050      	beq.n	8003e3e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d9c:	f7fe fb82 	bl	80024a4 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	69fa      	ldr	r2, [r7, #28]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d902      	bls.n	8003db2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d13d      	bne.n	8003e2e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	685a      	ldr	r2, [r3, #4]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003dc0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dca:	d111      	bne.n	8003df0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dd4:	d004      	beq.n	8003de0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dde:	d107      	bne.n	8003df0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003df8:	d10f      	bne.n	8003e1a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e017      	b.n	8003e5e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d101      	bne.n	8003e38 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e34:	2300      	movs	r3, #0
 8003e36:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	689a      	ldr	r2, [r3, #8]
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	4013      	ands	r3, r2
 8003e48:	68ba      	ldr	r2, [r7, #8]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	bf0c      	ite	eq
 8003e4e:	2301      	moveq	r3, #1
 8003e50:	2300      	movne	r3, #0
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	461a      	mov	r2, r3
 8003e56:	79fb      	ldrb	r3, [r7, #7]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d19b      	bne.n	8003d94 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3720      	adds	r7, #32
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	20000000 	.word	0x20000000

08003e6c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b08a      	sub	sp, #40	@ 0x28
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	60b9      	str	r1, [r7, #8]
 8003e76:	607a      	str	r2, [r7, #4]
 8003e78:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003e7e:	f7fe fb11 	bl	80024a4 <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e86:	1a9b      	subs	r3, r3, r2
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003e8e:	f7fe fb09 	bl	80024a4 <HAL_GetTick>
 8003e92:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	330c      	adds	r3, #12
 8003e9a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003e9c:	4b3d      	ldr	r3, [pc, #244]	@ (8003f94 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	4413      	add	r3, r2
 8003ea6:	00da      	lsls	r2, r3, #3
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	0d1b      	lsrs	r3, r3, #20
 8003eac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003eae:	fb02 f303 	mul.w	r3, r2, r3
 8003eb2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003eb4:	e060      	b.n	8003f78 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003ebc:	d107      	bne.n	8003ece <SPI_WaitFifoStateUntilTimeout+0x62>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d104      	bne.n	8003ece <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003ecc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed4:	d050      	beq.n	8003f78 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ed6:	f7fe fae5 	bl	80024a4 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	6a3b      	ldr	r3, [r7, #32]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d902      	bls.n	8003eec <SPI_WaitFifoStateUntilTimeout+0x80>
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d13d      	bne.n	8003f68 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	685a      	ldr	r2, [r3, #4]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003efa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f04:	d111      	bne.n	8003f2a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f0e:	d004      	beq.n	8003f1a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f18:	d107      	bne.n	8003f2a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f28:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f32:	d10f      	bne.n	8003f54 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f42:	601a      	str	r2, [r3, #0]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f52:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	e010      	b.n	8003f8a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	3b01      	subs	r3, #1
 8003f76:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689a      	ldr	r2, [r3, #8]
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	4013      	ands	r3, r2
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d196      	bne.n	8003eb6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3728      	adds	r7, #40	@ 0x28
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	20000000 	.word	0x20000000

08003f98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af02      	add	r7, sp, #8
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	9300      	str	r3, [sp, #0]
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003fb0:	68f8      	ldr	r0, [r7, #12]
 8003fb2:	f7ff ff5b 	bl	8003e6c <SPI_WaitFifoStateUntilTimeout>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d007      	beq.n	8003fcc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fc0:	f043 0220 	orr.w	r2, r3, #32
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	e027      	b.n	800401c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	9300      	str	r3, [sp, #0]
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	2180      	movs	r1, #128	@ 0x80
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f7ff fec0 	bl	8003d5c <SPI_WaitFlagStateUntilTimeout>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d007      	beq.n	8003ff2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fe6:	f043 0220 	orr.w	r2, r3, #32
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e014      	b.n	800401c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	9300      	str	r3, [sp, #0]
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	f7ff ff34 	bl	8003e6c <SPI_WaitFifoStateUntilTimeout>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d007      	beq.n	800401a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800400e:	f043 0220 	orr.w	r2, r3, #32
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e000      	b.n	800401c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800401a:	2300      	movs	r3, #0
}
 800401c:	4618      	mov	r0, r3
 800401e:	3710      	adds	r7, #16
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}

08004024 <memset>:
 8004024:	4402      	add	r2, r0
 8004026:	4603      	mov	r3, r0
 8004028:	4293      	cmp	r3, r2
 800402a:	d100      	bne.n	800402e <memset+0xa>
 800402c:	4770      	bx	lr
 800402e:	f803 1b01 	strb.w	r1, [r3], #1
 8004032:	e7f9      	b.n	8004028 <memset+0x4>

08004034 <__libc_init_array>:
 8004034:	b570      	push	{r4, r5, r6, lr}
 8004036:	4d0d      	ldr	r5, [pc, #52]	@ (800406c <__libc_init_array+0x38>)
 8004038:	4c0d      	ldr	r4, [pc, #52]	@ (8004070 <__libc_init_array+0x3c>)
 800403a:	1b64      	subs	r4, r4, r5
 800403c:	10a4      	asrs	r4, r4, #2
 800403e:	2600      	movs	r6, #0
 8004040:	42a6      	cmp	r6, r4
 8004042:	d109      	bne.n	8004058 <__libc_init_array+0x24>
 8004044:	4d0b      	ldr	r5, [pc, #44]	@ (8004074 <__libc_init_array+0x40>)
 8004046:	4c0c      	ldr	r4, [pc, #48]	@ (8004078 <__libc_init_array+0x44>)
 8004048:	f000 f818 	bl	800407c <_init>
 800404c:	1b64      	subs	r4, r4, r5
 800404e:	10a4      	asrs	r4, r4, #2
 8004050:	2600      	movs	r6, #0
 8004052:	42a6      	cmp	r6, r4
 8004054:	d105      	bne.n	8004062 <__libc_init_array+0x2e>
 8004056:	bd70      	pop	{r4, r5, r6, pc}
 8004058:	f855 3b04 	ldr.w	r3, [r5], #4
 800405c:	4798      	blx	r3
 800405e:	3601      	adds	r6, #1
 8004060:	e7ee      	b.n	8004040 <__libc_init_array+0xc>
 8004062:	f855 3b04 	ldr.w	r3, [r5], #4
 8004066:	4798      	blx	r3
 8004068:	3601      	adds	r6, #1
 800406a:	e7f2      	b.n	8004052 <__libc_init_array+0x1e>
 800406c:	08004118 	.word	0x08004118
 8004070:	08004118 	.word	0x08004118
 8004074:	08004118 	.word	0x08004118
 8004078:	0800411c 	.word	0x0800411c

0800407c <_init>:
 800407c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800407e:	bf00      	nop
 8004080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004082:	bc08      	pop	{r3}
 8004084:	469e      	mov	lr, r3
 8004086:	4770      	bx	lr

08004088 <_fini>:
 8004088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800408a:	bf00      	nop
 800408c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800408e:	bc08      	pop	{r3}
 8004090:	469e      	mov	lr, r3
 8004092:	4770      	bx	lr
