Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jul 18 15:56:38 2022
| Host         : DESKTOP-BLKJUKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tff2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.990ns  (logic 3.261ns (65.360%)  route 1.728ns (34.640%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  tff2/Q_reg/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tff2/Q_reg/Q
                         net (fo=3, routed)           1.728     2.147    Q_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.842     4.990 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.990    Q[2]
    T9                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tff0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.817ns  (logic 3.104ns (64.451%)  route 1.712ns (35.549%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  tff0/Q_reg/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tff0/Q_reg/Q
                         net (fo=4, routed)           1.712     2.168    Q_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.648     4.817 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.817    Q[0]
    R10                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tff1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.681ns  (logic 3.126ns (66.776%)  route 1.555ns (33.224%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  tff1/Q_reg/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tff1/Q_reg/Q
                         net (fo=4, routed)           1.555     2.011    Q_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.670     4.681 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.681    Q[1]
    T10                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tff0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tff2/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.289ns  (logic 0.608ns (47.160%)  route 0.681ns (52.840%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  tff0/Q_reg/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tff0/Q_reg/Q
                         net (fo=4, routed)           0.681     1.137    tff0/Q_OBUF[0]
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.152     1.289 r  tff0/Q_i_1/O
                         net (fo=1, routed)           0.000     1.289    tff2/Q_reg_0
    SLICE_X0Y51          FDRE                                         r  tff2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tff0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tff0/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.264ns  (logic 0.580ns (45.889%)  route 0.684ns (54.111%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  tff0/Q_reg/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tff0/Q_reg/Q
                         net (fo=4, routed)           0.684     1.140    tff1/Q_OBUF[0]
    SLICE_X0Y51          LUT3 (Prop_lut3_I2_O)        0.124     1.264 r  tff1/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.264    tff0/Q_reg_2
    SLICE_X0Y51          FDRE                                         r  tff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tff0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tff1/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.580ns (45.987%)  route 0.681ns (54.013%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  tff0/Q_reg/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tff0/Q_reg/Q
                         net (fo=4, routed)           0.681     1.137    tff0/Q_OBUF[0]
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.124     1.261 r  tff0/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.261    tff1/Q_reg_2
    SLICE_X0Y51          FDRE                                         r  tff1/Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tff2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tff0/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.437%)  route 0.091ns (28.563%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  tff2/Q_reg/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tff2/Q_reg/Q
                         net (fo=3, routed)           0.091     0.219    tff1/Q_OBUF[1]
    SLICE_X0Y51          LUT3 (Prop_lut3_I1_O)        0.099     0.318 r  tff1/Q_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    tff0/Q_reg_2
    SLICE_X0Y51          FDRE                                         r  tff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tff1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tff2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  tff1/Q_reg/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tff1/Q_reg/Q
                         net (fo=4, routed)           0.196     0.337    tff0/Q_reg_3[0]
    SLICE_X0Y51          LUT3 (Prop_lut3_I1_O)        0.042     0.379 r  tff0/Q_i_1/O
                         net (fo=1, routed)           0.000     0.379    tff2/Q_reg_0
    SLICE_X0Y51          FDRE                                         r  tff2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tff1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tff1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  tff1/Q_reg/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  tff1/Q_reg/Q
                         net (fo=4, routed)           0.196     0.337    tff0/Q_reg_3[0]
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.045     0.382 r  tff0/Q_i_1__1/O
                         net (fo=1, routed)           0.000     0.382    tff1/Q_reg_2
    SLICE_X0Y51          FDRE                                         r  tff1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tff1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.636ns  (logic 1.327ns (81.151%)  route 0.308ns (18.849%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  tff1/Q_reg/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tff1/Q_reg/Q
                         net (fo=4, routed)           0.308     0.449    Q_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.186     1.636 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.636    Q[1]
    T10                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tff0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.672ns  (logic 1.306ns (78.097%)  route 0.366ns (21.903%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  tff0/Q_reg/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tff0/Q_reg/Q
                         net (fo=4, routed)           0.366     0.507    Q_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         1.165     1.672 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.672    Q[0]
    R10                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tff2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.366ns (78.391%)  route 0.376ns (21.609%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  tff2/Q_reg/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tff2/Q_reg/Q
                         net (fo=3, routed)           0.376     0.504    Q_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.238     1.742 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.742    Q[2]
    T9                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------





