<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synlog\build_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>build_sb_CCC_0_FCCC|GL0_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>build_sb_CCC_0_FCCC|GL1_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>153.7 MHz</data>
<data>1.746</data>
</row>
<row>
<data>build_sb_CCC_0_FCCC|GL2_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>199.0 MHz</data>
<data>3.452</data>
</row>
<row>
<data>build_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>ident_coreinst.comm_block_INST.dr2_tck</data>
<data>1.0 MHz</data>
<data>1016.2 MHz</data>
<data>999.016</data>
</row>
<row>
<data>ident_coreinst.comm_block_INST.tck</data>
<data>1.0 MHz</data>
<data>181.5 MHz</data>
<data>994.490</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>158.9 MHz</data>
<data>3.709</data>
</row>
</report_table>
