$comment
	File created using the following command:
		vcd file PC_v1.msim.vcd -direction
$end
$date
	Sat Oct 20 17:45:58 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module PC_v1_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " MuxPc [7:0] $end
$var reg 1 # PcSig $end
$var wire 1 $ PcOut [15] $end
$var wire 1 % PcOut [14] $end
$var wire 1 & PcOut [13] $end
$var wire 1 ' PcOut [12] $end
$var wire 1 ( PcOut [11] $end
$var wire 1 ) PcOut [10] $end
$var wire 1 * PcOut [9] $end
$var wire 1 + PcOut [8] $end
$var wire 1 , PcOut [7] $end
$var wire 1 - PcOut [6] $end
$var wire 1 . PcOut [5] $end
$var wire 1 / PcOut [4] $end
$var wire 1 0 PcOut [3] $end
$var wire 1 1 PcOut [2] $end
$var wire 1 2 PcOut [1] $end
$var wire 1 3 PcOut [0] $end
$var wire 1 4 sampler $end
$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; clk~combout $end
$var wire 1 < clk~clkctrl_outclk $end
$var wire 1 = temp2[0]~feeder_combout $end
$var wire 1 > PcSig~combout $end
$var wire 1 ? temp2[1]~feeder_combout $end
$var wire 1 @ temp2[2]~feeder_combout $end
$var wire 1 A temp2[3]~feeder_combout $end
$var wire 1 B temp2[4]~feeder_combout $end
$var wire 1 C temp2[5]~feeder_combout $end
$var wire 1 D temp2[6]~feeder_combout $end
$var wire 1 E MuxPc~combout [7] $end
$var wire 1 F MuxPc~combout [6] $end
$var wire 1 G MuxPc~combout [5] $end
$var wire 1 H MuxPc~combout [4] $end
$var wire 1 I MuxPc~combout [3] $end
$var wire 1 J MuxPc~combout [2] $end
$var wire 1 K MuxPc~combout [1] $end
$var wire 1 L MuxPc~combout [0] $end
$var wire 1 M temp2 [15] $end
$var wire 1 N temp2 [14] $end
$var wire 1 O temp2 [13] $end
$var wire 1 P temp2 [12] $end
$var wire 1 Q temp2 [11] $end
$var wire 1 R temp2 [10] $end
$var wire 1 S temp2 [9] $end
$var wire 1 T temp2 [8] $end
$var wire 1 U temp2 [7] $end
$var wire 1 V temp2 [6] $end
$var wire 1 W temp2 [5] $end
$var wire 1 X temp2 [4] $end
$var wire 1 Y temp2 [3] $end
$var wire 1 Z temp2 [2] $end
$var wire 1 [ temp2 [1] $end
$var wire 1 \ temp2 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b101 "
0#
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
x4
05
16
x7
18
19
1:
0;
0<
1=
0>
0?
1@
0A
0B
0C
0D
1L
0K
1J
0I
0H
0G
0F
0E
0\
0[
0Z
0Y
0X
0W
0V
0U
zT
zS
zR
zQ
zP
zO
zN
zM
$end
#40000
1!
1;
1<
04
#80000
b111 "
b110 "
1#
0!
0L
1K
1>
0;
0<
14
0=
1?
#120000
1!
1;
1<
04
1Z
1[
11
12
#160000
b111 "
0#
0!
1L
0>
0;
0<
14
1=
#200000
1!
1;
1<
04
#240000
b1111 "
b1011 "
b1001 "
b1000 "
1#
0!
0L
0K
0J
1I
1>
0;
0<
14
0=
0?
0@
1A
#280000
1!
1;
1<
04
1Y
0Z
0[
10
01
02
#320000
b1001 "
0#
0!
1L
0>
0;
0<
14
1=
#360000
1!
1;
1<
04
#400000
b1011 "
b1010 "
1#
0!
0L
1K
1>
0;
0<
14
0=
1?
#440000
1!
1;
1<
04
1[
12
#480000
b1011 "
0#
0!
1L
0>
0;
0<
14
1=
#520000
1!
1;
1<
04
#560000
b1111 "
b1101 "
b1100 "
1#
0!
0L
0K
1J
1>
0;
0<
14
0=
0?
1@
#600000
1!
1;
1<
04
1Z
0[
11
02
#640000
b1101 "
0#
0!
1L
0>
0;
0<
14
1=
#680000
1!
1;
1<
04
#720000
b1111 "
b1110 "
1#
0!
0L
1K
1>
0;
0<
14
0=
1?
#760000
1!
1;
1<
04
1[
12
#800000
b1111 "
0#
0!
1L
0>
0;
0<
14
1=
#840000
1!
1;
1<
04
#880000
b11111 "
b10111 "
b10011 "
b10001 "
b10000 "
1#
0!
0L
0K
0J
0I
1H
1>
0;
0<
14
0=
0?
0@
0A
1B
#920000
1!
1;
1<
04
1X
0Y
0Z
0[
1/
00
01
02
#960000
b10001 "
0#
0!
1L
0>
0;
0<
14
1=
#1000000
