/* parasoft-begin-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits, DRV-4754" parasoft-begin-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits, DRV-4754" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names, DRV-4756" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names, DRV-4756" */

/**********************************************************************
* Copyright (C) 2012-2021 Cadence Design Systems, Inc.
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the copyright holder nor the names of its
* contributors may be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
* THIS FILE IS AUTOMATICALLY GENERATED, DO NOT EDIT
*
**********************************************************************/

#ifndef REG_USBSSP_REGS_MACROS_H_
#define REG_USBSSP_REGS_MACROS_H_

#ifdef __cplusplus
extern "C"
{
#endif


#define USBSSP__CDNS_DID_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__CDNS_DID_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__CDNS_DID__DID_MASK                                   0xFFFFFFFFU
#define USBSSP__CDNS_DID__DID_SHIFT                                           0U
#define USBSSP__CDNS_DID__DID_WIDTH                                          32U

#define USBSSP__CDNS_RID_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__CDNS_RID_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__CDNS_RID__CDNS_RID_MASK                              0x0000FFFFU
#define USBSSP__CDNS_RID__CDNS_RID_SHIFT                                      0U
#define USBSSP__CDNS_RID__CDNS_RID_WIDTH                                     16U
#define USBSSP__CDNS_RID__RSVD1_MASK                                 0xFFFF0000U
#define USBSSP__CDNS_RID__RSVD1_SHIFT                                        16U
#define USBSSP__CDNS_RID__RSVD1_WIDTH                                        16U

#define USBSSP__OTGCAPABILITY_READ_MASK                              0xFFFFFFFFU
#define USBSSP__OTGCAPABILITY_WRITE_MASK                             0xFFFFFFFFU
#define USBSSP__OTGCAPABILITY__SRP_SUPPORT_MASK                      0x00000001U
#define USBSSP__OTGCAPABILITY__SRP_SUPPORT_SHIFT                              0U
#define USBSSP__OTGCAPABILITY__SRP_SUPPORT_WIDTH                              1U
#define USBSSP__OTGCAPABILITY__SRP_SUPPORT_WOCLR                              0U
#define USBSSP__OTGCAPABILITY__SRP_SUPPORT_WOSET                              0U
#define USBSSP__OTGCAPABILITY__HNP_SUPPORT_MASK                      0x00000002U
#define USBSSP__OTGCAPABILITY__HNP_SUPPORT_SHIFT                              1U
#define USBSSP__OTGCAPABILITY__HNP_SUPPORT_WIDTH                              1U
#define USBSSP__OTGCAPABILITY__HNP_SUPPORT_WOCLR                              0U
#define USBSSP__OTGCAPABILITY__HNP_SUPPORT_WOSET                              0U
#define USBSSP__OTGCAPABILITY__ADP_SUPPORT_MASK                      0x00000004U
#define USBSSP__OTGCAPABILITY__ADP_SUPPORT_SHIFT                              2U
#define USBSSP__OTGCAPABILITY__ADP_SUPPORT_WIDTH                              1U
#define USBSSP__OTGCAPABILITY__ADP_SUPPORT_WOCLR                              0U
#define USBSSP__OTGCAPABILITY__ADP_SUPPORT_WOSET                              0U
#define USBSSP__OTGCAPABILITY__BC_SUPPORT_MASK                       0x00000008U
#define USBSSP__OTGCAPABILITY__BC_SUPPORT_SHIFT                               3U
#define USBSSP__OTGCAPABILITY__BC_SUPPORT_WIDTH                               1U
#define USBSSP__OTGCAPABILITY__BC_SUPPORT_WOCLR                               0U
#define USBSSP__OTGCAPABILITY__BC_SUPPORT_WOSET                               0U
#define USBSSP__OTGCAPABILITY__RSP_SUPPORT_MASK                      0x00000010U
#define USBSSP__OTGCAPABILITY__RSP_SUPPORT_SHIFT                              4U
#define USBSSP__OTGCAPABILITY__RSP_SUPPORT_WIDTH                              1U
#define USBSSP__OTGCAPABILITY__RSP_SUPPORT_WOCLR                              0U
#define USBSSP__OTGCAPABILITY__RSP_SUPPORT_WOSET                              0U
#define USBSSP__OTGCAPABILITY__REFCLK_DISABLE_MASK                   0x00000020U
#define USBSSP__OTGCAPABILITY__REFCLK_DISABLE_SHIFT                           5U
#define USBSSP__OTGCAPABILITY__REFCLK_DISABLE_WIDTH                           1U
#define USBSSP__OTGCAPABILITY__REFCLK_DISABLE_WOCLR                           0U
#define USBSSP__OTGCAPABILITY__REFCLK_DISABLE_WOSET                           0U
#define USBSSP__OTGCAPABILITY__RSVD1_MASK                            0x000000C0U
#define USBSSP__OTGCAPABILITY__RSVD1_SHIFT                                    6U
#define USBSSP__OTGCAPABILITY__RSVD1_WIDTH                                    2U
#define USBSSP__OTGCAPABILITY__OTG2REVISION_MASK                     0x000FFF00U
#define USBSSP__OTGCAPABILITY__OTG2REVISION_SHIFT                             8U
#define USBSSP__OTGCAPABILITY__OTG2REVISION_WIDTH                            12U
#define USBSSP__OTGCAPABILITY__OTG3REVISION_MASK                     0xFFF00000U
#define USBSSP__OTGCAPABILITY__OTG3REVISION_SHIFT                            20U
#define USBSSP__OTGCAPABILITY__OTG3REVISION_WIDTH                            12U

#define USBSSP__OTGCMD_READ_MASK                                     0x80000000U
#define USBSSP__OTGCMD_WRITE_MASK                                    0x80000000U
#define USBSSP__OTGCMD__DEV_BUS_REQ_MASK                             0x00000001U
#define USBSSP__OTGCMD__DEV_BUS_REQ_SHIFT                                     0U
#define USBSSP__OTGCMD__DEV_BUS_REQ_WIDTH                                     1U
#define USBSSP__OTGCMD__DEV_BUS_REQ_WOCLR                                     0U
#define USBSSP__OTGCMD__DEV_BUS_REQ_WOSET                                     0U
#define USBSSP__OTGCMD__HOST_BUS_REQ_MASK                            0x00000002U
#define USBSSP__OTGCMD__HOST_BUS_REQ_SHIFT                                    1U
#define USBSSP__OTGCMD__HOST_BUS_REQ_WIDTH                                    1U
#define USBSSP__OTGCMD__HOST_BUS_REQ_WOCLR                                    0U
#define USBSSP__OTGCMD__HOST_BUS_REQ_WOSET                                    0U
#define USBSSP__OTGCMD__OTG_EN_MASK                                  0x00000004U
#define USBSSP__OTGCMD__OTG_EN_SHIFT                                          2U
#define USBSSP__OTGCMD__OTG_EN_WIDTH                                          1U
#define USBSSP__OTGCMD__OTG_EN_WOCLR                                          0U
#define USBSSP__OTGCMD__OTG_EN_WOSET                                          0U
#define USBSSP__OTGCMD__OTG_DIS_MASK                                 0x00000008U
#define USBSSP__OTGCMD__OTG_DIS_SHIFT                                         3U
#define USBSSP__OTGCMD__OTG_DIS_WIDTH                                         1U
#define USBSSP__OTGCMD__OTG_DIS_WOCLR                                         0U
#define USBSSP__OTGCMD__OTG_DIS_WOSET                                         0U
#define USBSSP__OTGCMD__A_DEV_EN_MASK                                0x00000010U
#define USBSSP__OTGCMD__A_DEV_EN_SHIFT                                        4U
#define USBSSP__OTGCMD__A_DEV_EN_WIDTH                                        1U
#define USBSSP__OTGCMD__A_DEV_EN_WOCLR                                        0U
#define USBSSP__OTGCMD__A_DEV_EN_WOSET                                        0U
#define USBSSP__OTGCMD__A_DEV_DIS_MASK                               0x00000020U
#define USBSSP__OTGCMD__A_DEV_DIS_SHIFT                                       5U
#define USBSSP__OTGCMD__A_DEV_DIS_WIDTH                                       1U
#define USBSSP__OTGCMD__A_DEV_DIS_WOCLR                                       0U
#define USBSSP__OTGCMD__A_DEV_DIS_WOSET                                       0U
#define USBSSP__OTGCMD__DEV_SESS_VLD_USE_SET_MASK                    0x00000040U
#define USBSSP__OTGCMD__DEV_SESS_VLD_USE_SET_SHIFT                            6U
#define USBSSP__OTGCMD__DEV_SESS_VLD_USE_SET_WIDTH                            1U
#define USBSSP__OTGCMD__DEV_SESS_VLD_USE_SET_WOCLR                            0U
#define USBSSP__OTGCMD__DEV_SESS_VLD_USE_SET_WOSET                            0U
#define USBSSP__OTGCMD__DEV_SESS_VLD_USE_CLR_MASK                    0x00000080U
#define USBSSP__OTGCMD__DEV_SESS_VLD_USE_CLR_SHIFT                            7U
#define USBSSP__OTGCMD__DEV_SESS_VLD_USE_CLR_WIDTH                            1U
#define USBSSP__OTGCMD__DEV_SESS_VLD_USE_CLR_WOCLR                            0U
#define USBSSP__OTGCMD__DEV_SESS_VLD_USE_CLR_WOSET                            0U
#define USBSSP__OTGCMD__DEV_BUS_DROP_MASK                            0x00000100U
#define USBSSP__OTGCMD__DEV_BUS_DROP_SHIFT                                    8U
#define USBSSP__OTGCMD__DEV_BUS_DROP_WIDTH                                    1U
#define USBSSP__OTGCMD__DEV_BUS_DROP_WOCLR                                    0U
#define USBSSP__OTGCMD__DEV_BUS_DROP_WOSET                                    0U
#define USBSSP__OTGCMD__HOST_BUS_DROP_MASK                           0x00000200U
#define USBSSP__OTGCMD__HOST_BUS_DROP_SHIFT                                   9U
#define USBSSP__OTGCMD__HOST_BUS_DROP_WIDTH                                   1U
#define USBSSP__OTGCMD__HOST_BUS_DROP_WOCLR                                   0U
#define USBSSP__OTGCMD__HOST_BUS_DROP_WOSET                                   0U
#define USBSSP__OTGCMD__DIS_VBUS_DROP_MASK                           0x00000400U
#define USBSSP__OTGCMD__DIS_VBUS_DROP_SHIFT                                  10U
#define USBSSP__OTGCMD__DIS_VBUS_DROP_WIDTH                                   1U
#define USBSSP__OTGCMD__DIS_VBUS_DROP_WOCLR                                   0U
#define USBSSP__OTGCMD__DIS_VBUS_DROP_WOSET                                   0U
#define USBSSP__OTGCMD__DEV_POWER_OFF_MASK                           0x00000800U
#define USBSSP__OTGCMD__DEV_POWER_OFF_SHIFT                                  11U
#define USBSSP__OTGCMD__DEV_POWER_OFF_WIDTH                                   1U
#define USBSSP__OTGCMD__DEV_POWER_OFF_WOCLR                                   0U
#define USBSSP__OTGCMD__DEV_POWER_OFF_WOSET                                   0U
#define USBSSP__OTGCMD__HOST_POWER_OFF_MASK                          0x00001000U
#define USBSSP__OTGCMD__HOST_POWER_OFF_SHIFT                                 12U
#define USBSSP__OTGCMD__HOST_POWER_OFF_WIDTH                                  1U
#define USBSSP__OTGCMD__HOST_POWER_OFF_WOCLR                                  0U
#define USBSSP__OTGCMD__HOST_POWER_OFF_WOSET                                  0U
#define USBSSP__OTGCMD__DEV_DEVEN_FORCE_SET_MASK                     0x00002000U
#define USBSSP__OTGCMD__DEV_DEVEN_FORCE_SET_SHIFT                            13U
#define USBSSP__OTGCMD__DEV_DEVEN_FORCE_SET_WIDTH                             1U
#define USBSSP__OTGCMD__DEV_DEVEN_FORCE_SET_WOCLR                             0U
#define USBSSP__OTGCMD__DEV_DEVEN_FORCE_SET_WOSET                             0U
#define USBSSP__OTGCMD__DEV_DEVEN_FORCE_CLR_MASK                     0x00004000U
#define USBSSP__OTGCMD__DEV_DEVEN_FORCE_CLR_SHIFT                            14U
#define USBSSP__OTGCMD__DEV_DEVEN_FORCE_CLR_WIDTH                             1U
#define USBSSP__OTGCMD__DEV_DEVEN_FORCE_CLR_WOCLR                             0U
#define USBSSP__OTGCMD__DEV_DEVEN_FORCE_CLR_WOSET                             0U
#define USBSSP__OTGCMD__H_WRST_FOR_SWAP_SET_MASK                     0x00008000U
#define USBSSP__OTGCMD__H_WRST_FOR_SWAP_SET_SHIFT                            15U
#define USBSSP__OTGCMD__H_WRST_FOR_SWAP_SET_WIDTH                             1U
#define USBSSP__OTGCMD__H_WRST_FOR_SWAP_SET_WOCLR                             0U
#define USBSSP__OTGCMD__H_WRST_FOR_SWAP_SET_WOSET                             0U
#define USBSSP__OTGCMD__H_WRST_FOR_SWAP_CLR_MASK                     0x00010000U
#define USBSSP__OTGCMD__H_WRST_FOR_SWAP_CLR_SHIFT                            16U
#define USBSSP__OTGCMD__H_WRST_FOR_SWAP_CLR_WIDTH                             1U
#define USBSSP__OTGCMD__H_WRST_FOR_SWAP_CLR_WOCLR                             0U
#define USBSSP__OTGCMD__H_WRST_FOR_SWAP_CLR_WOSET                             0U
#define USBSSP__OTGCMD__D_WRST_FOR_SWAP_SET_MASK                     0x00020000U
#define USBSSP__OTGCMD__D_WRST_FOR_SWAP_SET_SHIFT                            17U
#define USBSSP__OTGCMD__D_WRST_FOR_SWAP_SET_WIDTH                             1U
#define USBSSP__OTGCMD__D_WRST_FOR_SWAP_SET_WOCLR                             0U
#define USBSSP__OTGCMD__D_WRST_FOR_SWAP_SET_WOSET                             0U
#define USBSSP__OTGCMD__D_WRST_FOR_SWAP_CLR_MASK                     0x00040000U
#define USBSSP__OTGCMD__D_WRST_FOR_SWAP_CLR_SHIFT                            18U
#define USBSSP__OTGCMD__D_WRST_FOR_SWAP_CLR_WIDTH                             1U
#define USBSSP__OTGCMD__D_WRST_FOR_SWAP_CLR_WOCLR                             0U
#define USBSSP__OTGCMD__D_WRST_FOR_SWAP_CLR_WOSET                             0U
#define USBSSP__OTGCMD__SS_HOST_DISABLED_SET_MASK                    0x00080000U
#define USBSSP__OTGCMD__SS_HOST_DISABLED_SET_SHIFT                           19U
#define USBSSP__OTGCMD__SS_HOST_DISABLED_SET_WIDTH                            1U
#define USBSSP__OTGCMD__SS_HOST_DISABLED_SET_WOCLR                            0U
#define USBSSP__OTGCMD__SS_HOST_DISABLED_SET_WOSET                            0U
#define USBSSP__OTGCMD__SS_HOST_DISABLED_CLR_MASK                    0x00100000U
#define USBSSP__OTGCMD__SS_HOST_DISABLED_CLR_SHIFT                           20U
#define USBSSP__OTGCMD__SS_HOST_DISABLED_CLR_WIDTH                            1U
#define USBSSP__OTGCMD__SS_HOST_DISABLED_CLR_WOCLR                            0U
#define USBSSP__OTGCMD__SS_HOST_DISABLED_CLR_WOSET                            0U
#define USBSSP__OTGCMD__SS_PERIPH_DISABLED_SET_MASK                  0x00200000U
#define USBSSP__OTGCMD__SS_PERIPH_DISABLED_SET_SHIFT                         21U
#define USBSSP__OTGCMD__SS_PERIPH_DISABLED_SET_WIDTH                          1U
#define USBSSP__OTGCMD__SS_PERIPH_DISABLED_SET_WOCLR                          0U
#define USBSSP__OTGCMD__SS_PERIPH_DISABLED_SET_WOSET                          0U
#define USBSSP__OTGCMD__SS_PERIPH_DISABLED_CLR_MASK                  0x00400000U
#define USBSSP__OTGCMD__SS_PERIPH_DISABLED_CLR_SHIFT                         22U
#define USBSSP__OTGCMD__SS_PERIPH_DISABLED_CLR_WIDTH                          1U
#define USBSSP__OTGCMD__SS_PERIPH_DISABLED_CLR_WOCLR                          0U
#define USBSSP__OTGCMD__SS_PERIPH_DISABLED_CLR_WOSET                          0U
#define USBSSP__OTGCMD__A_SET_B_HNP_EN_SET_MASK                      0x00800000U
#define USBSSP__OTGCMD__A_SET_B_HNP_EN_SET_SHIFT                             23U
#define USBSSP__OTGCMD__A_SET_B_HNP_EN_SET_WIDTH                              1U
#define USBSSP__OTGCMD__A_SET_B_HNP_EN_SET_WOCLR                              0U
#define USBSSP__OTGCMD__A_SET_B_HNP_EN_SET_WOSET                              0U
#define USBSSP__OTGCMD__A_SET_B_HNP_EN_CLR_MASK                      0x01000000U
#define USBSSP__OTGCMD__A_SET_B_HNP_EN_CLR_SHIFT                             24U
#define USBSSP__OTGCMD__A_SET_B_HNP_EN_CLR_WIDTH                              1U
#define USBSSP__OTGCMD__A_SET_B_HNP_EN_CLR_WOCLR                              0U
#define USBSSP__OTGCMD__A_SET_B_HNP_EN_CLR_WOSET                              0U
#define USBSSP__OTGCMD__B_HNP_EN_SET_MASK                            0x02000000U
#define USBSSP__OTGCMD__B_HNP_EN_SET_SHIFT                                   25U
#define USBSSP__OTGCMD__B_HNP_EN_SET_WIDTH                                    1U
#define USBSSP__OTGCMD__B_HNP_EN_SET_WOCLR                                    0U
#define USBSSP__OTGCMD__B_HNP_EN_SET_WOSET                                    0U
#define USBSSP__OTGCMD__B_HNP_EN_CLR_MASK                            0x04000000U
#define USBSSP__OTGCMD__B_HNP_EN_CLR_SHIFT                                   26U
#define USBSSP__OTGCMD__B_HNP_EN_CLR_WIDTH                                    1U
#define USBSSP__OTGCMD__B_HNP_EN_CLR_WOCLR                                    0U
#define USBSSP__OTGCMD__B_HNP_EN_CLR_WOSET                                    0U
#define USBSSP__OTGCMD__OTG2_SWITCH_TO_PERIPH_MASK                   0x08000000U
#define USBSSP__OTGCMD__OTG2_SWITCH_TO_PERIPH_SHIFT                          27U
#define USBSSP__OTGCMD__OTG2_SWITCH_TO_PERIPH_WIDTH                           1U
#define USBSSP__OTGCMD__OTG2_SWITCH_TO_PERIPH_WOCLR                           0U
#define USBSSP__OTGCMD__OTG2_SWITCH_TO_PERIPH_WOSET                           0U
#define USBSSP__OTGCMD__INIT_SRP_MASK                                0x10000000U
#define USBSSP__OTGCMD__INIT_SRP_SHIFT                                       28U
#define USBSSP__OTGCMD__INIT_SRP_WIDTH                                        1U
#define USBSSP__OTGCMD__INIT_SRP_WOCLR                                        0U
#define USBSSP__OTGCMD__INIT_SRP_WOSET                                        0U
#define USBSSP__OTGCMD__DEV_VBUS_DEB_SHORT_SET_MASK                  0x20000000U
#define USBSSP__OTGCMD__DEV_VBUS_DEB_SHORT_SET_SHIFT                         29U
#define USBSSP__OTGCMD__DEV_VBUS_DEB_SHORT_SET_WIDTH                          1U
#define USBSSP__OTGCMD__DEV_VBUS_DEB_SHORT_SET_WOCLR                          0U
#define USBSSP__OTGCMD__DEV_VBUS_DEB_SHORT_SET_WOSET                          0U
#define USBSSP__OTGCMD__DEV_VBUS_DEB_SHORT_CLR_MASK                  0x40000000U
#define USBSSP__OTGCMD__DEV_VBUS_DEB_SHORT_CLR_SHIFT                         30U
#define USBSSP__OTGCMD__DEV_VBUS_DEB_SHORT_CLR_WIDTH                          1U
#define USBSSP__OTGCMD__DEV_VBUS_DEB_SHORT_CLR_WOCLR                          0U
#define USBSSP__OTGCMD__DEV_VBUS_DEB_SHORT_CLR_WOSET                          0U
#define USBSSP__OTGCMD__RSVD2_MASK                                   0x80000000U
#define USBSSP__OTGCMD__RSVD2_SHIFT                                          31U
#define USBSSP__OTGCMD__RSVD2_WIDTH                                           1U
#define USBSSP__OTGCMD__RSVD2_WOCLR                                           0U
#define USBSSP__OTGCMD__RSVD2_WOSET                                           0U

#define USBSSP__OTGSTS_READ_MASK                                     0xFFFFFFFFU
#define USBSSP__OTGSTS_WRITE_MASK                                    0xFFFFFFFFU
#define USBSSP__OTGSTS__ID_VALUE_MASK                                0x00000001U
#define USBSSP__OTGSTS__ID_VALUE_SHIFT                                        0U
#define USBSSP__OTGSTS__ID_VALUE_WIDTH                                        1U
#define USBSSP__OTGSTS__ID_VALUE_WOCLR                                        0U
#define USBSSP__OTGSTS__ID_VALUE_WOSET                                        0U
#define USBSSP__OTGSTS__VBUS_VALID_MASK                              0x00000002U
#define USBSSP__OTGSTS__VBUS_VALID_SHIFT                                      1U
#define USBSSP__OTGSTS__VBUS_VALID_WIDTH                                      1U
#define USBSSP__OTGSTS__VBUS_VALID_WOCLR                                      0U
#define USBSSP__OTGSTS__VBUS_VALID_WOSET                                      0U
#define USBSSP__OTGSTS__SESSION_VALID_MASK                           0x00000004U
#define USBSSP__OTGSTS__SESSION_VALID_SHIFT                                   2U
#define USBSSP__OTGSTS__SESSION_VALID_WIDTH                                   1U
#define USBSSP__OTGSTS__SESSION_VALID_WOCLR                                   0U
#define USBSSP__OTGSTS__SESSION_VALID_WOSET                                   0U
#define USBSSP__OTGSTS__DEV_ACTIVE_MASK                              0x00000008U
#define USBSSP__OTGSTS__DEV_ACTIVE_SHIFT                                      3U
#define USBSSP__OTGSTS__DEV_ACTIVE_WIDTH                                      1U
#define USBSSP__OTGSTS__DEV_ACTIVE_WOCLR                                      0U
#define USBSSP__OTGSTS__DEV_ACTIVE_WOSET                                      0U
#define USBSSP__OTGSTS__HOST_ACTIVE_MASK                             0x00000010U
#define USBSSP__OTGSTS__HOST_ACTIVE_SHIFT                                     4U
#define USBSSP__OTGSTS__HOST_ACTIVE_WIDTH                                     1U
#define USBSSP__OTGSTS__HOST_ACTIVE_WOCLR                                     0U
#define USBSSP__OTGSTS__HOST_ACTIVE_WOSET                                     0U
#define USBSSP__OTGSTS__OTG_IS_ENABLED_MASK                          0x00000020U
#define USBSSP__OTGSTS__OTG_IS_ENABLED_SHIFT                                  5U
#define USBSSP__OTGSTS__OTG_IS_ENABLED_WIDTH                                  1U
#define USBSSP__OTGSTS__OTG_IS_ENABLED_WOCLR                                  0U
#define USBSSP__OTGSTS__OTG_IS_ENABLED_WOSET                                  0U
#define USBSSP__OTGSTS__OTG_MODE_MASK                                0x00000040U
#define USBSSP__OTGSTS__OTG_MODE_SHIFT                                        6U
#define USBSSP__OTGSTS__OTG_MODE_WIDTH                                        1U
#define USBSSP__OTGSTS__OTG_MODE_WOCLR                                        0U
#define USBSSP__OTGSTS__OTG_MODE_WOSET                                        0U
#define USBSSP__OTGSTS__SS_HOST_DISABLED_MASK                        0x00000080U
#define USBSSP__OTGSTS__SS_HOST_DISABLED_SHIFT                                7U
#define USBSSP__OTGSTS__SS_HOST_DISABLED_WIDTH                                1U
#define USBSSP__OTGSTS__SS_HOST_DISABLED_WOCLR                                0U
#define USBSSP__OTGSTS__SS_HOST_DISABLED_WOSET                                0U
#define USBSSP__OTGSTS__SS_PERIPH_DISABLED_MASK                      0x00000100U
#define USBSSP__OTGSTS__SS_PERIPH_DISABLED_SHIFT                              8U
#define USBSSP__OTGSTS__SS_PERIPH_DISABLED_WIDTH                              1U
#define USBSSP__OTGSTS__SS_PERIPH_DISABLED_WOCLR                              0U
#define USBSSP__OTGSTS__SS_PERIPH_DISABLED_WOSET                              0U
#define USBSSP__OTGSTS__DEV_VBUS_DEB_SHORT_MASK                      0x00000200U
#define USBSSP__OTGSTS__DEV_VBUS_DEB_SHORT_SHIFT                              9U
#define USBSSP__OTGSTS__DEV_VBUS_DEB_SHORT_WIDTH                              1U
#define USBSSP__OTGSTS__DEV_VBUS_DEB_SHORT_WOCLR                              0U
#define USBSSP__OTGSTS__DEV_VBUS_DEB_SHORT_WOSET                              0U
#define USBSSP__OTGSTS__DEV_SESS_VLD_USE_MASK                        0x00000400U
#define USBSSP__OTGSTS__DEV_SESS_VLD_USE_SHIFT                               10U
#define USBSSP__OTGSTS__DEV_SESS_VLD_USE_WIDTH                                1U
#define USBSSP__OTGSTS__DEV_SESS_VLD_USE_WOCLR                                0U
#define USBSSP__OTGSTS__DEV_SESS_VLD_USE_WOSET                                0U
#define USBSSP__OTGSTS__OTG_NRDY_MASK                                0x00000800U
#define USBSSP__OTGSTS__OTG_NRDY_SHIFT                                       11U
#define USBSSP__OTGSTS__OTG_NRDY_WIDTH                                        1U
#define USBSSP__OTGSTS__OTG_NRDY_WOCLR                                        0U
#define USBSSP__OTGSTS__OTG_NRDY_WOSET                                        0U
#define USBSSP__OTGSTS__STRAP_MASK                                   0x00007000U
#define USBSSP__OTGSTS__STRAP_SHIFT                                          12U
#define USBSSP__OTGSTS__STRAP_WIDTH                                           3U
#define USBSSP__OTGSTS__H_WRST_FOR_SWAP_MASK                         0x00008000U
#define USBSSP__OTGSTS__H_WRST_FOR_SWAP_SHIFT                                15U
#define USBSSP__OTGSTS__H_WRST_FOR_SWAP_WIDTH                                 1U
#define USBSSP__OTGSTS__H_WRST_FOR_SWAP_WOCLR                                 0U
#define USBSSP__OTGSTS__H_WRST_FOR_SWAP_WOSET                                 0U
#define USBSSP__OTGSTS__DEV_DEVEN_FORCE_MASK                         0x00010000U
#define USBSSP__OTGSTS__DEV_DEVEN_FORCE_SHIFT                                16U
#define USBSSP__OTGSTS__DEV_DEVEN_FORCE_WIDTH                                 1U
#define USBSSP__OTGSTS__DEV_DEVEN_FORCE_WOCLR                                 0U
#define USBSSP__OTGSTS__DEV_DEVEN_FORCE_WOSET                                 0U
#define USBSSP__OTGSTS__D_WRST_FOR_SWAP_MASK                         0x00020000U
#define USBSSP__OTGSTS__D_WRST_FOR_SWAP_SHIFT                                17U
#define USBSSP__OTGSTS__D_WRST_FOR_SWAP_WIDTH                                 1U
#define USBSSP__OTGSTS__D_WRST_FOR_SWAP_WOCLR                                 0U
#define USBSSP__OTGSTS__D_WRST_FOR_SWAP_WOSET                                 0U
#define USBSSP__OTGSTS__SRP_INITIAL_CONDITION_MET_MASK               0x00040000U
#define USBSSP__OTGSTS__SRP_INITIAL_CONDITION_MET_SHIFT                      18U
#define USBSSP__OTGSTS__SRP_INITIAL_CONDITION_MET_WIDTH                       1U
#define USBSSP__OTGSTS__SRP_INITIAL_CONDITION_MET_WOCLR                       0U
#define USBSSP__OTGSTS__SRP_INITIAL_CONDITION_MET_WOSET                       0U
#define USBSSP__OTGSTS__SRP_DET_NOT_COMPLIANT_DEV_MASK               0x00080000U
#define USBSSP__OTGSTS__SRP_DET_NOT_COMPLIANT_DEV_SHIFT                      19U
#define USBSSP__OTGSTS__SRP_DET_NOT_COMPLIANT_DEV_WIDTH                       1U
#define USBSSP__OTGSTS__SRP_DET_NOT_COMPLIANT_DEV_WOCLR                       0U
#define USBSSP__OTGSTS__SRP_DET_NOT_COMPLIANT_DEV_WOSET                       0U
#define USBSSP__OTGSTS__LINESTATE_MASK                               0x00300000U
#define USBSSP__OTGSTS__LINESTATE_SHIFT                                      20U
#define USBSSP__OTGSTS__LINESTATE_WIDTH                                       2U
#define USBSSP__OTGSTS__RSVD3_MASK                                   0x00400000U
#define USBSSP__OTGSTS__RSVD3_SHIFT                                          22U
#define USBSSP__OTGSTS__RSVD3_WIDTH                                           1U
#define USBSSP__OTGSTS__RSVD3_WOCLR                                           0U
#define USBSSP__OTGSTS__RSVD3_WOSET                                           0U
#define USBSSP__OTGSTS__A_SET_B_HNP_EN_MASK                          0x00800000U
#define USBSSP__OTGSTS__A_SET_B_HNP_EN_SHIFT                                 23U
#define USBSSP__OTGSTS__A_SET_B_HNP_EN_WIDTH                                  1U
#define USBSSP__OTGSTS__A_SET_B_HNP_EN_WOCLR                                  0U
#define USBSSP__OTGSTS__A_SET_B_HNP_EN_WOSET                                  0U
#define USBSSP__OTGSTS__RSVD4_MASK                                   0x01000000U
#define USBSSP__OTGSTS__RSVD4_SHIFT                                          24U
#define USBSSP__OTGSTS__RSVD4_WIDTH                                           1U
#define USBSSP__OTGSTS__RSVD4_WOCLR                                           0U
#define USBSSP__OTGSTS__RSVD4_WOSET                                           0U
#define USBSSP__OTGSTS__B_HNP_EN_MASK                                0x02000000U
#define USBSSP__OTGSTS__B_HNP_EN_SHIFT                                       25U
#define USBSSP__OTGSTS__B_HNP_EN_WIDTH                                        1U
#define USBSSP__OTGSTS__B_HNP_EN_WOCLR                                        0U
#define USBSSP__OTGSTS__B_HNP_EN_WOSET                                        0U
#define USBSSP__OTGSTS__XHC_READY_MASK                               0x04000000U
#define USBSSP__OTGSTS__XHC_READY_SHIFT                                      26U
#define USBSSP__OTGSTS__XHC_READY_WIDTH                                       1U
#define USBSSP__OTGSTS__XHC_READY_WOCLR                                       0U
#define USBSSP__OTGSTS__XHC_READY_WOSET                                       0U
#define USBSSP__OTGSTS__DEV_READY_MASK                               0x08000000U
#define USBSSP__OTGSTS__DEV_READY_SHIFT                                      27U
#define USBSSP__OTGSTS__DEV_READY_WIDTH                                       1U
#define USBSSP__OTGSTS__DEV_READY_WOCLR                                       0U
#define USBSSP__OTGSTS__DEV_READY_WOSET                                       0U
#define USBSSP__OTGSTS__IDDIG_PHY_MASK                               0x10000000U
#define USBSSP__OTGSTS__IDDIG_PHY_SHIFT                                      28U
#define USBSSP__OTGSTS__IDDIG_PHY_WIDTH                                       1U
#define USBSSP__OTGSTS__IDDIG_PHY_WOCLR                                       0U
#define USBSSP__OTGSTS__IDDIG_PHY_WOSET                                       0U
#define USBSSP__OTGSTS__HOST_DISCONNECT_PHY_MASK                     0x20000000U
#define USBSSP__OTGSTS__HOST_DISCONNECT_PHY_SHIFT                            29U
#define USBSSP__OTGSTS__HOST_DISCONNECT_PHY_WIDTH                             1U
#define USBSSP__OTGSTS__HOST_DISCONNECT_PHY_WOCLR                             0U
#define USBSSP__OTGSTS__HOST_DISCONNECT_PHY_WOSET                             0U
#define USBSSP__OTGSTS__SESS_VALID_PHY_MASK                          0x40000000U
#define USBSSP__OTGSTS__SESS_VALID_PHY_SHIFT                                 30U
#define USBSSP__OTGSTS__SESS_VALID_PHY_WIDTH                                  1U
#define USBSSP__OTGSTS__SESS_VALID_PHY_WOCLR                                  0U
#define USBSSP__OTGSTS__SESS_VALID_PHY_WOSET                                  0U
#define USBSSP__OTGSTS__VBUS_VALID_PHY_MASK                          0x80000000U
#define USBSSP__OTGSTS__VBUS_VALID_PHY_SHIFT                                 31U
#define USBSSP__OTGSTS__VBUS_VALID_PHY_WIDTH                                  1U
#define USBSSP__OTGSTS__VBUS_VALID_PHY_WOCLR                                  0U
#define USBSSP__OTGSTS__VBUS_VALID_PHY_WOSET                                  0U

#define USBSSP__OTGSTATE_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__OTGSTATE_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__OTGSTATE__DEV_OTG_STATE_MASK                         0x00000007U
#define USBSSP__OTGSTATE__DEV_OTG_STATE_SHIFT                                 0U
#define USBSSP__OTGSTATE__DEV_OTG_STATE_WIDTH                                 3U
#define USBSSP__OTGSTATE__HOST_OTG_STATE_MASK                        0x00000038U
#define USBSSP__OTGSTATE__HOST_OTG_STATE_SHIFT                                3U
#define USBSSP__OTGSTATE__HOST_OTG_STATE_WIDTH                                3U
#define USBSSP__OTGSTATE__RSVD1_MASK                                 0x000000C0U
#define USBSSP__OTGSTATE__RSVD1_SHIFT                                         6U
#define USBSSP__OTGSTATE__RSVD1_WIDTH                                         2U
#define USBSSP__OTGSTATE__APB_AXI_CTRL_MASK                          0x00000300U
#define USBSSP__OTGSTATE__APB_AXI_CTRL_SHIFT                                  8U
#define USBSSP__OTGSTATE__APB_AXI_CTRL_WIDTH                                  2U
#define USBSSP__OTGSTATE__PIPE_CTRL_MASK                             0x00000C00U
#define USBSSP__OTGSTATE__PIPE_CTRL_SHIFT                                    10U
#define USBSSP__OTGSTATE__PIPE_CTRL_WIDTH                                     2U
#define USBSSP__OTGSTATE__UTMI_CTRL_MASK                             0x00003000U
#define USBSSP__OTGSTATE__UTMI_CTRL_SHIFT                                    12U
#define USBSSP__OTGSTATE__UTMI_CTRL_WIDTH                                     2U
#define USBSSP__OTGSTATE__RSVD2_MASK                                 0x0000C000U
#define USBSSP__OTGSTATE__RSVD2_SHIFT                                        14U
#define USBSSP__OTGSTATE__RSVD2_WIDTH                                         2U
#define USBSSP__OTGSTATE__DEV_POWER_STATE_MASK                       0x00070000U
#define USBSSP__OTGSTATE__DEV_POWER_STATE_SHIFT                              16U
#define USBSSP__OTGSTATE__DEV_POWER_STATE_WIDTH                               3U
#define USBSSP__OTGSTATE__HOST_POWER_STATE_MASK                      0x00380000U
#define USBSSP__OTGSTATE__HOST_POWER_STATE_SHIFT                             19U
#define USBSSP__OTGSTATE__HOST_POWER_STATE_WIDTH                              3U
#define USBSSP__OTGSTATE__RSVD3_MASK                                 0xFFC00000U
#define USBSSP__OTGSTATE__RSVD3_SHIFT                                        22U
#define USBSSP__OTGSTATE__RSVD3_WIDTH                                        10U

#define USBSSP__OTGIEN_READ_MASK                                     0xFFFFFFFFU
#define USBSSP__OTGIEN_WRITE_MASK                                    0xFFFFFFFFU
#define USBSSP__OTGIEN__ID_CHANGE_INT_EN_MASK                        0x00000001U
#define USBSSP__OTGIEN__ID_CHANGE_INT_EN_SHIFT                                0U
#define USBSSP__OTGIEN__ID_CHANGE_INT_EN_WIDTH                                1U
#define USBSSP__OTGIEN__ID_CHANGE_INT_EN_WOCLR                                0U
#define USBSSP__OTGIEN__ID_CHANGE_INT_EN_WOSET                                0U
#define USBSSP__OTGIEN__VBUS_ON_FAILED_INT_EN_MASK                   0x00000002U
#define USBSSP__OTGIEN__VBUS_ON_FAILED_INT_EN_SHIFT                           1U
#define USBSSP__OTGIEN__VBUS_ON_FAILED_INT_EN_WIDTH                           1U
#define USBSSP__OTGIEN__VBUS_ON_FAILED_INT_EN_WOCLR                           0U
#define USBSSP__OTGIEN__VBUS_ON_FAILED_INT_EN_WOSET                           0U
#define USBSSP__OTGIEN__OTGSESSVALID_RISE_INT_EN_MASK                0x00000004U
#define USBSSP__OTGIEN__OTGSESSVALID_RISE_INT_EN_SHIFT                        2U
#define USBSSP__OTGIEN__OTGSESSVALID_RISE_INT_EN_WIDTH                        1U
#define USBSSP__OTGIEN__OTGSESSVALID_RISE_INT_EN_WOCLR                        0U
#define USBSSP__OTGIEN__OTGSESSVALID_RISE_INT_EN_WOSET                        0U
#define USBSSP__OTGIEN__OTGSESSVALID_FALL_INT_EN_MASK                0x00000008U
#define USBSSP__OTGIEN__OTGSESSVALID_FALL_INT_EN_SHIFT                        3U
#define USBSSP__OTGIEN__OTGSESSVALID_FALL_INT_EN_WIDTH                        1U
#define USBSSP__OTGIEN__OTGSESSVALID_FALL_INT_EN_WOCLR                        0U
#define USBSSP__OTGIEN__OTGSESSVALID_FALL_INT_EN_WOSET                        0U
#define USBSSP__OTGIEN__VBUSVALID_RISE_INT_EN_MASK                   0x00000010U
#define USBSSP__OTGIEN__VBUSVALID_RISE_INT_EN_SHIFT                           4U
#define USBSSP__OTGIEN__VBUSVALID_RISE_INT_EN_WIDTH                           1U
#define USBSSP__OTGIEN__VBUSVALID_RISE_INT_EN_WOCLR                           0U
#define USBSSP__OTGIEN__VBUSVALID_RISE_INT_EN_WOSET                           0U
#define USBSSP__OTGIEN__VBUSVALID_FALL_INT_EN_MASK                   0x00000020U
#define USBSSP__OTGIEN__VBUSVALID_FALL_INT_EN_SHIFT                           5U
#define USBSSP__OTGIEN__VBUSVALID_FALL_INT_EN_WIDTH                           1U
#define USBSSP__OTGIEN__VBUSVALID_FALL_INT_EN_WOCLR                           0U
#define USBSSP__OTGIEN__VBUSVALID_FALL_INT_EN_WOSET                           0U
#define USBSSP__OTGIEN__SENSE_RISE_INT_EN_MASK                       0x00000040U
#define USBSSP__OTGIEN__SENSE_RISE_INT_EN_SHIFT                               6U
#define USBSSP__OTGIEN__SENSE_RISE_INT_EN_WIDTH                               1U
#define USBSSP__OTGIEN__SENSE_RISE_INT_EN_WOCLR                               0U
#define USBSSP__OTGIEN__SENSE_RISE_INT_EN_WOSET                               0U
#define USBSSP__OTGIEN__PROBE_RISE_INT_EN_MASK                       0x00000080U
#define USBSSP__OTGIEN__PROBE_RISE_INT_EN_SHIFT                               7U
#define USBSSP__OTGIEN__PROBE_RISE_INT_EN_WIDTH                               1U
#define USBSSP__OTGIEN__PROBE_RISE_INT_EN_WOCLR                               0U
#define USBSSP__OTGIEN__PROBE_RISE_INT_EN_WOSET                               0U
#define USBSSP__OTGIEN__ADP_PROBE_COMPLETED_INT_EN_MASK              0x00000100U
#define USBSSP__OTGIEN__ADP_PROBE_COMPLETED_INT_EN_SHIFT                      8U
#define USBSSP__OTGIEN__ADP_PROBE_COMPLETED_INT_EN_WIDTH                      1U
#define USBSSP__OTGIEN__ADP_PROBE_COMPLETED_INT_EN_WOCLR                      0U
#define USBSSP__OTGIEN__ADP_PROBE_COMPLETED_INT_EN_WOSET                      0U
#define USBSSP__OTGIEN__TA_AIDL_BDIS_TMOUT_INT_EN_MASK               0x00000200U
#define USBSSP__OTGIEN__TA_AIDL_BDIS_TMOUT_INT_EN_SHIFT                       9U
#define USBSSP__OTGIEN__TA_AIDL_BDIS_TMOUT_INT_EN_WIDTH                       1U
#define USBSSP__OTGIEN__TA_AIDL_BDIS_TMOUT_INT_EN_WOCLR                       0U
#define USBSSP__OTGIEN__TA_AIDL_BDIS_TMOUT_INT_EN_WOSET                       0U
#define USBSSP__OTGIEN__TA_BIDL_ADIS_TMOUT_INT_EN_MASK               0x00000400U
#define USBSSP__OTGIEN__TA_BIDL_ADIS_TMOUT_INT_EN_SHIFT                      10U
#define USBSSP__OTGIEN__TA_BIDL_ADIS_TMOUT_INT_EN_WIDTH                       1U
#define USBSSP__OTGIEN__TA_BIDL_ADIS_TMOUT_INT_EN_WOCLR                       0U
#define USBSSP__OTGIEN__TA_BIDL_ADIS_TMOUT_INT_EN_WOSET                       0U
#define USBSSP__OTGIEN__SRP_DET_INT_EN_MASK                          0x00000800U
#define USBSSP__OTGIEN__SRP_DET_INT_EN_SHIFT                                 11U
#define USBSSP__OTGIEN__SRP_DET_INT_EN_WIDTH                                  1U
#define USBSSP__OTGIEN__SRP_DET_INT_EN_WOCLR                                  0U
#define USBSSP__OTGIEN__SRP_DET_INT_EN_WOSET                                  0U
#define USBSSP__OTGIEN__SRP_NOT_COMP_DEV_REMOVED_INT_EN_MASK         0x00001000U
#define USBSSP__OTGIEN__SRP_NOT_COMP_DEV_REMOVED_INT_EN_SHIFT                12U
#define USBSSP__OTGIEN__SRP_NOT_COMP_DEV_REMOVED_INT_EN_WIDTH                 1U
#define USBSSP__OTGIEN__SRP_NOT_COMP_DEV_REMOVED_INT_EN_WOCLR                 0U
#define USBSSP__OTGIEN__SRP_NOT_COMP_DEV_REMOVED_INT_EN_WOSET                 0U
#define USBSSP__OTGIEN__OVERCURRENT_INT_EN_MASK                      0x00002000U
#define USBSSP__OTGIEN__OVERCURRENT_INT_EN_SHIFT                             13U
#define USBSSP__OTGIEN__OVERCURRENT_INT_EN_WIDTH                              1U
#define USBSSP__OTGIEN__OVERCURRENT_INT_EN_WOCLR                              0U
#define USBSSP__OTGIEN__OVERCURRENT_INT_EN_WOSET                              0U
#define USBSSP__OTGIEN__SRP_FAIL_INT_EN_MASK                         0x00004000U
#define USBSSP__OTGIEN__SRP_FAIL_INT_EN_SHIFT                                14U
#define USBSSP__OTGIEN__SRP_FAIL_INT_EN_WIDTH                                 1U
#define USBSSP__OTGIEN__SRP_FAIL_INT_EN_WOCLR                                 0U
#define USBSSP__OTGIEN__SRP_FAIL_INT_EN_WOSET                                 0U
#define USBSSP__OTGIEN__SRP_CMPL_INT_EN_MASK                         0x00008000U
#define USBSSP__OTGIEN__SRP_CMPL_INT_EN_SHIFT                                15U
#define USBSSP__OTGIEN__SRP_CMPL_INT_EN_WIDTH                                 1U
#define USBSSP__OTGIEN__SRP_CMPL_INT_EN_WOCLR                                 0U
#define USBSSP__OTGIEN__SRP_CMPL_INT_EN_WOSET                                 0U
#define USBSSP__OTGIEN__TB_ASE0_BRST_TMOUT_INT_EN_MASK               0x00010000U
#define USBSSP__OTGIEN__TB_ASE0_BRST_TMOUT_INT_EN_SHIFT                      16U
#define USBSSP__OTGIEN__TB_ASE0_BRST_TMOUT_INT_EN_WIDTH                       1U
#define USBSSP__OTGIEN__TB_ASE0_BRST_TMOUT_INT_EN_WOCLR                       0U
#define USBSSP__OTGIEN__TB_ASE0_BRST_TMOUT_INT_EN_WOSET                       0U
#define USBSSP__OTGIEN__TB_AIDL_BDIS_MIN_TMOUT_INT_EN_MASK           0x00020000U
#define USBSSP__OTGIEN__TB_AIDL_BDIS_MIN_TMOUT_INT_EN_SHIFT                  17U
#define USBSSP__OTGIEN__TB_AIDL_BDIS_MIN_TMOUT_INT_EN_WIDTH                   1U
#define USBSSP__OTGIEN__TB_AIDL_BDIS_MIN_TMOUT_INT_EN_WOCLR                   0U
#define USBSSP__OTGIEN__TB_AIDL_BDIS_MIN_TMOUT_INT_EN_WOSET                   0U
#define USBSSP__OTGIEN__TIMER_TMOUT_INT_EN_MASK                      0x00040000U
#define USBSSP__OTGIEN__TIMER_TMOUT_INT_EN_SHIFT                             18U
#define USBSSP__OTGIEN__TIMER_TMOUT_INT_EN_WIDTH                              1U
#define USBSSP__OTGIEN__TIMER_TMOUT_INT_EN_WOCLR                              0U
#define USBSSP__OTGIEN__TIMER_TMOUT_INT_EN_WOSET                              0U
#define USBSSP__OTGIEN__H_POLL_ENTRY_INT_EN_MASK                     0x00080000U
#define USBSSP__OTGIEN__H_POLL_ENTRY_INT_EN_SHIFT                            19U
#define USBSSP__OTGIEN__H_POLL_ENTRY_INT_EN_WIDTH                             1U
#define USBSSP__OTGIEN__H_POLL_ENTRY_INT_EN_WOCLR                             0U
#define USBSSP__OTGIEN__H_POLL_ENTRY_INT_EN_WOSET                             0U
#define USBSSP__OTGIEN__H_WRST_GEN_CMPL_INT_EN_MASK                  0x00100000U
#define USBSSP__OTGIEN__H_WRST_GEN_CMPL_INT_EN_SHIFT                         20U
#define USBSSP__OTGIEN__H_WRST_GEN_CMPL_INT_EN_WIDTH                          1U
#define USBSSP__OTGIEN__H_WRST_GEN_CMPL_INT_EN_WOCLR                          0U
#define USBSSP__OTGIEN__H_WRST_GEN_CMPL_INT_EN_WOSET                          0U
#define USBSSP__OTGIEN__RID_FLOAT_FALL_INT_EN_MASK                   0x00200000U
#define USBSSP__OTGIEN__RID_FLOAT_FALL_INT_EN_SHIFT                          21U
#define USBSSP__OTGIEN__RID_FLOAT_FALL_INT_EN_WIDTH                           1U
#define USBSSP__OTGIEN__RID_FLOAT_FALL_INT_EN_WOCLR                           0U
#define USBSSP__OTGIEN__RID_FLOAT_FALL_INT_EN_WOSET                           0U
#define USBSSP__OTGIEN__RID_FLOAT_RISE_INT_EN_MASK                   0x00400000U
#define USBSSP__OTGIEN__RID_FLOAT_RISE_INT_EN_SHIFT                          22U
#define USBSSP__OTGIEN__RID_FLOAT_RISE_INT_EN_WIDTH                           1U
#define USBSSP__OTGIEN__RID_FLOAT_RISE_INT_EN_WOCLR                           0U
#define USBSSP__OTGIEN__RID_FLOAT_RISE_INT_EN_WOSET                           0U
#define USBSSP__OTGIEN__RID_GND_RISE_INT_EN_MASK                     0x00800000U
#define USBSSP__OTGIEN__RID_GND_RISE_INT_EN_SHIFT                            23U
#define USBSSP__OTGIEN__RID_GND_RISE_INT_EN_WIDTH                             1U
#define USBSSP__OTGIEN__RID_GND_RISE_INT_EN_WOCLR                             0U
#define USBSSP__OTGIEN__RID_GND_RISE_INT_EN_WOSET                             0U
#define USBSSP__OTGIEN__RID_C_RISE_INT_EN_MASK                       0x01000000U
#define USBSSP__OTGIEN__RID_C_RISE_INT_EN_SHIFT                              24U
#define USBSSP__OTGIEN__RID_C_RISE_INT_EN_WIDTH                               1U
#define USBSSP__OTGIEN__RID_C_RISE_INT_EN_WOCLR                               0U
#define USBSSP__OTGIEN__RID_C_RISE_INT_EN_WOSET                               0U
#define USBSSP__OTGIEN__RID_B_RISE_INT_EN_MASK                       0x02000000U
#define USBSSP__OTGIEN__RID_B_RISE_INT_EN_SHIFT                              25U
#define USBSSP__OTGIEN__RID_B_RISE_INT_EN_WIDTH                               1U
#define USBSSP__OTGIEN__RID_B_RISE_INT_EN_WOCLR                               0U
#define USBSSP__OTGIEN__RID_B_RISE_INT_EN_WOSET                               0U
#define USBSSP__OTGIEN__RID_A_RISE_INT_EN_MASK                       0x04000000U
#define USBSSP__OTGIEN__RID_A_RISE_INT_EN_SHIFT                              26U
#define USBSSP__OTGIEN__RID_A_RISE_INT_EN_WIDTH                               1U
#define USBSSP__OTGIEN__RID_A_RISE_INT_EN_WOCLR                               0U
#define USBSSP__OTGIEN__RID_A_RISE_INT_EN_WOSET                               0U
#define USBSSP__OTGIEN__DM_VDAT_REF_RISE_INT_EN_MASK                 0x08000000U
#define USBSSP__OTGIEN__DM_VDAT_REF_RISE_INT_EN_SHIFT                        27U
#define USBSSP__OTGIEN__DM_VDAT_REF_RISE_INT_EN_WIDTH                         1U
#define USBSSP__OTGIEN__DM_VDAT_REF_RISE_INT_EN_WOCLR                         0U
#define USBSSP__OTGIEN__DM_VDAT_REF_RISE_INT_EN_WOSET                         0U
#define USBSSP__OTGIEN__DP_VDAT_REF_RISE_INT_EN_MASK                 0x10000000U
#define USBSSP__OTGIEN__DP_VDAT_REF_RISE_INT_EN_SHIFT                        28U
#define USBSSP__OTGIEN__DP_VDAT_REF_RISE_INT_EN_WIDTH                         1U
#define USBSSP__OTGIEN__DP_VDAT_REF_RISE_INT_EN_WOCLR                         0U
#define USBSSP__OTGIEN__DP_VDAT_REF_RISE_INT_EN_WOSET                         0U
#define USBSSP__OTGIEN__DCD_COMP_RISE_INT_EN_MASK                    0x20000000U
#define USBSSP__OTGIEN__DCD_COMP_RISE_INT_EN_SHIFT                           29U
#define USBSSP__OTGIEN__DCD_COMP_RISE_INT_EN_WIDTH                            1U
#define USBSSP__OTGIEN__DCD_COMP_RISE_INT_EN_WOCLR                            0U
#define USBSSP__OTGIEN__DCD_COMP_RISE_INT_EN_WOSET                            0U
#define USBSSP__OTGIEN__DCD_COMP_FALL_INT_EN_MASK                    0x40000000U
#define USBSSP__OTGIEN__DCD_COMP_FALL_INT_EN_SHIFT                           30U
#define USBSSP__OTGIEN__DCD_COMP_FALL_INT_EN_WIDTH                            1U
#define USBSSP__OTGIEN__DCD_COMP_FALL_INT_EN_WOCLR                            0U
#define USBSSP__OTGIEN__DCD_COMP_FALL_INT_EN_WOSET                            0U
#define USBSSP__OTGIEN__DM_VLGC_COMP_RISE_INT_EN_MASK                0x80000000U
#define USBSSP__OTGIEN__DM_VLGC_COMP_RISE_INT_EN_SHIFT                       31U
#define USBSSP__OTGIEN__DM_VLGC_COMP_RISE_INT_EN_WIDTH                        1U
#define USBSSP__OTGIEN__DM_VLGC_COMP_RISE_INT_EN_WOCLR                        0U
#define USBSSP__OTGIEN__DM_VLGC_COMP_RISE_INT_EN_WOSET                        0U

#define USBSSP__OTGIVECT_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__OTGIVECT_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__OTGIVECT_WOCLR_MASK                                  0xFFFFFFFFU
#define USBSSP__OTGIVECT__ID_CHANGE_INT_MASK                         0x00000001U
#define USBSSP__OTGIVECT__ID_CHANGE_INT_SHIFT                                 0U
#define USBSSP__OTGIVECT__ID_CHANGE_INT_WIDTH                                 1U
#define USBSSP__OTGIVECT__ID_CHANGE_INT_WOCLR                                 1U
#define USBSSP__OTGIVECT__ID_CHANGE_INT_WOSET                                 0U
#define USBSSP__OTGIVECT__VBUS_ON_FAILED_INT_MASK                    0x00000002U
#define USBSSP__OTGIVECT__VBUS_ON_FAILED_INT_SHIFT                            1U
#define USBSSP__OTGIVECT__VBUS_ON_FAILED_INT_WIDTH                            1U
#define USBSSP__OTGIVECT__VBUS_ON_FAILED_INT_WOCLR                            1U
#define USBSSP__OTGIVECT__VBUS_ON_FAILED_INT_WOSET                            0U
#define USBSSP__OTGIVECT__OTGSESSVALID_RISE_INT_MASK                 0x00000004U
#define USBSSP__OTGIVECT__OTGSESSVALID_RISE_INT_SHIFT                         2U
#define USBSSP__OTGIVECT__OTGSESSVALID_RISE_INT_WIDTH                         1U
#define USBSSP__OTGIVECT__OTGSESSVALID_RISE_INT_WOCLR                         1U
#define USBSSP__OTGIVECT__OTGSESSVALID_RISE_INT_WOSET                         0U
#define USBSSP__OTGIVECT__OTGSESSVALID_FALL_INT_MASK                 0x00000008U
#define USBSSP__OTGIVECT__OTGSESSVALID_FALL_INT_SHIFT                         3U
#define USBSSP__OTGIVECT__OTGSESSVALID_FALL_INT_WIDTH                         1U
#define USBSSP__OTGIVECT__OTGSESSVALID_FALL_INT_WOCLR                         1U
#define USBSSP__OTGIVECT__OTGSESSVALID_FALL_INT_WOSET                         0U
#define USBSSP__OTGIVECT__VBUSVALID_RISE_INT_MASK                    0x00000010U
#define USBSSP__OTGIVECT__VBUSVALID_RISE_INT_SHIFT                            4U
#define USBSSP__OTGIVECT__VBUSVALID_RISE_INT_WIDTH                            1U
#define USBSSP__OTGIVECT__VBUSVALID_RISE_INT_WOCLR                            1U
#define USBSSP__OTGIVECT__VBUSVALID_RISE_INT_WOSET                            0U
#define USBSSP__OTGIVECT__VBUSVALID_FALL_INT_MASK                    0x00000020U
#define USBSSP__OTGIVECT__VBUSVALID_FALL_INT_SHIFT                            5U
#define USBSSP__OTGIVECT__VBUSVALID_FALL_INT_WIDTH                            1U
#define USBSSP__OTGIVECT__VBUSVALID_FALL_INT_WOCLR                            1U
#define USBSSP__OTGIVECT__VBUSVALID_FALL_INT_WOSET                            0U
#define USBSSP__OTGIVECT__SENSE_RISE_INT_MASK                        0x00000040U
#define USBSSP__OTGIVECT__SENSE_RISE_INT_SHIFT                                6U
#define USBSSP__OTGIVECT__SENSE_RISE_INT_WIDTH                                1U
#define USBSSP__OTGIVECT__SENSE_RISE_INT_WOCLR                                1U
#define USBSSP__OTGIVECT__SENSE_RISE_INT_WOSET                                0U
#define USBSSP__OTGIVECT__PROBE_RISE_INT_MASK                        0x00000080U
#define USBSSP__OTGIVECT__PROBE_RISE_INT_SHIFT                                7U
#define USBSSP__OTGIVECT__PROBE_RISE_INT_WIDTH                                1U
#define USBSSP__OTGIVECT__PROBE_RISE_INT_WOCLR                                1U
#define USBSSP__OTGIVECT__PROBE_RISE_INT_WOSET                                0U
#define USBSSP__OTGIVECT__ADP_PROBE_COMPLETED_INT_MASK               0x00000100U
#define USBSSP__OTGIVECT__ADP_PROBE_COMPLETED_INT_SHIFT                       8U
#define USBSSP__OTGIVECT__ADP_PROBE_COMPLETED_INT_WIDTH                       1U
#define USBSSP__OTGIVECT__ADP_PROBE_COMPLETED_INT_WOCLR                       1U
#define USBSSP__OTGIVECT__ADP_PROBE_COMPLETED_INT_WOSET                       0U
#define USBSSP__OTGIVECT__TA_AIDL_BDIS_TMOUT_INT_MASK                0x00000200U
#define USBSSP__OTGIVECT__TA_AIDL_BDIS_TMOUT_INT_SHIFT                        9U
#define USBSSP__OTGIVECT__TA_AIDL_BDIS_TMOUT_INT_WIDTH                        1U
#define USBSSP__OTGIVECT__TA_AIDL_BDIS_TMOUT_INT_WOCLR                        1U
#define USBSSP__OTGIVECT__TA_AIDL_BDIS_TMOUT_INT_WOSET                        0U
#define USBSSP__OTGIVECT__TA_BIDL_ADIS_TMOUT_INT_MASK                0x00000400U
#define USBSSP__OTGIVECT__TA_BIDL_ADIS_TMOUT_INT_SHIFT                       10U
#define USBSSP__OTGIVECT__TA_BIDL_ADIS_TMOUT_INT_WIDTH                        1U
#define USBSSP__OTGIVECT__TA_BIDL_ADIS_TMOUT_INT_WOCLR                        1U
#define USBSSP__OTGIVECT__TA_BIDL_ADIS_TMOUT_INT_WOSET                        0U
#define USBSSP__OTGIVECT__SRP_DET_INT_MASK                           0x00000800U
#define USBSSP__OTGIVECT__SRP_DET_INT_SHIFT                                  11U
#define USBSSP__OTGIVECT__SRP_DET_INT_WIDTH                                   1U
#define USBSSP__OTGIVECT__SRP_DET_INT_WOCLR                                   1U
#define USBSSP__OTGIVECT__SRP_DET_INT_WOSET                                   0U
#define USBSSP__OTGIVECT__SRP_NOT_COMP_DEV_REMOVED_INT_MASK          0x00001000U
#define USBSSP__OTGIVECT__SRP_NOT_COMP_DEV_REMOVED_INT_SHIFT                 12U
#define USBSSP__OTGIVECT__SRP_NOT_COMP_DEV_REMOVED_INT_WIDTH                  1U
#define USBSSP__OTGIVECT__SRP_NOT_COMP_DEV_REMOVED_INT_WOCLR                  1U
#define USBSSP__OTGIVECT__SRP_NOT_COMP_DEV_REMOVED_INT_WOSET                  0U
#define USBSSP__OTGIVECT__OVERCURRENT_INT_MASK                       0x00002000U
#define USBSSP__OTGIVECT__OVERCURRENT_INT_SHIFT                              13U
#define USBSSP__OTGIVECT__OVERCURRENT_INT_WIDTH                               1U
#define USBSSP__OTGIVECT__OVERCURRENT_INT_WOCLR                               1U
#define USBSSP__OTGIVECT__OVERCURRENT_INT_WOSET                               0U
#define USBSSP__OTGIVECT__SRP_FAIL_INT_MASK                          0x00004000U
#define USBSSP__OTGIVECT__SRP_FAIL_INT_SHIFT                                 14U
#define USBSSP__OTGIVECT__SRP_FAIL_INT_WIDTH                                  1U
#define USBSSP__OTGIVECT__SRP_FAIL_INT_WOCLR                                  1U
#define USBSSP__OTGIVECT__SRP_FAIL_INT_WOSET                                  0U
#define USBSSP__OTGIVECT__SRP_CMPL_INT_MASK                          0x00008000U
#define USBSSP__OTGIVECT__SRP_CMPL_INT_SHIFT                                 15U
#define USBSSP__OTGIVECT__SRP_CMPL_INT_WIDTH                                  1U
#define USBSSP__OTGIVECT__SRP_CMPL_INT_WOCLR                                  1U
#define USBSSP__OTGIVECT__SRP_CMPL_INT_WOSET                                  0U
#define USBSSP__OTGIVECT__TB_ASE0_BRST_TMOUT_INT_MASK                0x00010000U
#define USBSSP__OTGIVECT__TB_ASE0_BRST_TMOUT_INT_SHIFT                       16U
#define USBSSP__OTGIVECT__TB_ASE0_BRST_TMOUT_INT_WIDTH                        1U
#define USBSSP__OTGIVECT__TB_ASE0_BRST_TMOUT_INT_WOCLR                        1U
#define USBSSP__OTGIVECT__TB_ASE0_BRST_TMOUT_INT_WOSET                        0U
#define USBSSP__OTGIVECT__TB_AIDL_BDIS_MIN_TMOUT_INT_MASK            0x00020000U
#define USBSSP__OTGIVECT__TB_AIDL_BDIS_MIN_TMOUT_INT_SHIFT                   17U
#define USBSSP__OTGIVECT__TB_AIDL_BDIS_MIN_TMOUT_INT_WIDTH                    1U
#define USBSSP__OTGIVECT__TB_AIDL_BDIS_MIN_TMOUT_INT_WOCLR                    1U
#define USBSSP__OTGIVECT__TB_AIDL_BDIS_MIN_TMOUT_INT_WOSET                    0U
#define USBSSP__OTGIVECT__TIMER_TMOUT_INT_MASK                       0x00040000U
#define USBSSP__OTGIVECT__TIMER_TMOUT_INT_SHIFT                              18U
#define USBSSP__OTGIVECT__TIMER_TMOUT_INT_WIDTH                               1U
#define USBSSP__OTGIVECT__TIMER_TMOUT_INT_WOCLR                               1U
#define USBSSP__OTGIVECT__TIMER_TMOUT_INT_WOSET                               0U
#define USBSSP__OTGIVECT__H_POLLTRY_INT_MASK                         0x00080000U
#define USBSSP__OTGIVECT__H_POLLTRY_INT_SHIFT                                19U
#define USBSSP__OTGIVECT__H_POLLTRY_INT_WIDTH                                 1U
#define USBSSP__OTGIVECT__H_POLLTRY_INT_WOCLR                                 1U
#define USBSSP__OTGIVECT__H_POLLTRY_INT_WOSET                                 0U
#define USBSSP__OTGIVECT__H_WRST_GEN_CMPL_INT_MASK                   0x00100000U
#define USBSSP__OTGIVECT__H_WRST_GEN_CMPL_INT_SHIFT                          20U
#define USBSSP__OTGIVECT__H_WRST_GEN_CMPL_INT_WIDTH                           1U
#define USBSSP__OTGIVECT__H_WRST_GEN_CMPL_INT_WOCLR                           1U
#define USBSSP__OTGIVECT__H_WRST_GEN_CMPL_INT_WOSET                           0U
#define USBSSP__OTGIVECT__RID_FLOAT_FALL_INT_MASK                    0x00200000U
#define USBSSP__OTGIVECT__RID_FLOAT_FALL_INT_SHIFT                           21U
#define USBSSP__OTGIVECT__RID_FLOAT_FALL_INT_WIDTH                            1U
#define USBSSP__OTGIVECT__RID_FLOAT_FALL_INT_WOCLR                            1U
#define USBSSP__OTGIVECT__RID_FLOAT_FALL_INT_WOSET                            0U
#define USBSSP__OTGIVECT__RID_FLOAT_RISE_INT_MASK                    0x00400000U
#define USBSSP__OTGIVECT__RID_FLOAT_RISE_INT_SHIFT                           22U
#define USBSSP__OTGIVECT__RID_FLOAT_RISE_INT_WIDTH                            1U
#define USBSSP__OTGIVECT__RID_FLOAT_RISE_INT_WOCLR                            1U
#define USBSSP__OTGIVECT__RID_FLOAT_RISE_INT_WOSET                            0U
#define USBSSP__OTGIVECT__RID_GND_RISE_INT_MASK                      0x00800000U
#define USBSSP__OTGIVECT__RID_GND_RISE_INT_SHIFT                             23U
#define USBSSP__OTGIVECT__RID_GND_RISE_INT_WIDTH                              1U
#define USBSSP__OTGIVECT__RID_GND_RISE_INT_WOCLR                              1U
#define USBSSP__OTGIVECT__RID_GND_RISE_INT_WOSET                              0U
#define USBSSP__OTGIVECT__RID_C_RISE_INT_MASK                        0x01000000U
#define USBSSP__OTGIVECT__RID_C_RISE_INT_SHIFT                               24U
#define USBSSP__OTGIVECT__RID_C_RISE_INT_WIDTH                                1U
#define USBSSP__OTGIVECT__RID_C_RISE_INT_WOCLR                                1U
#define USBSSP__OTGIVECT__RID_C_RISE_INT_WOSET                                0U
#define USBSSP__OTGIVECT__RID_B_RISE_INT_MASK                        0x02000000U
#define USBSSP__OTGIVECT__RID_B_RISE_INT_SHIFT                               25U
#define USBSSP__OTGIVECT__RID_B_RISE_INT_WIDTH                                1U
#define USBSSP__OTGIVECT__RID_B_RISE_INT_WOCLR                                1U
#define USBSSP__OTGIVECT__RID_B_RISE_INT_WOSET                                0U
#define USBSSP__OTGIVECT__RID_A_RISE_INT_MASK                        0x04000000U
#define USBSSP__OTGIVECT__RID_A_RISE_INT_SHIFT                               26U
#define USBSSP__OTGIVECT__RID_A_RISE_INT_WIDTH                                1U
#define USBSSP__OTGIVECT__RID_A_RISE_INT_WOCLR                                1U
#define USBSSP__OTGIVECT__RID_A_RISE_INT_WOSET                                0U
#define USBSSP__OTGIVECT__DM_VDAT_REF_RISE_INT_MASK                  0x08000000U
#define USBSSP__OTGIVECT__DM_VDAT_REF_RISE_INT_SHIFT                         27U
#define USBSSP__OTGIVECT__DM_VDAT_REF_RISE_INT_WIDTH                          1U
#define USBSSP__OTGIVECT__DM_VDAT_REF_RISE_INT_WOCLR                          1U
#define USBSSP__OTGIVECT__DM_VDAT_REF_RISE_INT_WOSET                          0U
#define USBSSP__OTGIVECT__DP_VDAT_REF_RISE_INT_MASK                  0x10000000U
#define USBSSP__OTGIVECT__DP_VDAT_REF_RISE_INT_SHIFT                         28U
#define USBSSP__OTGIVECT__DP_VDAT_REF_RISE_INT_WIDTH                          1U
#define USBSSP__OTGIVECT__DP_VDAT_REF_RISE_INT_WOCLR                          1U
#define USBSSP__OTGIVECT__DP_VDAT_REF_RISE_INT_WOSET                          0U
#define USBSSP__OTGIVECT__DCD_COMP_RISE_INT_MASK                     0x20000000U
#define USBSSP__OTGIVECT__DCD_COMP_RISE_INT_SHIFT                            29U
#define USBSSP__OTGIVECT__DCD_COMP_RISE_INT_WIDTH                             1U
#define USBSSP__OTGIVECT__DCD_COMP_RISE_INT_WOCLR                             1U
#define USBSSP__OTGIVECT__DCD_COMP_RISE_INT_WOSET                             0U
#define USBSSP__OTGIVECT__DCD_COMP_FALL_INT_MASK                     0x40000000U
#define USBSSP__OTGIVECT__DCD_COMP_FALL_INT_SHIFT                            30U
#define USBSSP__OTGIVECT__DCD_COMP_FALL_INT_WIDTH                             1U
#define USBSSP__OTGIVECT__DCD_COMP_FALL_INT_WOCLR                             1U
#define USBSSP__OTGIVECT__DCD_COMP_FALL_INT_WOSET                             0U
#define USBSSP__OTGIVECT__DM_VLGC_COMP_RISE_INT_MASK                 0x80000000U
#define USBSSP__OTGIVECT__DM_VLGC_COMP_RISE_INT_SHIFT                        31U
#define USBSSP__OTGIVECT__DM_VLGC_COMP_RISE_INT_WIDTH                         1U
#define USBSSP__OTGIVECT__DM_VLGC_COMP_RISE_INT_WOCLR                         1U
#define USBSSP__OTGIVECT__DM_VLGC_COMP_RISE_INT_WOSET                         0U

#define USBSSP__CLK_FREQ_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__CLK_FREQ_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__CLK_FREQ__RSVD1_MASK                                 0x0000FFFFU
#define USBSSP__CLK_FREQ__RSVD1_SHIFT                                         0U
#define USBSSP__CLK_FREQ__RSVD1_WIDTH                                        16U
#define USBSSP__CLK_FREQ__CLK_FREQ_KHZ_MASK                          0xFFFF0000U
#define USBSSP__CLK_FREQ__CLK_FREQ_KHZ_SHIFT                                 16U
#define USBSSP__CLK_FREQ__CLK_FREQ_KHZ_WIDTH                                 16U

#define USBSSP__OTGTMR_READ_MASK                                     0x7FE00000U
#define USBSSP__OTGTMR_WRITE_MASK                                    0x7FE00000U
#define USBSSP__OTGTMR__TIMEOUT_VALUE_MASK                           0x0000FFFFU
#define USBSSP__OTGTMR__TIMEOUT_VALUE_SHIFT                                   0U
#define USBSSP__OTGTMR__TIMEOUT_VALUE_WIDTH                                  16U
#define USBSSP__OTGTMR__TIMEOUT_UNITS_MASK                           0x00030000U
#define USBSSP__OTGTMR__TIMEOUT_UNITS_SHIFT                                  16U
#define USBSSP__OTGTMR__TIMEOUT_UNITS_WIDTH                                   2U
#define USBSSP__OTGTMR__TIMER_WRITE_MASK                             0x00040000U
#define USBSSP__OTGTMR__TIMER_WRITE_SHIFT                                    18U
#define USBSSP__OTGTMR__TIMER_WRITE_WIDTH                                     1U
#define USBSSP__OTGTMR__TIMER_WRITE_WOCLR                                     0U
#define USBSSP__OTGTMR__TIMER_WRITE_WOSET                                     0U
#define USBSSP__OTGTMR__TIMER_START_MASK                             0x00080000U
#define USBSSP__OTGTMR__TIMER_START_SHIFT                                    19U
#define USBSSP__OTGTMR__TIMER_START_WIDTH                                     1U
#define USBSSP__OTGTMR__TIMER_START_WOCLR                                     0U
#define USBSSP__OTGTMR__TIMER_START_WOSET                                     0U
#define USBSSP__OTGTMR__TIMER_STOP_MASK                              0x00100000U
#define USBSSP__OTGTMR__TIMER_STOP_SHIFT                                     20U
#define USBSSP__OTGTMR__TIMER_STOP_WIDTH                                      1U
#define USBSSP__OTGTMR__TIMER_STOP_WOCLR                                      0U
#define USBSSP__OTGTMR__TIMER_STOP_WOSET                                      0U
#define USBSSP__OTGTMR__RSVD1_MASK                                   0x7FE00000U
#define USBSSP__OTGTMR__RSVD1_SHIFT                                          21U
#define USBSSP__OTGTMR__RSVD1_WIDTH                                          10U
#define USBSSP__OTGTMR__ITC_EN_MASK                                  0x80000000U
#define USBSSP__OTGTMR__ITC_EN_SHIFT                                         31U
#define USBSSP__OTGTMR__ITC_EN_WIDTH                                          1U
#define USBSSP__OTGTMR__ITC_EN_WOCLR                                          0U
#define USBSSP__OTGTMR__ITC_EN_WOSET                                          0U

#define USBSSP__OTGSIMULATE_READ_MASK                                0xFFFFFFFFU
#define USBSSP__OTGSIMULATE_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__OTGSIMULATE__OTG_CFG_FAST_SIMS_MASK                  0x00000001U
#define USBSSP__OTGSIMULATE__OTG_CFG_FAST_SIMS_SHIFT                          0U
#define USBSSP__OTGSIMULATE__OTG_CFG_FAST_SIMS_WIDTH                          1U
#define USBSSP__OTGSIMULATE__OTG_CFG_FAST_SIMS_WOCLR                          0U
#define USBSSP__OTGSIMULATE__OTG_CFG_FAST_SIMS_WOSET                          0U
#define USBSSP__OTGSIMULATE__RSVD1_MASK                              0xFFFFFFFEU
#define USBSSP__OTGSIMULATE__RSVD1_SHIFT                                      1U
#define USBSSP__OTGSIMULATE__RSVD1_WIDTH                                     31U

#define USBSSP__OVERRIDE_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__OVERRIDE_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__OVERRIDE__IDPULLUP_MASK                              0x00000001U
#define USBSSP__OVERRIDE__IDPULLUP_SHIFT                                      0U
#define USBSSP__OVERRIDE__IDPULLUP_WIDTH                                      1U
#define USBSSP__OVERRIDE__IDPULLUP_WOCLR                                      0U
#define USBSSP__OVERRIDE__IDPULLUP_WOSET                                      0U
#define USBSSP__OVERRIDE__BC_PULLDOWNCTRL_MASK                       0x00000002U
#define USBSSP__OVERRIDE__BC_PULLDOWNCTRL_SHIFT                               1U
#define USBSSP__OVERRIDE__BC_PULLDOWNCTRL_WIDTH                               1U
#define USBSSP__OVERRIDE__BC_PULLDOWNCTRL_WOCLR                               0U
#define USBSSP__OVERRIDE__BC_PULLDOWNCTRL_WOSET                               0U
#define USBSSP__OVERRIDE__BC_DPPULLDOWN_MASK                         0x00000004U
#define USBSSP__OVERRIDE__BC_DPPULLDOWN_SHIFT                                 2U
#define USBSSP__OVERRIDE__BC_DPPULLDOWN_WIDTH                                 1U
#define USBSSP__OVERRIDE__BC_DPPULLDOWN_WOCLR                                 0U
#define USBSSP__OVERRIDE__BC_DPPULLDOWN_WOSET                                 0U
#define USBSSP__OVERRIDE__BC_DMPULLDOWN_MASK                         0x00000008U
#define USBSSP__OVERRIDE__BC_DMPULLDOWN_SHIFT                                 3U
#define USBSSP__OVERRIDE__BC_DMPULLDOWN_WIDTH                                 1U
#define USBSSP__OVERRIDE__BC_DMPULLDOWN_WOCLR                                 0U
#define USBSSP__OVERRIDE__BC_DMPULLDOWN_WOSET                                 0U
#define USBSSP__OVERRIDE__RSVD1_MASK                                 0x00000010U
#define USBSSP__OVERRIDE__RSVD1_SHIFT                                         4U
#define USBSSP__OVERRIDE__RSVD1_WIDTH                                         1U
#define USBSSP__OVERRIDE__RSVD1_WOCLR                                         0U
#define USBSSP__OVERRIDE__RSVD1_WOSET                                         0U
#define USBSSP__OVERRIDE__DRIVE_VBUS_SEL_MASK                        0x00000020U
#define USBSSP__OVERRIDE__DRIVE_VBUS_SEL_SHIFT                                5U
#define USBSSP__OVERRIDE__DRIVE_VBUS_SEL_WIDTH                                1U
#define USBSSP__OVERRIDE__DRIVE_VBUS_SEL_WOCLR                                0U
#define USBSSP__OVERRIDE__DRIVE_VBUS_SEL_WOSET                                0U
#define USBSSP__OVERRIDE__DRIVE_VBUS_SFR_MASK                        0x00000040U
#define USBSSP__OVERRIDE__DRIVE_VBUS_SFR_SHIFT                                6U
#define USBSSP__OVERRIDE__DRIVE_VBUS_SFR_WIDTH                                1U
#define USBSSP__OVERRIDE__DRIVE_VBUS_SFR_WOCLR                                0U
#define USBSSP__OVERRIDE__DRIVE_VBUS_SFR_WOSET                                0U
#define USBSSP__OVERRIDE__RSVD2_MASK                                 0x00000080U
#define USBSSP__OVERRIDE__RSVD2_SHIFT                                         7U
#define USBSSP__OVERRIDE__RSVD2_WIDTH                                         1U
#define USBSSP__OVERRIDE__RSVD2_WOCLR                                         0U
#define USBSSP__OVERRIDE__RSVD2_WOSET                                         0U
#define USBSSP__OVERRIDE__IDDIG_SEL_MASK                             0x00000100U
#define USBSSP__OVERRIDE__IDDIG_SEL_SHIFT                                     8U
#define USBSSP__OVERRIDE__IDDIG_SEL_WIDTH                                     1U
#define USBSSP__OVERRIDE__IDDIG_SEL_WOCLR                                     0U
#define USBSSP__OVERRIDE__IDDIG_SEL_WOSET                                     0U
#define USBSSP__OVERRIDE__IDDIG_SFR_MASK                             0x00000200U
#define USBSSP__OVERRIDE__IDDIG_SFR_SHIFT                                     9U
#define USBSSP__OVERRIDE__IDDIG_SFR_WIDTH                                     1U
#define USBSSP__OVERRIDE__IDDIG_SFR_WOCLR                                     0U
#define USBSSP__OVERRIDE__IDDIG_SFR_WOSET                                     0U
#define USBSSP__OVERRIDE__SESS_VLD_SEL_MASK                          0x00000400U
#define USBSSP__OVERRIDE__SESS_VLD_SEL_SHIFT                                 10U
#define USBSSP__OVERRIDE__SESS_VLD_SEL_WIDTH                                  1U
#define USBSSP__OVERRIDE__SESS_VLD_SEL_WOCLR                                  0U
#define USBSSP__OVERRIDE__SESS_VLD_SEL_WOSET                                  0U
#define USBSSP__OVERRIDE__SESS_VLD_SFR_MASK                          0x00000800U
#define USBSSP__OVERRIDE__SESS_VLD_SFR_SHIFT                                 11U
#define USBSSP__OVERRIDE__SESS_VLD_SFR_WIDTH                                  1U
#define USBSSP__OVERRIDE__SESS_VLD_SFR_WOCLR                                  0U
#define USBSSP__OVERRIDE__SESS_VLD_SFR_WOSET                                  0U
#define USBSSP__OVERRIDE__OVERCURRENT_SEL_MASK                       0x00001000U
#define USBSSP__OVERRIDE__OVERCURRENT_SEL_SHIFT                              12U
#define USBSSP__OVERRIDE__OVERCURRENT_SEL_WIDTH                               1U
#define USBSSP__OVERRIDE__OVERCURRENT_SEL_WOCLR                               0U
#define USBSSP__OVERRIDE__OVERCURRENT_SEL_WOSET                               0U
#define USBSSP__OVERRIDE__OVERCURRENT_SFR_MASK                       0x00002000U
#define USBSSP__OVERRIDE__OVERCURRENT_SFR_SHIFT                              13U
#define USBSSP__OVERRIDE__OVERCURRENT_SFR_WIDTH                               1U
#define USBSSP__OVERRIDE__OVERCURRENT_SFR_WOCLR                               0U
#define USBSSP__OVERRIDE__OVERCURRENT_SFR_WOSET                               0U
#define USBSSP__OVERRIDE__OVERRIDE_TERMSEL_SEL_MASK                  0x00004000U
#define USBSSP__OVERRIDE__OVERRIDE_TERMSEL_SEL_SHIFT                         14U
#define USBSSP__OVERRIDE__OVERRIDE_TERMSEL_SEL_WIDTH                          1U
#define USBSSP__OVERRIDE__OVERRIDE_TERMSEL_SEL_WOCLR                          0U
#define USBSSP__OVERRIDE__OVERRIDE_TERMSEL_SEL_WOSET                          0U
#define USBSSP__OVERRIDE__OVERRIDE_TERMSEL_SFR_MASK                  0x00008000U
#define USBSSP__OVERRIDE__OVERRIDE_TERMSEL_SFR_SHIFT                         15U
#define USBSSP__OVERRIDE__OVERRIDE_TERMSEL_SFR_WIDTH                          1U
#define USBSSP__OVERRIDE__OVERRIDE_TERMSEL_SFR_WOCLR                          0U
#define USBSSP__OVERRIDE__OVERRIDE_TERMSEL_SFR_WOSET                          0U
#define USBSSP__OVERRIDE__OVERRIDE_OPMODE_SEL_MASK                   0x00010000U
#define USBSSP__OVERRIDE__OVERRIDE_OPMODE_SEL_SHIFT                          16U
#define USBSSP__OVERRIDE__OVERRIDE_OPMODE_SEL_WIDTH                           1U
#define USBSSP__OVERRIDE__OVERRIDE_OPMODE_SEL_WOCLR                           0U
#define USBSSP__OVERRIDE__OVERRIDE_OPMODE_SEL_WOSET                           0U
#define USBSSP__OVERRIDE__OVERRIDE_OPMODE_SFR_MASK                   0x00060000U
#define USBSSP__OVERRIDE__OVERRIDE_OPMODE_SFR_SHIFT                          17U
#define USBSSP__OVERRIDE__OVERRIDE_OPMODE_SFR_WIDTH                           2U
#define USBSSP__OVERRIDE__OVERRIDE_TXBITSTUFF_SEL_MASK               0x00080000U
#define USBSSP__OVERRIDE__OVERRIDE_TXBITSTUFF_SEL_SHIFT                      19U
#define USBSSP__OVERRIDE__OVERRIDE_TXBITSTUFF_SEL_WIDTH                       1U
#define USBSSP__OVERRIDE__OVERRIDE_TXBITSTUFF_SEL_WOCLR                       0U
#define USBSSP__OVERRIDE__OVERRIDE_TXBITSTUFF_SEL_WOSET                       0U
#define USBSSP__OVERRIDE__OVERRIDE_TXBITSTUFF_SFR_MASK               0x00100000U
#define USBSSP__OVERRIDE__OVERRIDE_TXBITSTUFF_SFR_SHIFT                      20U
#define USBSSP__OVERRIDE__OVERRIDE_TXBITSTUFF_SFR_WIDTH                       1U
#define USBSSP__OVERRIDE__OVERRIDE_TXBITSTUFF_SFR_WOCLR                       0U
#define USBSSP__OVERRIDE__OVERRIDE_TXBITSTUFF_SFR_WOSET                       0U
#define USBSSP__OVERRIDE__OVERRIDE_XCVRSEL_SEL_MASK                  0x00200000U
#define USBSSP__OVERRIDE__OVERRIDE_XCVRSEL_SEL_SHIFT                         21U
#define USBSSP__OVERRIDE__OVERRIDE_XCVRSEL_SEL_WIDTH                          1U
#define USBSSP__OVERRIDE__OVERRIDE_XCVRSEL_SEL_WOCLR                          0U
#define USBSSP__OVERRIDE__OVERRIDE_XCVRSEL_SEL_WOSET                          0U
#define USBSSP__OVERRIDE__OVERRIDE_XCVRSEL_SFR_MASK                  0x00C00000U
#define USBSSP__OVERRIDE__OVERRIDE_XCVRSEL_SFR_SHIFT                         22U
#define USBSSP__OVERRIDE__OVERRIDE_XCVRSEL_SFR_WIDTH                          2U
#define USBSSP__OVERRIDE__OVERRIDE_SUSPENDM_SEL_MASK                 0x01000000U
#define USBSSP__OVERRIDE__OVERRIDE_SUSPENDM_SEL_SHIFT                        24U
#define USBSSP__OVERRIDE__OVERRIDE_SUSPENDM_SEL_WIDTH                         1U
#define USBSSP__OVERRIDE__OVERRIDE_SUSPENDM_SEL_WOCLR                         0U
#define USBSSP__OVERRIDE__OVERRIDE_SUSPENDM_SEL_WOSET                         0U
#define USBSSP__OVERRIDE__OVERRIDE_SUSPENDM_SFR_MASK                 0x02000000U
#define USBSSP__OVERRIDE__OVERRIDE_SUSPENDM_SFR_SHIFT                        25U
#define USBSSP__OVERRIDE__OVERRIDE_SUSPENDM_SFR_WIDTH                         1U
#define USBSSP__OVERRIDE__OVERRIDE_SUSPENDM_SFR_WOCLR                         0U
#define USBSSP__OVERRIDE__OVERRIDE_SUSPENDM_SFR_WOSET                         0U
#define USBSSP__OVERRIDE__OVERRIDE_SLEEPM_SEL_MASK                   0x04000000U
#define USBSSP__OVERRIDE__OVERRIDE_SLEEPM_SEL_SHIFT                          26U
#define USBSSP__OVERRIDE__OVERRIDE_SLEEPM_SEL_WIDTH                           1U
#define USBSSP__OVERRIDE__OVERRIDE_SLEEPM_SEL_WOCLR                           0U
#define USBSSP__OVERRIDE__OVERRIDE_SLEEPM_SEL_WOSET                           0U
#define USBSSP__OVERRIDE__OVERRIDE_SLEEPM_SFR_MASK                   0x08000000U
#define USBSSP__OVERRIDE__OVERRIDE_SLEEPM_SFR_SHIFT                          27U
#define USBSSP__OVERRIDE__OVERRIDE_SLEEPM_SFR_WIDTH                           1U
#define USBSSP__OVERRIDE__OVERRIDE_SLEEPM_SFR_WOCLR                           0U
#define USBSSP__OVERRIDE__OVERRIDE_SLEEPM_SFR_WOSET                           0U
#define USBSSP__OVERRIDE__RSVD3_MASK                                 0xF0000000U
#define USBSSP__OVERRIDE__RSVD3_SHIFT                                        28U
#define USBSSP__OVERRIDE__RSVD3_WIDTH                                         4U

#define USBSSP__SUSP_CTRL_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__SUSP_CTRL_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__SUSP_CTRL__SUSPEND_DELAY_MASK                        0x000000FFU
#define USBSSP__SUSP_CTRL__SUSPEND_DELAY_SHIFT                                0U
#define USBSSP__SUSP_CTRL__SUSPEND_DELAY_WIDTH                                8U
#define USBSSP__SUSP_CTRL__SUSPEND_RESIDENCY_MASK                    0x0000FF00U
#define USBSSP__SUSP_CTRL__SUSPEND_RESIDENCY_SHIFT                            8U
#define USBSSP__SUSP_CTRL__SUSPEND_RESIDENCY_WIDTH                            8U
#define USBSSP__SUSP_CTRL__SUSPEND_DELAY_ENABLE_MASK                 0x00010000U
#define USBSSP__SUSP_CTRL__SUSPEND_DELAY_ENABLE_SHIFT                        16U
#define USBSSP__SUSP_CTRL__SUSPEND_DELAY_ENABLE_WIDTH                         1U
#define USBSSP__SUSP_CTRL__SUSPEND_DELAY_ENABLE_WOCLR                         0U
#define USBSSP__SUSP_CTRL__SUSPEND_DELAY_ENABLE_WOSET                         0U
#define USBSSP__SUSP_CTRL__SUSPEND_RESIDENCY_ENABLE_MASK             0x00020000U
#define USBSSP__SUSP_CTRL__SUSPEND_RESIDENCY_ENABLE_SHIFT                    17U
#define USBSSP__SUSP_CTRL__SUSPEND_RESIDENCY_ENABLE_WIDTH                     1U
#define USBSSP__SUSP_CTRL__SUSPEND_RESIDENCY_ENABLE_WOCLR                     0U
#define USBSSP__SUSP_CTRL__SUSPEND_RESIDENCY_ENABLE_WOSET                     0U
#define USBSSP__SUSP_CTRL__SLEEP_RESIDENCY_ENABLE_MASK               0x00040000U
#define USBSSP__SUSP_CTRL__SLEEP_RESIDENCY_ENABLE_SHIFT                      18U
#define USBSSP__SUSP_CTRL__SLEEP_RESIDENCY_ENABLE_WIDTH                       1U
#define USBSSP__SUSP_CTRL__SLEEP_RESIDENCY_ENABLE_WOCLR                       0U
#define USBSSP__SUSP_CTRL__SLEEP_RESIDENCY_ENABLE_WOSET                       0U
#define USBSSP__SUSP_CTRL__SUSPEND_DELAY_CAPABILITY_MASK             0x00080000U
#define USBSSP__SUSP_CTRL__SUSPEND_DELAY_CAPABILITY_SHIFT                    19U
#define USBSSP__SUSP_CTRL__SUSPEND_DELAY_CAPABILITY_WIDTH                     1U
#define USBSSP__SUSP_CTRL__SUSPEND_DELAY_CAPABILITY_WOCLR                     0U
#define USBSSP__SUSP_CTRL__SUSPEND_DELAY_CAPABILITY_WOSET                     0U
#define USBSSP__SUSP_CTRL__RSVD1_MASK                                0xFFF00000U
#define USBSSP__SUSP_CTRL__RSVD1_SHIFT                                       20U
#define USBSSP__SUSP_CTRL__RSVD1_WIDTH                                       12U

#define USBSSP__OTGANASTS_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__OTGANASTS_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__OTGANASTS__DP_VDAT_REF_COMP_STS_MASK                 0x00000001U
#define USBSSP__OTGANASTS__DP_VDAT_REF_COMP_STS_SHIFT                         0U
#define USBSSP__OTGANASTS__DP_VDAT_REF_COMP_STS_WIDTH                         1U
#define USBSSP__OTGANASTS__DP_VDAT_REF_COMP_STS_WOCLR                         0U
#define USBSSP__OTGANASTS__DP_VDAT_REF_COMP_STS_WOSET                         0U
#define USBSSP__OTGANASTS__DM_VDAT_REF_COMP_STS_MASK                 0x00000002U
#define USBSSP__OTGANASTS__DM_VDAT_REF_COMP_STS_SHIFT                         1U
#define USBSSP__OTGANASTS__DM_VDAT_REF_COMP_STS_WIDTH                         1U
#define USBSSP__OTGANASTS__DM_VDAT_REF_COMP_STS_WOCLR                         0U
#define USBSSP__OTGANASTS__DM_VDAT_REF_COMP_STS_WOSET                         0U
#define USBSSP__OTGANASTS__DM_VLGC_COMP_STS_MASK                     0x00000004U
#define USBSSP__OTGANASTS__DM_VLGC_COMP_STS_SHIFT                             2U
#define USBSSP__OTGANASTS__DM_VLGC_COMP_STS_WIDTH                             1U
#define USBSSP__OTGANASTS__DM_VLGC_COMP_STS_WOCLR                             0U
#define USBSSP__OTGANASTS__DM_VLGC_COMP_STS_WOSET                             0U
#define USBSSP__OTGANASTS__DCD_COMP_STS_MASK                         0x00000008U
#define USBSSP__OTGANASTS__DCD_COMP_STS_SHIFT                                 3U
#define USBSSP__OTGANASTS__DCD_COMP_STS_WIDTH                                 1U
#define USBSSP__OTGANASTS__DCD_COMP_STS_WOCLR                                 0U
#define USBSSP__OTGANASTS__DCD_COMP_STS_WOSET                                 0U
#define USBSSP__OTGANASTS__OTGSESSVALID_MASK                         0x00000010U
#define USBSSP__OTGANASTS__OTGSESSVALID_SHIFT                                 4U
#define USBSSP__OTGANASTS__OTGSESSVALID_WIDTH                                 1U
#define USBSSP__OTGANASTS__OTGSESSVALID_WOCLR                                 0U
#define USBSSP__OTGANASTS__OTGSESSVALID_WOSET                                 0U
#define USBSSP__OTGANASTS__ADP_PROBE_ANA_MASK                        0x00000020U
#define USBSSP__OTGANASTS__ADP_PROBE_ANA_SHIFT                                5U
#define USBSSP__OTGANASTS__ADP_PROBE_ANA_WIDTH                                1U
#define USBSSP__OTGANASTS__ADP_PROBE_ANA_WOCLR                                0U
#define USBSSP__OTGANASTS__ADP_PROBE_ANA_WOSET                                0U
#define USBSSP__OTGANASTS__ADP_SENSE_ANA_MASK                        0x00000040U
#define USBSSP__OTGANASTS__ADP_SENSE_ANA_SHIFT                                6U
#define USBSSP__OTGANASTS__ADP_SENSE_ANA_WIDTH                                1U
#define USBSSP__OTGANASTS__ADP_SENSE_ANA_WOCLR                                0U
#define USBSSP__OTGANASTS__ADP_SENSE_ANA_WOSET                                0U
#define USBSSP__OTGANASTS__SESSEND_MASK                              0x00000080U
#define USBSSP__OTGANASTS__SESSEND_SHIFT                                      7U
#define USBSSP__OTGANASTS__SESSEND_WIDTH                                      1U
#define USBSSP__OTGANASTS__SESSEND_WOCLR                                      0U
#define USBSSP__OTGANASTS__SESSEND_WOSET                                      0U
#define USBSSP__OTGANASTS__RID_FLOAT_COMP_STS_MASK                   0x00000100U
#define USBSSP__OTGANASTS__RID_FLOAT_COMP_STS_SHIFT                           8U
#define USBSSP__OTGANASTS__RID_FLOAT_COMP_STS_WIDTH                           1U
#define USBSSP__OTGANASTS__RID_FLOAT_COMP_STS_WOCLR                           0U
#define USBSSP__OTGANASTS__RID_FLOAT_COMP_STS_WOSET                           0U
#define USBSSP__OTGANASTS__RID_GND_COMP_STS_MASK                     0x00000200U
#define USBSSP__OTGANASTS__RID_GND_COMP_STS_SHIFT                             9U
#define USBSSP__OTGANASTS__RID_GND_COMP_STS_WIDTH                             1U
#define USBSSP__OTGANASTS__RID_GND_COMP_STS_WOCLR                             0U
#define USBSSP__OTGANASTS__RID_GND_COMP_STS_WOSET                             0U
#define USBSSP__OTGANASTS__RID_C_COMP_STS_MASK                       0x00000400U
#define USBSSP__OTGANASTS__RID_C_COMP_STS_SHIFT                              10U
#define USBSSP__OTGANASTS__RID_C_COMP_STS_WIDTH                               1U
#define USBSSP__OTGANASTS__RID_C_COMP_STS_WOCLR                               0U
#define USBSSP__OTGANASTS__RID_C_COMP_STS_WOSET                               0U
#define USBSSP__OTGANASTS__RID_B_COMP_STS_MASK                       0x00000800U
#define USBSSP__OTGANASTS__RID_B_COMP_STS_SHIFT                              11U
#define USBSSP__OTGANASTS__RID_B_COMP_STS_WIDTH                               1U
#define USBSSP__OTGANASTS__RID_B_COMP_STS_WOCLR                               0U
#define USBSSP__OTGANASTS__RID_B_COMP_STS_WOSET                               0U
#define USBSSP__OTGANASTS__RID_A_COMP_STS_MASK                       0x00001000U
#define USBSSP__OTGANASTS__RID_A_COMP_STS_SHIFT                              12U
#define USBSSP__OTGANASTS__RID_A_COMP_STS_WIDTH                               1U
#define USBSSP__OTGANASTS__RID_A_COMP_STS_WOCLR                               0U
#define USBSSP__OTGANASTS__RID_A_COMP_STS_WOSET                               0U
#define USBSSP__OTGANASTS__IDDIG_MASK                                0x00002000U
#define USBSSP__OTGANASTS__IDDIG_SHIFT                                       13U
#define USBSSP__OTGANASTS__IDDIG_WIDTH                                        1U
#define USBSSP__OTGANASTS__IDDIG_WOCLR                                        0U
#define USBSSP__OTGANASTS__IDDIG_WOSET                                        0U
#define USBSSP__OTGANASTS__LINESTATE_MASK                            0x0000C000U
#define USBSSP__OTGANASTS__LINESTATE_SHIFT                                   14U
#define USBSSP__OTGANASTS__LINESTATE_WIDTH                                    2U
#define USBSSP__OTGANASTS__RID_FLOAT_MASK                            0x00010000U
#define USBSSP__OTGANASTS__RID_FLOAT_SHIFT                                   16U
#define USBSSP__OTGANASTS__RID_FLOAT_WIDTH                                    1U
#define USBSSP__OTGANASTS__RID_FLOAT_WOCLR                                    0U
#define USBSSP__OTGANASTS__RID_FLOAT_WOSET                                    0U
#define USBSSP__OTGANASTS__RID_GND_MASK                              0x00020000U
#define USBSSP__OTGANASTS__RID_GND_SHIFT                                     17U
#define USBSSP__OTGANASTS__RID_GND_WIDTH                                      1U
#define USBSSP__OTGANASTS__RID_GND_WOCLR                                      0U
#define USBSSP__OTGANASTS__RID_GND_WOSET                                      0U
#define USBSSP__OTGANASTS__RID_C_MASK                                0x00040000U
#define USBSSP__OTGANASTS__RID_C_SHIFT                                       18U
#define USBSSP__OTGANASTS__RID_C_WIDTH                                        1U
#define USBSSP__OTGANASTS__RID_C_WOCLR                                        0U
#define USBSSP__OTGANASTS__RID_C_WOSET                                        0U
#define USBSSP__OTGANASTS__RID_B_MASK                                0x00080000U
#define USBSSP__OTGANASTS__RID_B_SHIFT                                       19U
#define USBSSP__OTGANASTS__RID_B_WIDTH                                        1U
#define USBSSP__OTGANASTS__RID_B_WOCLR                                        0U
#define USBSSP__OTGANASTS__RID_B_WOSET                                        0U
#define USBSSP__OTGANASTS__RID_A_MASK                                0x00100000U
#define USBSSP__OTGANASTS__RID_A_SHIFT                                       20U
#define USBSSP__OTGANASTS__RID_A_WIDTH                                        1U
#define USBSSP__OTGANASTS__RID_A_WOCLR                                        0U
#define USBSSP__OTGANASTS__RID_A_WOSET                                        0U
#define USBSSP__OTGANASTS__RSVD1_MASK                                0x00E00000U
#define USBSSP__OTGANASTS__RSVD1_SHIFT                                       21U
#define USBSSP__OTGANASTS__RSVD1_WIDTH                                        3U
#define USBSSP__OTGANASTS__ADP_CHRG_TMOUT_DET_MASK                   0x01000000U
#define USBSSP__OTGANASTS__ADP_CHRG_TMOUT_DET_SHIFT                          24U
#define USBSSP__OTGANASTS__ADP_CHRG_TMOUT_DET_WIDTH                           1U
#define USBSSP__OTGANASTS__ADP_CHRG_TMOUT_DET_WOCLR                           0U
#define USBSSP__OTGANASTS__ADP_CHRG_TMOUT_DET_WOSET                           0U
#define USBSSP__OTGANASTS__RSVD2_MASK                                0xFE000000U
#define USBSSP__OTGANASTS__RSVD2_SHIFT                                       25U
#define USBSSP__OTGANASTS__RSVD2_WIDTH                                        7U

#define USBSSP__ADP_RAMP_TIME_READ_MASK                              0xFFFFFFFFU
#define USBSSP__ADP_RAMP_TIME_WRITE_MASK                             0xFFFFFFFFU
#define USBSSP__ADP_RAMP_TIME__ADP_RAMP_TIME_MASK                    0xFFFFFFFFU
#define USBSSP__ADP_RAMP_TIME__ADP_RAMP_TIME_SHIFT                            0U
#define USBSSP__ADP_RAMP_TIME__ADP_RAMP_TIME_WIDTH                           32U

#define USBSSP__OTGCTRL1_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__OTGCTRL1_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__OTGCTRL1__ADP_EN_MASK                                0x00000001U
#define USBSSP__OTGCTRL1__ADP_EN_SHIFT                                        0U
#define USBSSP__OTGCTRL1__ADP_EN_WIDTH                                        1U
#define USBSSP__OTGCTRL1__ADP_EN_WOCLR                                        0U
#define USBSSP__OTGCTRL1__ADP_EN_WOSET                                        0U
#define USBSSP__OTGCTRL1__ADP_PROBE_EN_MASK                          0x00000002U
#define USBSSP__OTGCTRL1__ADP_PROBE_EN_SHIFT                                  1U
#define USBSSP__OTGCTRL1__ADP_PROBE_EN_WIDTH                                  1U
#define USBSSP__OTGCTRL1__ADP_PROBE_EN_WOCLR                                  0U
#define USBSSP__OTGCTRL1__ADP_PROBE_EN_WOSET                                  0U
#define USBSSP__OTGCTRL1__ADP_SENSE_EN_MASK                          0x00000004U
#define USBSSP__OTGCTRL1__ADP_SENSE_EN_SHIFT                                  2U
#define USBSSP__OTGCTRL1__ADP_SENSE_EN_WIDTH                                  1U
#define USBSSP__OTGCTRL1__ADP_SENSE_EN_WOCLR                                  0U
#define USBSSP__OTGCTRL1__ADP_SENSE_EN_WOSET                                  0U
#define USBSSP__OTGCTRL1__ADP_SINK_CURRENT_EN_MASK                   0x00000008U
#define USBSSP__OTGCTRL1__ADP_SINK_CURRENT_EN_SHIFT                           3U
#define USBSSP__OTGCTRL1__ADP_SINK_CURRENT_EN_WIDTH                           1U
#define USBSSP__OTGCTRL1__ADP_SINK_CURRENT_EN_WOCLR                           0U
#define USBSSP__OTGCTRL1__ADP_SINK_CURRENT_EN_WOSET                           0U
#define USBSSP__OTGCTRL1__ADP_SOURCE_CURRENT_EN_MASK                 0x00000010U
#define USBSSP__OTGCTRL1__ADP_SOURCE_CURRENT_EN_SHIFT                         4U
#define USBSSP__OTGCTRL1__ADP_SOURCE_CURRENT_EN_WIDTH                         1U
#define USBSSP__OTGCTRL1__ADP_SOURCE_CURRENT_EN_WOCLR                         0U
#define USBSSP__OTGCTRL1__ADP_SOURCE_CURRENT_EN_WOSET                         0U
#define USBSSP__OTGCTRL1__DO_ADP_PRB_MASK                            0x00000020U
#define USBSSP__OTGCTRL1__DO_ADP_PRB_SHIFT                                    5U
#define USBSSP__OTGCTRL1__DO_ADP_PRB_WIDTH                                    1U
#define USBSSP__OTGCTRL1__DO_ADP_PRB_WOCLR                                    0U
#define USBSSP__OTGCTRL1__DO_ADP_PRB_WOSET                                    0U
#define USBSSP__OTGCTRL1__DO_ADP_SNS_MASK                            0x00000040U
#define USBSSP__OTGCTRL1__DO_ADP_SNS_SHIFT                                    6U
#define USBSSP__OTGCTRL1__DO_ADP_SNS_WIDTH                                    1U
#define USBSSP__OTGCTRL1__DO_ADP_SNS_WOCLR                                    0U
#define USBSSP__OTGCTRL1__DO_ADP_SNS_WOSET                                    0U
#define USBSSP__OTGCTRL1__ADP_AUTO_MASK                              0x00000080U
#define USBSSP__OTGCTRL1__ADP_AUTO_SHIFT                                      7U
#define USBSSP__OTGCTRL1__ADP_AUTO_WIDTH                                      1U
#define USBSSP__OTGCTRL1__ADP_AUTO_WOCLR                                      0U
#define USBSSP__OTGCTRL1__ADP_AUTO_WOSET                                      0U
#define USBSSP__OTGCTRL1__BC_EN_MASK                                 0x00000100U
#define USBSSP__OTGCTRL1__BC_EN_SHIFT                                         8U
#define USBSSP__OTGCTRL1__BC_EN_WIDTH                                         1U
#define USBSSP__OTGCTRL1__BC_EN_WOCLR                                         0U
#define USBSSP__OTGCTRL1__BC_EN_WOSET                                         0U
#define USBSSP__OTGCTRL1__IDM_SINK_EN_MASK                           0x00000200U
#define USBSSP__OTGCTRL1__IDM_SINK_EN_SHIFT                                   9U
#define USBSSP__OTGCTRL1__IDM_SINK_EN_WIDTH                                   1U
#define USBSSP__OTGCTRL1__IDM_SINK_EN_WOCLR                                   0U
#define USBSSP__OTGCTRL1__IDM_SINK_EN_WOSET                                   0U
#define USBSSP__OTGCTRL1__IDP_SINK_EN_MASK                           0x00000400U
#define USBSSP__OTGCTRL1__IDP_SINK_EN_SHIFT                                  10U
#define USBSSP__OTGCTRL1__IDP_SINK_EN_WIDTH                                   1U
#define USBSSP__OTGCTRL1__IDP_SINK_EN_WOCLR                                   0U
#define USBSSP__OTGCTRL1__IDP_SINK_EN_WOSET                                   0U
#define USBSSP__OTGCTRL1__IDP_SRC_EN_MASK                            0x00000800U
#define USBSSP__OTGCTRL1__IDP_SRC_EN_SHIFT                                   11U
#define USBSSP__OTGCTRL1__IDP_SRC_EN_WIDTH                                    1U
#define USBSSP__OTGCTRL1__IDP_SRC_EN_WOCLR                                    0U
#define USBSSP__OTGCTRL1__IDP_SRC_EN_WOSET                                    0U
#define USBSSP__OTGCTRL1__VDM_SRC_EN_MASK                            0x00001000U
#define USBSSP__OTGCTRL1__VDM_SRC_EN_SHIFT                                   12U
#define USBSSP__OTGCTRL1__VDM_SRC_EN_WIDTH                                    1U
#define USBSSP__OTGCTRL1__VDM_SRC_EN_WOCLR                                    0U
#define USBSSP__OTGCTRL1__VDM_SRC_EN_WOSET                                    0U
#define USBSSP__OTGCTRL1__VDP_SRC_EN_MASK                            0x00002000U
#define USBSSP__OTGCTRL1__VDP_SRC_EN_SHIFT                                   13U
#define USBSSP__OTGCTRL1__VDP_SRC_EN_WIDTH                                    1U
#define USBSSP__OTGCTRL1__VDP_SRC_EN_WOCLR                                    0U
#define USBSSP__OTGCTRL1__VDP_SRC_EN_WOSET                                    0U
#define USBSSP__OTGCTRL1__RSVD1_MASK                                 0x0000C000U
#define USBSSP__OTGCTRL1__RSVD1_SHIFT                                        14U
#define USBSSP__OTGCTRL1__RSVD1_WIDTH                                         2U
#define USBSSP__OTGCTRL1__DM_VDAT_REF_COMP_EN_MASK                   0x00010000U
#define USBSSP__OTGCTRL1__DM_VDAT_REF_COMP_EN_SHIFT                          16U
#define USBSSP__OTGCTRL1__DM_VDAT_REF_COMP_EN_WIDTH                           1U
#define USBSSP__OTGCTRL1__DM_VDAT_REF_COMP_EN_WOCLR                           0U
#define USBSSP__OTGCTRL1__DM_VDAT_REF_COMP_EN_WOSET                           0U
#define USBSSP__OTGCTRL1__DM_VLGC_COMP_EN_MASK                       0x00020000U
#define USBSSP__OTGCTRL1__DM_VLGC_COMP_EN_SHIFT                              17U
#define USBSSP__OTGCTRL1__DM_VLGC_COMP_EN_WIDTH                               1U
#define USBSSP__OTGCTRL1__DM_VLGC_COMP_EN_WOCLR                               0U
#define USBSSP__OTGCTRL1__DM_VLGC_COMP_EN_WOSET                               0U
#define USBSSP__OTGCTRL1__DP_VDAT_REF_COMP_EN_MASK                   0x00040000U
#define USBSSP__OTGCTRL1__DP_VDAT_REF_COMP_EN_SHIFT                          18U
#define USBSSP__OTGCTRL1__DP_VDAT_REF_COMP_EN_WIDTH                           1U
#define USBSSP__OTGCTRL1__DP_VDAT_REF_COMP_EN_WOCLR                           0U
#define USBSSP__OTGCTRL1__DP_VDAT_REF_COMP_EN_WOSET                           0U
#define USBSSP__OTGCTRL1__RID_FLOAT_COMP_EN_MASK                     0x00080000U
#define USBSSP__OTGCTRL1__RID_FLOAT_COMP_EN_SHIFT                            19U
#define USBSSP__OTGCTRL1__RID_FLOAT_COMP_EN_WIDTH                             1U
#define USBSSP__OTGCTRL1__RID_FLOAT_COMP_EN_WOCLR                             0U
#define USBSSP__OTGCTRL1__RID_FLOAT_COMP_EN_WOSET                             0U
#define USBSSP__OTGCTRL1__RID_NONFLOAT_COMP_EN_MASK                  0x00100000U
#define USBSSP__OTGCTRL1__RID_NONFLOAT_COMP_EN_SHIFT                         20U
#define USBSSP__OTGCTRL1__RID_NONFLOAT_COMP_EN_WIDTH                          1U
#define USBSSP__OTGCTRL1__RID_NONFLOAT_COMP_EN_WOCLR                          0U
#define USBSSP__OTGCTRL1__RID_NONFLOAT_COMP_EN_WOSET                          0U
#define USBSSP__OTGCTRL1__RSVD2_MASK                                 0xFFE00000U
#define USBSSP__OTGCTRL1__RSVD2_SHIFT                                        21U
#define USBSSP__OTGCTRL1__RSVD2_WIDTH                                        11U

#define USBSSP__OTGCTRL2_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__OTGCTRL2_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__OTGCTRL2__TA_ADP_PRB_MASK                            0x000000FFU
#define USBSSP__OTGCTRL2__TA_ADP_PRB_SHIFT                                    0U
#define USBSSP__OTGCTRL2__TA_ADP_PRB_WIDTH                                    8U
#define USBSSP__OTGCTRL2__TB_ADP_PRB_MASK                            0x0000FF00U
#define USBSSP__OTGCTRL2__TB_ADP_PRB_SHIFT                                    8U
#define USBSSP__OTGCTRL2__TB_ADP_PRB_WIDTH                                    8U
#define USBSSP__OTGCTRL2__ADP_CHRG_TMOUT_MASK                        0x00FF0000U
#define USBSSP__OTGCTRL2__ADP_CHRG_TMOUT_SHIFT                               16U
#define USBSSP__OTGCTRL2__ADP_CHRG_TMOUT_WIDTH                                8U
#define USBSSP__OTGCTRL2__T_ADP_DSCHG_MASK                           0xFF000000U
#define USBSSP__OTGCTRL2__T_ADP_DSCHG_SHIFT                                  24U
#define USBSSP__OTGCTRL2__T_ADP_DSCHG_WIDTH                                   8U

#define USBSSP__VBUSVALID_DBNC_CFG_READ_MASK                         0xFFFFFFFFU
#define USBSSP__VBUSVALID_DBNC_CFG_WRITE_MASK                        0xFFFFFFFFU
#define USBSSP__VBUSVALID_DBNC_CFG__VBUSVALID_RISE_DBNC_VAL_MASK     0x000003FFU
#define USBSSP__VBUSVALID_DBNC_CFG__VBUSVALID_RISE_DBNC_VAL_SHIFT             0U
#define USBSSP__VBUSVALID_DBNC_CFG__VBUSVALID_RISE_DBNC_VAL_WIDTH            10U
#define USBSSP__VBUSVALID_DBNC_CFG__RSVD1_MASK                       0x0000FC00U
#define USBSSP__VBUSVALID_DBNC_CFG__RSVD1_SHIFT                              10U
#define USBSSP__VBUSVALID_DBNC_CFG__RSVD1_WIDTH                               6U
#define USBSSP__VBUSVALID_DBNC_CFG__VBUSVALID_FALL_DBNC_VAL_MASK     0x03FF0000U
#define USBSSP__VBUSVALID_DBNC_CFG__VBUSVALID_FALL_DBNC_VAL_SHIFT            16U
#define USBSSP__VBUSVALID_DBNC_CFG__VBUSVALID_FALL_DBNC_VAL_WIDTH            10U
#define USBSSP__VBUSVALID_DBNC_CFG__RSVD2_MASK                       0x7C000000U
#define USBSSP__VBUSVALID_DBNC_CFG__RSVD2_SHIFT                              26U
#define USBSSP__VBUSVALID_DBNC_CFG__RSVD2_WIDTH                               5U
#define USBSSP__VBUSVALID_DBNC_CFG__VBUSVALID_DBNC_DIS_MASK          0x80000000U
#define USBSSP__VBUSVALID_DBNC_CFG__VBUSVALID_DBNC_DIS_SHIFT                 31U
#define USBSSP__VBUSVALID_DBNC_CFG__VBUSVALID_DBNC_DIS_WIDTH                  1U
#define USBSSP__VBUSVALID_DBNC_CFG__VBUSVALID_DBNC_DIS_WOCLR                  0U
#define USBSSP__VBUSVALID_DBNC_CFG__VBUSVALID_DBNC_DIS_WOSET                  0U

#define USBSSP__SESSVALID_DBNC_CFG_READ_MASK                         0xFFFFFFFFU
#define USBSSP__SESSVALID_DBNC_CFG_WRITE_MASK                        0xFFFFFFFFU
#define USBSSP__SESSVALID_DBNC_CFG__SESSVALID_ON_DBNC_VAL_MASK       0x000003FFU
#define USBSSP__SESSVALID_DBNC_CFG__SESSVALID_ON_DBNC_VAL_SHIFT               0U
#define USBSSP__SESSVALID_DBNC_CFG__SESSVALID_ON_DBNC_VAL_WIDTH              10U
#define USBSSP__SESSVALID_DBNC_CFG__RSVD1_MASK                       0x0000FC00U
#define USBSSP__SESSVALID_DBNC_CFG__RSVD1_SHIFT                              10U
#define USBSSP__SESSVALID_DBNC_CFG__RSVD1_WIDTH                               6U
#define USBSSP__SESSVALID_DBNC_CFG__SESSVALID_OFF_DBNC_VAL_MASK      0x03FF0000U
#define USBSSP__SESSVALID_DBNC_CFG__SESSVALID_OFF_DBNC_VAL_SHIFT             16U
#define USBSSP__SESSVALID_DBNC_CFG__SESSVALID_OFF_DBNC_VAL_WIDTH             10U
#define USBSSP__SESSVALID_DBNC_CFG__RSVD2_MASK                       0x7C000000U
#define USBSSP__SESSVALID_DBNC_CFG__RSVD2_SHIFT                              26U
#define USBSSP__SESSVALID_DBNC_CFG__RSVD2_WIDTH                               5U
#define USBSSP__SESSVALID_DBNC_CFG__SESSVALID_DBNC_DIS_MASK          0x80000000U
#define USBSSP__SESSVALID_DBNC_CFG__SESSVALID_DBNC_DIS_SHIFT                 31U
#define USBSSP__SESSVALID_DBNC_CFG__SESSVALID_DBNC_DIS_WIDTH                  1U
#define USBSSP__SESSVALID_DBNC_CFG__SESSVALID_DBNC_DIS_WOCLR                  0U
#define USBSSP__SESSVALID_DBNC_CFG__SESSVALID_DBNC_DIS_WOSET                  0U

#define USBSSP__IDDIG_DBNC_CFG_READ_MASK                             0xFFFFFFFFU
#define USBSSP__IDDIG_DBNC_CFG_WRITE_MASK                            0xFFFFFFFFU
#define USBSSP__IDDIG_DBNC_CFG__IDDIG_ON_DBNC_VAL_MASK               0x000003FFU
#define USBSSP__IDDIG_DBNC_CFG__IDDIG_ON_DBNC_VAL_SHIFT                       0U
#define USBSSP__IDDIG_DBNC_CFG__IDDIG_ON_DBNC_VAL_WIDTH                      10U
#define USBSSP__IDDIG_DBNC_CFG__RSVD1_MASK                           0x0000FC00U
#define USBSSP__IDDIG_DBNC_CFG__RSVD1_SHIFT                                  10U
#define USBSSP__IDDIG_DBNC_CFG__RSVD1_WIDTH                                   6U
#define USBSSP__IDDIG_DBNC_CFG__IDDIG_OFF_DBNC_VAL_MASK              0x03FF0000U
#define USBSSP__IDDIG_DBNC_CFG__IDDIG_OFF_DBNC_VAL_SHIFT                     16U
#define USBSSP__IDDIG_DBNC_CFG__IDDIG_OFF_DBNC_VAL_WIDTH                     10U
#define USBSSP__IDDIG_DBNC_CFG__RSVD2_MASK                           0x7C000000U
#define USBSSP__IDDIG_DBNC_CFG__RSVD2_SHIFT                                  26U
#define USBSSP__IDDIG_DBNC_CFG__RSVD2_WIDTH                                   5U
#define USBSSP__IDDIG_DBNC_CFG__IDDIG_DBNC_DIS_MASK                  0x80000000U
#define USBSSP__IDDIG_DBNC_CFG__IDDIG_DBNC_DIS_SHIFT                         31U
#define USBSSP__IDDIG_DBNC_CFG__IDDIG_DBNC_DIS_WIDTH                          1U
#define USBSSP__IDDIG_DBNC_CFG__IDDIG_DBNC_DIS_WOCLR                          0U
#define USBSSP__IDDIG_DBNC_CFG__IDDIG_DBNC_DIS_WOSET                          0U

#define USBSSP__DB_ASF_MEM_MASK_READ_MASK                            0xFFFFFFFFU
#define USBSSP__DB_ASF_MEM_MASK_WRITE_MASK                           0xFFFFFFFFU
#define USBSSP__DB_ASF_MEM_MASK__DB_ASF_MEM_MASK_MASK                0xFFFFFFFFU
#define USBSSP__DB_ASF_MEM_MASK__DB_ASF_MEM_MASK_SHIFT                        0U
#define USBSSP__DB_ASF_MEM_MASK__DB_ASF_MEM_MASK_WIDTH                       32U

#define USBSSP__ASF_INT_STATUS_READ_MASK                             0xFFFFFFFFU
#define USBSSP__ASF_INT_STATUS_WRITE_MASK                            0xFFFFFFFFU
#define USBSSP__ASF_INT_STATUS_WOCLR_MASK                            0x00000013U
#define USBSSP__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_MASK               0x00000001U
#define USBSSP__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_SHIFT                       0U
#define USBSSP__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WIDTH                       1U
#define USBSSP__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WOCLR                       1U
#define USBSSP__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WOSET                       0U
#define USBSSP__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_MASK             0x00000002U
#define USBSSP__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_SHIFT                     1U
#define USBSSP__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WIDTH                     1U
#define USBSSP__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WOCLR                     1U
#define USBSSP__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WOSET                     0U
#define USBSSP__ASF_INT_STATUS__RSVD1_MASK                           0x0000000CU
#define USBSSP__ASF_INT_STATUS__RSVD1_SHIFT                                   2U
#define USBSSP__ASF_INT_STATUS__RSVD1_WIDTH                                   2U
#define USBSSP__ASF_INT_STATUS__ASF_TRANS_TO_ERR_MASK                0x00000010U
#define USBSSP__ASF_INT_STATUS__ASF_TRANS_TO_ERR_SHIFT                        4U
#define USBSSP__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WIDTH                        1U
#define USBSSP__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WOCLR                        1U
#define USBSSP__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WOSET                        0U
#define USBSSP__ASF_INT_STATUS__RSVD2_MASK                           0xFFFFFFE0U
#define USBSSP__ASF_INT_STATUS__RSVD2_SHIFT                                   5U
#define USBSSP__ASF_INT_STATUS__RSVD2_WIDTH                                  27U

#define USBSSP__ASF_INT_RAW_STATUS_READ_MASK                         0xFFFFFFFFU
#define USBSSP__ASF_INT_RAW_STATUS_WRITE_MASK                        0xFFFFFFFFU
#define USBSSP__ASF_INT_RAW_STATUS_WOCLR_MASK                        0x00000013U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_MASK           0x00000001U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_SHIFT                   0U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WIDTH                   1U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WOCLR                   1U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WOSET                   0U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_MASK         0x00000002U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_SHIFT                 1U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WIDTH                 1U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WOCLR                 1U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WOSET                 0U
#define USBSSP__ASF_INT_RAW_STATUS__RSVD1_MASK                       0x0000000CU
#define USBSSP__ASF_INT_RAW_STATUS__RSVD1_SHIFT                               2U
#define USBSSP__ASF_INT_RAW_STATUS__RSVD1_WIDTH                               2U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_MASK            0x00000010U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_SHIFT                    4U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WIDTH                    1U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WOCLR                    1U
#define USBSSP__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WOSET                    0U
#define USBSSP__ASF_INT_RAW_STATUS__RSVD2_MASK                       0xFFFFFFE0U
#define USBSSP__ASF_INT_RAW_STATUS__RSVD2_SHIFT                               5U
#define USBSSP__ASF_INT_RAW_STATUS__RSVD2_WIDTH                              27U

#define USBSSP__ASF_INT_MASK_READ_MASK                               0xFFFFFFFFU
#define USBSSP__ASF_INT_MASK_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_MASK            0x00000001U
#define USBSSP__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_SHIFT                    0U
#define USBSSP__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WIDTH                    1U
#define USBSSP__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WOCLR                    0U
#define USBSSP__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WOSET                    0U
#define USBSSP__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_MASK          0x00000002U
#define USBSSP__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_SHIFT                  1U
#define USBSSP__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WIDTH                  1U
#define USBSSP__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WOCLR                  0U
#define USBSSP__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WOSET                  0U
#define USBSSP__ASF_INT_MASK__RSVD1_MASK                             0x0000000CU
#define USBSSP__ASF_INT_MASK__RSVD1_SHIFT                                     2U
#define USBSSP__ASF_INT_MASK__RSVD1_WIDTH                                     2U
#define USBSSP__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_MASK             0x00000010U
#define USBSSP__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_SHIFT                     4U
#define USBSSP__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WIDTH                     1U
#define USBSSP__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WOCLR                     0U
#define USBSSP__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WOSET                     0U
#define USBSSP__ASF_INT_MASK__RSVD2_MASK                             0xFFFFFFE0U
#define USBSSP__ASF_INT_MASK__RSVD2_SHIFT                                     5U
#define USBSSP__ASF_INT_MASK__RSVD2_WIDTH                                    27U

#define USBSSP__ASF_INT_TEST_READ_MASK                               0xFFFFFFECU
#define USBSSP__ASF_INT_TEST_WRITE_MASK                              0xFFFFFFECU
#define USBSSP__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_MASK            0x00000001U
#define USBSSP__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_SHIFT                    0U
#define USBSSP__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WIDTH                    1U
#define USBSSP__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WOCLR                    0U
#define USBSSP__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WOSET                    0U
#define USBSSP__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_MASK          0x00000002U
#define USBSSP__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_SHIFT                  1U
#define USBSSP__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WIDTH                  1U
#define USBSSP__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WOCLR                  0U
#define USBSSP__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WOSET                  0U
#define USBSSP__ASF_INT_TEST__RSVD1_MASK                             0x0000000CU
#define USBSSP__ASF_INT_TEST__RSVD1_SHIFT                                     2U
#define USBSSP__ASF_INT_TEST__RSVD1_WIDTH                                     2U
#define USBSSP__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_MASK             0x00000010U
#define USBSSP__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_SHIFT                     4U
#define USBSSP__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WIDTH                     1U
#define USBSSP__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WOCLR                     0U
#define USBSSP__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WOSET                     0U
#define USBSSP__ASF_INT_TEST__RSVD2_MASK                             0xFFFFFFE0U
#define USBSSP__ASF_INT_TEST__RSVD2_SHIFT                                     5U
#define USBSSP__ASF_INT_TEST__RSVD2_WIDTH                                    27U

#define USBSSP__ASF_FATAL_NONFATAL_SELECT_READ_MASK                  0xFFFFFFFFU
#define USBSSP__ASF_FATAL_NONFATAL_SELECT_WRITE_MASK                 0xFFFFFFFFU
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_MASK    0x00000001U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_SHIFT            0U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WIDTH            1U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WOCLR            0U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WOSET            0U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_MASK  0x00000002U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_SHIFT          1U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WIDTH          1U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WOCLR          0U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WOSET          0U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__RSVD1_MASK                0x0000000CU
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__RSVD1_SHIFT                        2U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__RSVD1_WIDTH                        2U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_MASK     0x00000010U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_SHIFT             4U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WIDTH             1U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WOCLR             0U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WOSET             0U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__RSVD2_MASK                0xFFFFFFE0U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__RSVD2_SHIFT                        5U
#define USBSSP__ASF_FATAL_NONFATAL_SELECT__RSVD2_WIDTH                       27U

#define USBSSP__ASF_SRAM_CORR_FAULT_STATUS_READ_MASK                 0xFFFFFFFFU
#define USBSSP__ASF_SRAM_CORR_FAULT_STATUS_WRITE_MASK                0xFFFFFFFFU
#define USBSSP__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define USBSSP__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_SHIFT    0U
#define USBSSP__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_WIDTH   24U
#define USBSSP__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_MASK 0xFF000000U
#define USBSSP__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_SHIFT   24U
#define USBSSP__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_WIDTH    8U

#define USBSSP__ASF_SRAM_UNCORR_FAULT_STATUS_READ_MASK               0xFFFFFFFFU
#define USBSSP__ASF_SRAM_UNCORR_FAULT_STATUS_WRITE_MASK              0xFFFFFFFFU
#define USBSSP__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define USBSSP__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_SHIFT 0U
#define USBSSP__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_WIDTH 24U
#define USBSSP__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_MASK 0xFF000000U
#define USBSSP__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_SHIFT 24U
#define USBSSP__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_WIDTH 8U

#define USBSSP__ASF_SRAM_FAULT_STATS_READ_MASK                       0xFFFFFFFFU
#define USBSSP__ASF_SRAM_FAULT_STATS_WRITE_MASK                      0xFFFFFFFFU
#define USBSSP__ASF_SRAM_FAULT_STATS_WOCLR_MASK                      0xFFFFFFFFU
#define USBSSP__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_CORR_STATS_MASK 0x0000FFFFU
#define USBSSP__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_CORR_STATS_SHIFT         0U
#define USBSSP__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_CORR_STATS_WIDTH        16U
#define USBSSP__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_UNCORR_STATS_MASK 0xFFFF0000U
#define USBSSP__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_UNCORR_STATS_SHIFT      16U
#define USBSSP__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_UNCORR_STATS_WIDTH      16U

#define USBSSP__ASF_TRANS_TO_CTRL_READ_MASK                          0xFFFFFFFFU
#define USBSSP__ASF_TRANS_TO_CTRL_WRITE_MASK                         0xFFFFFFFFU
#define USBSSP__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_MASK            0x0000FFFFU
#define USBSSP__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_SHIFT                    0U
#define USBSSP__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_WIDTH                   16U
#define USBSSP__ASF_TRANS_TO_CTRL__RSVD1_MASK                        0x7FFF0000U
#define USBSSP__ASF_TRANS_TO_CTRL__RSVD1_SHIFT                               16U
#define USBSSP__ASF_TRANS_TO_CTRL__RSVD1_WIDTH                               15U
#define USBSSP__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_MASK              0x80000000U
#define USBSSP__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_SHIFT                     31U
#define USBSSP__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WIDTH                      1U
#define USBSSP__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WOCLR                      0U
#define USBSSP__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WOSET                      0U

#define USBSSP__ASF_TRANS_TO_FAULT_MASK_READ_MASK                    0xFFFFFFFFU
#define USBSSP__ASF_TRANS_TO_FAULT_MASK_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_MASK_MASK 0xFFFFFFFFU
#define USBSSP__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_MASK_SHIFT        0U
#define USBSSP__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_MASK_WIDTH       32U

#define USBSSP__ASF_TRANS_TO_FAULT_STATUS_READ_MASK                  0xFFFFFFFFU
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS_WRITE_MASK                 0xFFFFFFFFU
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS_WOCLR_MASK                 0x0000003FU
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_APB_MASK 0x00000001U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_APB_SHIFT        0U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_APB_WIDTH        1U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_APB_WOCLR        1U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_APB_WOSET        0U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_AWAXI_MASK 0x00000002U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_AWAXI_SHIFT      1U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_AWAXI_WIDTH      1U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_AWAXI_WOCLR      1U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_AWAXI_WOSET      0U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_WAXI_MASK 0x00000004U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_WAXI_SHIFT       2U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_WAXI_WIDTH       1U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_WAXI_WOCLR       1U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_WAXI_WOSET       0U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_ARAXI_MASK 0x00000008U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_ARAXI_SHIFT      3U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_ARAXI_WIDTH      1U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_ARAXI_WOCLR      1U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_ARAXI_WOSET      0U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_RAXI_MASK 0x00000010U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_RAXI_SHIFT       4U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_RAXI_WIDTH       1U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_RAXI_WOCLR       1U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_RAXI_WOSET       0U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_BAXI_MASK 0x00000020U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_BAXI_SHIFT       5U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_BAXI_WIDTH       1U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_BAXI_WOCLR       1U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TIMEOUT_BAXI_WOSET       0U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__RSVD1_MASK                0xFFFFFFC0U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__RSVD1_SHIFT                        6U
#define USBSSP__ASF_TRANS_TO_FAULT_STATUS__RSVD1_WIDTH                       26U

#define USBSSP__RSVD_11_ASF_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_11_ASF_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVD_11_ASF__RSVD_1_MASK                             0xFFFFFFFFU
#define USBSSP__RSVD_11_ASF__RSVD_1_SHIFT                                     0U
#define USBSSP__RSVD_11_ASF__RSVD_1_WIDTH                                    32U

#define USBSSP__RSVD_12_ASF_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_12_ASF_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVD_12_ASF__RSVD_1_MASK                             0xFFFFFFFFU
#define USBSSP__RSVD_12_ASF__RSVD_1_SHIFT                                     0U
#define USBSSP__RSVD_12_ASF__RSVD_1_WIDTH                                    32U

#define USBSSP__HCIVERSION_CAPLENGTH_READ_MASK                       0xFFFFFFFFU
#define USBSSP__HCIVERSION_CAPLENGTH_WRITE_MASK                      0xFFFFFFFFU
#define USBSSP__HCIVERSION_CAPLENGTH__CAPLENGTH_MASK                 0x000000FFU
#define USBSSP__HCIVERSION_CAPLENGTH__CAPLENGTH_SHIFT                         0U
#define USBSSP__HCIVERSION_CAPLENGTH__CAPLENGTH_WIDTH                         8U
#define USBSSP__HCIVERSION_CAPLENGTH__RSVD1_MASK                     0x0000FF00U
#define USBSSP__HCIVERSION_CAPLENGTH__RSVD1_SHIFT                             8U
#define USBSSP__HCIVERSION_CAPLENGTH__RSVD1_WIDTH                             8U
#define USBSSP__HCIVERSION_CAPLENGTH__HCIVERSION_MASK                0xFFFF0000U
#define USBSSP__HCIVERSION_CAPLENGTH__HCIVERSION_SHIFT                       16U
#define USBSSP__HCIVERSION_CAPLENGTH__HCIVERSION_WIDTH                       16U

#define USBSSP__HCSPARAMS1_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__HCSPARAMS1_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__HCSPARAMS1__MAXSLOTS_MASK                            0x000000FFU
#define USBSSP__HCSPARAMS1__MAXSLOTS_SHIFT                                    0U
#define USBSSP__HCSPARAMS1__MAXSLOTS_WIDTH                                    8U
#define USBSSP__HCSPARAMS1__MAXINTRS_MASK                            0x0007FF00U
#define USBSSP__HCSPARAMS1__MAXINTRS_SHIFT                                    8U
#define USBSSP__HCSPARAMS1__MAXINTRS_WIDTH                                   11U
#define USBSSP__HCSPARAMS1__RSVD1_MASK                               0x00F80000U
#define USBSSP__HCSPARAMS1__RSVD1_SHIFT                                      19U
#define USBSSP__HCSPARAMS1__RSVD1_WIDTH                                       5U
#define USBSSP__HCSPARAMS1__MAXPORTS_MASK                            0xFF000000U
#define USBSSP__HCSPARAMS1__MAXPORTS_SHIFT                                   24U
#define USBSSP__HCSPARAMS1__MAXPORTS_WIDTH                                    8U

#define USBSSP__HCSPARAMS2_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__HCSPARAMS2_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__HCSPARAMS2__IST_MASK                                 0x0000000FU
#define USBSSP__HCSPARAMS2__IST_SHIFT                                         0U
#define USBSSP__HCSPARAMS2__IST_WIDTH                                         4U
#define USBSSP__HCSPARAMS2__ERSTMAX_MASK                             0x000000F0U
#define USBSSP__HCSPARAMS2__ERSTMAX_SHIFT                                     4U
#define USBSSP__HCSPARAMS2__ERSTMAX_WIDTH                                     4U
#define USBSSP__HCSPARAMS2__RSVD1_MASK                               0x001FFF00U
#define USBSSP__HCSPARAMS2__RSVD1_SHIFT                                       8U
#define USBSSP__HCSPARAMS2__RSVD1_WIDTH                                      13U
#define USBSSP__HCSPARAMS2__MAXSPBUFHI_MASK                          0x03E00000U
#define USBSSP__HCSPARAMS2__MAXSPBUFHI_SHIFT                                 21U
#define USBSSP__HCSPARAMS2__MAXSPBUFHI_WIDTH                                  5U
#define USBSSP__HCSPARAMS2__SPR_MASK                                 0x04000000U
#define USBSSP__HCSPARAMS2__SPR_SHIFT                                        26U
#define USBSSP__HCSPARAMS2__SPR_WIDTH                                         1U
#define USBSSP__HCSPARAMS2__SPR_WOCLR                                         0U
#define USBSSP__HCSPARAMS2__SPR_WOSET                                         0U
#define USBSSP__HCSPARAMS2__MAXSPBUFLO_MASK                          0xF8000000U
#define USBSSP__HCSPARAMS2__MAXSPBUFLO_SHIFT                                 27U
#define USBSSP__HCSPARAMS2__MAXSPBUFLO_WIDTH                                  5U

#define USBSSP__HCSPARAMS3_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__HCSPARAMS3_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__HCSPARAMS3__U1DEVEXITLAT_MASK                        0x000000FFU
#define USBSSP__HCSPARAMS3__U1DEVEXITLAT_SHIFT                                0U
#define USBSSP__HCSPARAMS3__U1DEVEXITLAT_WIDTH                                8U
#define USBSSP__HCSPARAMS3__RSVD1_MASK                               0x0000FF00U
#define USBSSP__HCSPARAMS3__RSVD1_SHIFT                                       8U
#define USBSSP__HCSPARAMS3__RSVD1_WIDTH                                       8U
#define USBSSP__HCSPARAMS3__U2DEVEXITLAT_MASK                        0xFFFF0000U
#define USBSSP__HCSPARAMS3__U2DEVEXITLAT_SHIFT                               16U
#define USBSSP__HCSPARAMS3__U2DEVEXITLAT_WIDTH                               16U

#define USBSSP__HCCPARAMS_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__HCCPARAMS_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__HCCPARAMS__AC64_MASK                                 0x00000001U
#define USBSSP__HCCPARAMS__AC64_SHIFT                                         0U
#define USBSSP__HCCPARAMS__AC64_WIDTH                                         1U
#define USBSSP__HCCPARAMS__AC64_WOCLR                                         0U
#define USBSSP__HCCPARAMS__AC64_WOSET                                         0U
#define USBSSP__HCCPARAMS__BNC_MASK                                  0x00000002U
#define USBSSP__HCCPARAMS__BNC_SHIFT                                          1U
#define USBSSP__HCCPARAMS__BNC_WIDTH                                          1U
#define USBSSP__HCCPARAMS__BNC_WOCLR                                          0U
#define USBSSP__HCCPARAMS__BNC_WOSET                                          0U
#define USBSSP__HCCPARAMS__CSZ_MASK                                  0x00000004U
#define USBSSP__HCCPARAMS__CSZ_SHIFT                                          2U
#define USBSSP__HCCPARAMS__CSZ_WIDTH                                          1U
#define USBSSP__HCCPARAMS__CSZ_WOCLR                                          0U
#define USBSSP__HCCPARAMS__CSZ_WOSET                                          0U
#define USBSSP__HCCPARAMS__PPC_MASK                                  0x00000008U
#define USBSSP__HCCPARAMS__PPC_SHIFT                                          3U
#define USBSSP__HCCPARAMS__PPC_WIDTH                                          1U
#define USBSSP__HCCPARAMS__PPC_WOCLR                                          0U
#define USBSSP__HCCPARAMS__PPC_WOSET                                          0U
#define USBSSP__HCCPARAMS__PIND_MASK                                 0x00000010U
#define USBSSP__HCCPARAMS__PIND_SHIFT                                         4U
#define USBSSP__HCCPARAMS__PIND_WIDTH                                         1U
#define USBSSP__HCCPARAMS__PIND_WOCLR                                         0U
#define USBSSP__HCCPARAMS__PIND_WOSET                                         0U
#define USBSSP__HCCPARAMS__LHRC_MASK                                 0x00000020U
#define USBSSP__HCCPARAMS__LHRC_SHIFT                                         5U
#define USBSSP__HCCPARAMS__LHRC_WIDTH                                         1U
#define USBSSP__HCCPARAMS__LHRC_WOCLR                                         0U
#define USBSSP__HCCPARAMS__LHRC_WOSET                                         0U
#define USBSSP__HCCPARAMS__LTC_MASK                                  0x00000040U
#define USBSSP__HCCPARAMS__LTC_SHIFT                                          6U
#define USBSSP__HCCPARAMS__LTC_WIDTH                                          1U
#define USBSSP__HCCPARAMS__LTC_WOCLR                                          0U
#define USBSSP__HCCPARAMS__LTC_WOSET                                          0U
#define USBSSP__HCCPARAMS__NSS_MASK                                  0x00000080U
#define USBSSP__HCCPARAMS__NSS_SHIFT                                          7U
#define USBSSP__HCCPARAMS__NSS_WIDTH                                          1U
#define USBSSP__HCCPARAMS__NSS_WOCLR                                          0U
#define USBSSP__HCCPARAMS__NSS_WOSET                                          0U
#define USBSSP__HCCPARAMS__PAE_MASK                                  0x00000100U
#define USBSSP__HCCPARAMS__PAE_SHIFT                                          8U
#define USBSSP__HCCPARAMS__PAE_WIDTH                                          1U
#define USBSSP__HCCPARAMS__PAE_WOCLR                                          0U
#define USBSSP__HCCPARAMS__PAE_WOSET                                          0U
#define USBSSP__HCCPARAMS__SPC_MASK                                  0x00000200U
#define USBSSP__HCCPARAMS__SPC_SHIFT                                          9U
#define USBSSP__HCCPARAMS__SPC_WIDTH                                          1U
#define USBSSP__HCCPARAMS__SPC_WOCLR                                          0U
#define USBSSP__HCCPARAMS__SPC_WOSET                                          0U
#define USBSSP__HCCPARAMS__RSVD1_MASK                                0x00000C00U
#define USBSSP__HCCPARAMS__RSVD1_SHIFT                                       10U
#define USBSSP__HCCPARAMS__RSVD1_WIDTH                                        2U
#define USBSSP__HCCPARAMS__MAXPSASIZE_MASK                           0x0000F000U
#define USBSSP__HCCPARAMS__MAXPSASIZE_SHIFT                                  12U
#define USBSSP__HCCPARAMS__MAXPSASIZE_WIDTH                                   4U
#define USBSSP__HCCPARAMS__XECP_MASK                                 0xFFFF0000U
#define USBSSP__HCCPARAMS__XECP_SHIFT                                        16U
#define USBSSP__HCCPARAMS__XECP_WIDTH                                        16U

#define USBSSP__DBOFF_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__DBOFF_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__DBOFF__RSVD1_MASK                                    0x00000003U
#define USBSSP__DBOFF__RSVD1_SHIFT                                            0U
#define USBSSP__DBOFF__RSVD1_WIDTH                                            2U
#define USBSSP__DBOFF__DAO_MASK                                      0xFFFFFFFCU
#define USBSSP__DBOFF__DAO_SHIFT                                              2U
#define USBSSP__DBOFF__DAO_WIDTH                                             30U

#define USBSSP__RTSOFF_READ_MASK                                     0xFFFFFFFFU
#define USBSSP__RTSOFF_WRITE_MASK                                    0xFFFFFFFFU
#define USBSSP__RTSOFF__RSVD1_MASK                                   0x0000001FU
#define USBSSP__RTSOFF__RSVD1_SHIFT                                           0U
#define USBSSP__RTSOFF__RSVD1_WIDTH                                           5U
#define USBSSP__RTSOFF__RRSO_MASK                                    0xFFFFFFE0U
#define USBSSP__RTSOFF__RRSO_SHIFT                                            5U
#define USBSSP__RTSOFF__RRSO_WIDTH                                           27U

#define USBSSP__HCCPARAMS2_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__HCCPARAMS2_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__HCCPARAMS2__RSVD1_MASK                               0x00000007U
#define USBSSP__HCCPARAMS2__RSVD1_SHIFT                                       0U
#define USBSSP__HCCPARAMS2__RSVD1_WIDTH                                       3U
#define USBSSP__HCCPARAMS2__CTC_MASK                                 0x00000008U
#define USBSSP__HCCPARAMS2__CTC_SHIFT                                         3U
#define USBSSP__HCCPARAMS2__CTC_WIDTH                                         1U
#define USBSSP__HCCPARAMS2__CTC_WOCLR                                         0U
#define USBSSP__HCCPARAMS2__CTC_WOSET                                         0U
#define USBSSP__HCCPARAMS2__RSVD2_MASK                               0xFFFFFFF0U
#define USBSSP__HCCPARAMS2__RSVD2_SHIFT                                       4U
#define USBSSP__HCCPARAMS2__RSVD2_WIDTH                                      28U

#define USBSSP__RSVD_9_CR_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__RSVD_9_CR_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_9_CR__RSVD_1_MASK                               0xFFFFFFFFU
#define USBSSP__RSVD_9_CR__RSVD_1_SHIFT                                       0U
#define USBSSP__RSVD_9_CR__RSVD_1_WIDTH                                      32U

#define USBSSP__RSVD_10_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_10_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_10_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_10_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_10_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_11_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_11_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_11_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_11_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_11_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_12_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_12_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_12_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_12_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_12_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_13_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_13_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_13_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_13_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_13_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_14_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_14_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_14_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_14_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_14_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_15_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_15_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_15_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_15_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_15_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_16_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_16_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_16_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_16_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_16_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_17_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_17_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_17_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_17_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_17_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_18_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_18_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_18_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_18_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_18_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_19_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_19_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_19_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_19_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_19_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_20_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_20_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_20_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_20_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_20_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_21_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_21_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_21_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_21_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_21_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_22_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_22_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_22_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_22_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_22_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_23_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_23_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_23_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_23_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_23_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_24_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_24_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_24_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_24_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_24_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_25_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_25_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_25_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_25_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_25_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_26_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_26_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_26_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_26_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_26_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_27_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_27_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_27_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_27_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_27_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_28_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_28_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_28_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_28_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_28_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_29_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_29_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_29_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_29_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_29_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_30_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_30_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_30_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_30_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_30_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_31_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_31_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_31_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_31_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_31_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__RSVD_32_CR_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVD_32_CR_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVD_32_CR__RSVD_1_MASK                              0xFFFFFFFFU
#define USBSSP__RSVD_32_CR__RSVD_1_SHIFT                                      0U
#define USBSSP__RSVD_32_CR__RSVD_1_WIDTH                                     32U

#define USBSSP__USBCMD_READ_MASK                                     0xFFFFFFFFU
#define USBSSP__USBCMD_WRITE_MASK                                    0xFFFFFFFFU
#define USBSSP__USBCMD__R_S_MASK                                     0x00000001U
#define USBSSP__USBCMD__R_S_SHIFT                                             0U
#define USBSSP__USBCMD__R_S_WIDTH                                             1U
#define USBSSP__USBCMD__R_S_WOCLR                                             0U
#define USBSSP__USBCMD__R_S_WOSET                                             0U
#define USBSSP__USBCMD__HCRST_MASK                                   0x00000002U
#define USBSSP__USBCMD__HCRST_SHIFT                                           1U
#define USBSSP__USBCMD__HCRST_WIDTH                                           1U
#define USBSSP__USBCMD__HCRST_WOCLR                                           0U
#define USBSSP__USBCMD__HCRST_WOSET                                           0U
#define USBSSP__USBCMD__INTE_MASK                                    0x00000004U
#define USBSSP__USBCMD__INTE_SHIFT                                            2U
#define USBSSP__USBCMD__INTE_WIDTH                                            1U
#define USBSSP__USBCMD__INTE_WOCLR                                            0U
#define USBSSP__USBCMD__INTE_WOSET                                            0U
#define USBSSP__USBCMD__HSEE_MASK                                    0x00000008U
#define USBSSP__USBCMD__HSEE_SHIFT                                            3U
#define USBSSP__USBCMD__HSEE_WIDTH                                            1U
#define USBSSP__USBCMD__HSEE_WOCLR                                            0U
#define USBSSP__USBCMD__HSEE_WOSET                                            0U
#define USBSSP__USBCMD__RSVDP1_MASK                                  0x00000070U
#define USBSSP__USBCMD__RSVDP1_SHIFT                                          4U
#define USBSSP__USBCMD__RSVDP1_WIDTH                                          3U
#define USBSSP__USBCMD__LHCRST_MASK                                  0x00000080U
#define USBSSP__USBCMD__LHCRST_SHIFT                                          7U
#define USBSSP__USBCMD__LHCRST_WIDTH                                          1U
#define USBSSP__USBCMD__LHCRST_WOCLR                                          0U
#define USBSSP__USBCMD__LHCRST_WOSET                                          0U
#define USBSSP__USBCMD__CSS_MASK                                     0x00000100U
#define USBSSP__USBCMD__CSS_SHIFT                                             8U
#define USBSSP__USBCMD__CSS_WIDTH                                             1U
#define USBSSP__USBCMD__CSS_WOCLR                                             0U
#define USBSSP__USBCMD__CSS_WOSET                                             0U
#define USBSSP__USBCMD__CRS_MASK                                     0x00000200U
#define USBSSP__USBCMD__CRS_SHIFT                                             9U
#define USBSSP__USBCMD__CRS_WIDTH                                             1U
#define USBSSP__USBCMD__CRS_WOCLR                                             0U
#define USBSSP__USBCMD__CRS_WOSET                                             0U
#define USBSSP__USBCMD__EWE_MASK                                     0x00000400U
#define USBSSP__USBCMD__EWE_SHIFT                                            10U
#define USBSSP__USBCMD__EWE_WIDTH                                             1U
#define USBSSP__USBCMD__EWE_WOCLR                                             0U
#define USBSSP__USBCMD__EWE_WOSET                                             0U
#define USBSSP__USBCMD__EU3S_MASK                                    0x00000800U
#define USBSSP__USBCMD__EU3S_SHIFT                                           11U
#define USBSSP__USBCMD__EU3S_WIDTH                                            1U
#define USBSSP__USBCMD__EU3S_WOCLR                                            0U
#define USBSSP__USBCMD__EU3S_WOSET                                            0U
#define USBSSP__USBCMD__RSVDP2_MASK                                  0xFFFFF000U
#define USBSSP__USBCMD__RSVDP2_SHIFT                                         12U
#define USBSSP__USBCMD__RSVDP2_WIDTH                                         20U

#define USBSSP__USBSTS_READ_MASK                                     0xFFFFFFFFU
#define USBSSP__USBSTS_WRITE_MASK                                    0xFFFFFFFFU
#define USBSSP__USBSTS_WOCLR_MASK                                    0x0000041CU
#define USBSSP__USBSTS__HCH_MASK                                     0x00000001U
#define USBSSP__USBSTS__HCH_SHIFT                                             0U
#define USBSSP__USBSTS__HCH_WIDTH                                             1U
#define USBSSP__USBSTS__HCH_WOCLR                                             0U
#define USBSSP__USBSTS__HCH_WOSET                                             0U
#define USBSSP__USBSTS__RSVDZ1_MASK                                  0x00000002U
#define USBSSP__USBSTS__RSVDZ1_SHIFT                                          1U
#define USBSSP__USBSTS__RSVDZ1_WIDTH                                          1U
#define USBSSP__USBSTS__RSVDZ1_WOCLR                                          0U
#define USBSSP__USBSTS__RSVDZ1_WOSET                                          0U
#define USBSSP__USBSTS__HSE_MASK                                     0x00000004U
#define USBSSP__USBSTS__HSE_SHIFT                                             2U
#define USBSSP__USBSTS__HSE_WIDTH                                             1U
#define USBSSP__USBSTS__HSE_WOCLR                                             1U
#define USBSSP__USBSTS__HSE_WOSET                                             0U
#define USBSSP__USBSTS__EINT_MASK                                    0x00000008U
#define USBSSP__USBSTS__EINT_SHIFT                                            3U
#define USBSSP__USBSTS__EINT_WIDTH                                            1U
#define USBSSP__USBSTS__EINT_WOCLR                                            1U
#define USBSSP__USBSTS__EINT_WOSET                                            0U
#define USBSSP__USBSTS__PCD_MASK                                     0x00000010U
#define USBSSP__USBSTS__PCD_SHIFT                                             4U
#define USBSSP__USBSTS__PCD_WIDTH                                             1U
#define USBSSP__USBSTS__PCD_WOCLR                                             1U
#define USBSSP__USBSTS__PCD_WOSET                                             0U
#define USBSSP__USBSTS__RSVDZ2_MASK                                  0x000000E0U
#define USBSSP__USBSTS__RSVDZ2_SHIFT                                          5U
#define USBSSP__USBSTS__RSVDZ2_WIDTH                                          3U
#define USBSSP__USBSTS__SSS_MASK                                     0x00000100U
#define USBSSP__USBSTS__SSS_SHIFT                                             8U
#define USBSSP__USBSTS__SSS_WIDTH                                             1U
#define USBSSP__USBSTS__SSS_WOCLR                                             0U
#define USBSSP__USBSTS__SSS_WOSET                                             0U
#define USBSSP__USBSTS__RSS_MASK                                     0x00000200U
#define USBSSP__USBSTS__RSS_SHIFT                                             9U
#define USBSSP__USBSTS__RSS_WIDTH                                             1U
#define USBSSP__USBSTS__RSS_WOCLR                                             0U
#define USBSSP__USBSTS__RSS_WOSET                                             0U
#define USBSSP__USBSTS__SRE_MASK                                     0x00000400U
#define USBSSP__USBSTS__SRE_SHIFT                                            10U
#define USBSSP__USBSTS__SRE_WIDTH                                             1U
#define USBSSP__USBSTS__SRE_WOCLR                                             1U
#define USBSSP__USBSTS__SRE_WOSET                                             0U
#define USBSSP__USBSTS__CNR_MASK                                     0x00000800U
#define USBSSP__USBSTS__CNR_SHIFT                                            11U
#define USBSSP__USBSTS__CNR_WIDTH                                             1U
#define USBSSP__USBSTS__CNR_WOCLR                                             0U
#define USBSSP__USBSTS__CNR_WOSET                                             0U
#define USBSSP__USBSTS__HCE_MASK                                     0x00001000U
#define USBSSP__USBSTS__HCE_SHIFT                                            12U
#define USBSSP__USBSTS__HCE_WIDTH                                             1U
#define USBSSP__USBSTS__HCE_WOCLR                                             0U
#define USBSSP__USBSTS__HCE_WOSET                                             0U
#define USBSSP__USBSTS__RSVDP_MASK                                   0xFFFFE000U
#define USBSSP__USBSTS__RSVDP_SHIFT                                          13U
#define USBSSP__USBSTS__RSVDP_WIDTH                                          19U

#define USBSSP__PAGESIZE_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__PAGESIZE_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__PAGESIZE__PAGESIZE_MASK                              0x0000FFFFU
#define USBSSP__PAGESIZE__PAGESIZE_SHIFT                                      0U
#define USBSSP__PAGESIZE__PAGESIZE_WIDTH                                     16U
#define USBSSP__PAGESIZE__RSVD1_MASK                                 0xFFFF0000U
#define USBSSP__PAGESIZE__RSVD1_SHIFT                                        16U
#define USBSSP__PAGESIZE__RSVD1_WIDTH                                        16U

#define USBSSP__RSVDZ8C_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__RSVDZ8C_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__RSVDZ8C__RSVDZ_1_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ8C__RSVDZ_1_SHIFT                                        0U
#define USBSSP__RSVDZ8C__RSVDZ_1_WIDTH                                       32U

#define USBSSP__RSVDZ90_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__RSVDZ90_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__RSVDZ90__RSVDZ_1_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ90__RSVDZ_1_SHIFT                                        0U
#define USBSSP__RSVDZ90__RSVDZ_1_WIDTH                                       32U

#define USBSSP__DNCTRL_READ_MASK                                     0xFFFFFFFFU
#define USBSSP__DNCTRL_WRITE_MASK                                    0xFFFFFFFFU
#define USBSSP__DNCTRL__N0_MASK                                      0x00000001U
#define USBSSP__DNCTRL__N0_SHIFT                                              0U
#define USBSSP__DNCTRL__N0_WIDTH                                              1U
#define USBSSP__DNCTRL__N0_WOCLR                                              0U
#define USBSSP__DNCTRL__N0_WOSET                                              0U
#define USBSSP__DNCTRL__N1_MASK                                      0x00000002U
#define USBSSP__DNCTRL__N1_SHIFT                                              1U
#define USBSSP__DNCTRL__N1_WIDTH                                              1U
#define USBSSP__DNCTRL__N1_WOCLR                                              0U
#define USBSSP__DNCTRL__N1_WOSET                                              0U
#define USBSSP__DNCTRL__N2_MASK                                      0x00000004U
#define USBSSP__DNCTRL__N2_SHIFT                                              2U
#define USBSSP__DNCTRL__N2_WIDTH                                              1U
#define USBSSP__DNCTRL__N2_WOCLR                                              0U
#define USBSSP__DNCTRL__N2_WOSET                                              0U
#define USBSSP__DNCTRL__N3_MASK                                      0x00000008U
#define USBSSP__DNCTRL__N3_SHIFT                                              3U
#define USBSSP__DNCTRL__N3_WIDTH                                              1U
#define USBSSP__DNCTRL__N3_WOCLR                                              0U
#define USBSSP__DNCTRL__N3_WOSET                                              0U
#define USBSSP__DNCTRL__N4_MASK                                      0x00000010U
#define USBSSP__DNCTRL__N4_SHIFT                                              4U
#define USBSSP__DNCTRL__N4_WIDTH                                              1U
#define USBSSP__DNCTRL__N4_WOCLR                                              0U
#define USBSSP__DNCTRL__N4_WOSET                                              0U
#define USBSSP__DNCTRL__N5_MASK                                      0x00000020U
#define USBSSP__DNCTRL__N5_SHIFT                                              5U
#define USBSSP__DNCTRL__N5_WIDTH                                              1U
#define USBSSP__DNCTRL__N5_WOCLR                                              0U
#define USBSSP__DNCTRL__N5_WOSET                                              0U
#define USBSSP__DNCTRL__N6_MASK                                      0x00000040U
#define USBSSP__DNCTRL__N6_SHIFT                                              6U
#define USBSSP__DNCTRL__N6_WIDTH                                              1U
#define USBSSP__DNCTRL__N6_WOCLR                                              0U
#define USBSSP__DNCTRL__N6_WOSET                                              0U
#define USBSSP__DNCTRL__N7_MASK                                      0x00000080U
#define USBSSP__DNCTRL__N7_SHIFT                                              7U
#define USBSSP__DNCTRL__N7_WIDTH                                              1U
#define USBSSP__DNCTRL__N7_WOCLR                                              0U
#define USBSSP__DNCTRL__N7_WOSET                                              0U
#define USBSSP__DNCTRL__N8_MASK                                      0x00000100U
#define USBSSP__DNCTRL__N8_SHIFT                                              8U
#define USBSSP__DNCTRL__N8_WIDTH                                              1U
#define USBSSP__DNCTRL__N8_WOCLR                                              0U
#define USBSSP__DNCTRL__N8_WOSET                                              0U
#define USBSSP__DNCTRL__N9_MASK                                      0x00000200U
#define USBSSP__DNCTRL__N9_SHIFT                                              9U
#define USBSSP__DNCTRL__N9_WIDTH                                              1U
#define USBSSP__DNCTRL__N9_WOCLR                                              0U
#define USBSSP__DNCTRL__N9_WOSET                                              0U
#define USBSSP__DNCTRL__N10_MASK                                     0x00000400U
#define USBSSP__DNCTRL__N10_SHIFT                                            10U
#define USBSSP__DNCTRL__N10_WIDTH                                             1U
#define USBSSP__DNCTRL__N10_WOCLR                                             0U
#define USBSSP__DNCTRL__N10_WOSET                                             0U
#define USBSSP__DNCTRL__N11_MASK                                     0x00000800U
#define USBSSP__DNCTRL__N11_SHIFT                                            11U
#define USBSSP__DNCTRL__N11_WIDTH                                             1U
#define USBSSP__DNCTRL__N11_WOCLR                                             0U
#define USBSSP__DNCTRL__N11_WOSET                                             0U
#define USBSSP__DNCTRL__N12_MASK                                     0x00001000U
#define USBSSP__DNCTRL__N12_SHIFT                                            12U
#define USBSSP__DNCTRL__N12_WIDTH                                             1U
#define USBSSP__DNCTRL__N12_WOCLR                                             0U
#define USBSSP__DNCTRL__N12_WOSET                                             0U
#define USBSSP__DNCTRL__N13_MASK                                     0x00002000U
#define USBSSP__DNCTRL__N13_SHIFT                                            13U
#define USBSSP__DNCTRL__N13_WIDTH                                             1U
#define USBSSP__DNCTRL__N13_WOCLR                                             0U
#define USBSSP__DNCTRL__N13_WOSET                                             0U
#define USBSSP__DNCTRL__N14_MASK                                     0x00004000U
#define USBSSP__DNCTRL__N14_SHIFT                                            14U
#define USBSSP__DNCTRL__N14_WIDTH                                             1U
#define USBSSP__DNCTRL__N14_WOCLR                                             0U
#define USBSSP__DNCTRL__N14_WOSET                                             0U
#define USBSSP__DNCTRL__N15_MASK                                     0x00008000U
#define USBSSP__DNCTRL__N15_SHIFT                                            15U
#define USBSSP__DNCTRL__N15_WIDTH                                             1U
#define USBSSP__DNCTRL__N15_WOCLR                                             0U
#define USBSSP__DNCTRL__N15_WOSET                                             0U
#define USBSSP__DNCTRL__RSVDP1_MASK                                  0xFFFF0000U
#define USBSSP__DNCTRL__RSVDP1_SHIFT                                         16U
#define USBSSP__DNCTRL__RSVDP1_WIDTH                                         16U

#define USBSSP__CRCR_LO_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__CRCR_LO_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__CRCR_LO_WOSET_MASK                                   0x00000006U
#define USBSSP__CRCR_LO__RCS_MASK                                    0x00000001U
#define USBSSP__CRCR_LO__RCS_SHIFT                                            0U
#define USBSSP__CRCR_LO__RCS_WIDTH                                            1U
#define USBSSP__CRCR_LO__RCS_WOCLR                                            0U
#define USBSSP__CRCR_LO__RCS_WOSET                                            0U
#define USBSSP__CRCR_LO__CS_MASK                                     0x00000002U
#define USBSSP__CRCR_LO__CS_SHIFT                                             1U
#define USBSSP__CRCR_LO__CS_WIDTH                                             1U
#define USBSSP__CRCR_LO__CS_WOCLR                                             0U
#define USBSSP__CRCR_LO__CS_WOSET                                             1U
#define USBSSP__CRCR_LO__CA_MASK                                     0x00000004U
#define USBSSP__CRCR_LO__CA_SHIFT                                             2U
#define USBSSP__CRCR_LO__CA_WIDTH                                             1U
#define USBSSP__CRCR_LO__CA_WOCLR                                             0U
#define USBSSP__CRCR_LO__CA_WOSET                                             1U
#define USBSSP__CRCR_LO__CRR_MASK                                    0x00000008U
#define USBSSP__CRCR_LO__CRR_SHIFT                                            3U
#define USBSSP__CRCR_LO__CRR_WIDTH                                            1U
#define USBSSP__CRCR_LO__CRR_WOCLR                                            0U
#define USBSSP__CRCR_LO__CRR_WOSET                                            0U
#define USBSSP__CRCR_LO__RSVD1_MASK                                  0x00000030U
#define USBSSP__CRCR_LO__RSVD1_SHIFT                                          4U
#define USBSSP__CRCR_LO__RSVD1_WIDTH                                          2U
#define USBSSP__CRCR_LO__CRPTR_L_MASK                                0xFFFFFFC0U
#define USBSSP__CRCR_LO__CRPTR_L_SHIFT                                        6U
#define USBSSP__CRCR_LO__CRPTR_L_WIDTH                                       26U

#define USBSSP__CRCR_HI_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__CRCR_HI_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__CRCR_HI__CRPTR_H_MASK                                0xFFFFFFFFU
#define USBSSP__CRCR_HI__CRPTR_H_SHIFT                                        0U
#define USBSSP__CRCR_HI__CRPTR_H_WIDTH                                       32U

#define USBSSP__RSVDZA0_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__RSVDZA0_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__RSVDZA0__RSVDZ_1_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZA0__RSVDZ_1_SHIFT                                        0U
#define USBSSP__RSVDZA0__RSVDZ_1_WIDTH                                       32U

#define USBSSP__RSVDZA4_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__RSVDZA4_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__RSVDZA4__RSVDZ_1_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZA4__RSVDZ_1_SHIFT                                        0U
#define USBSSP__RSVDZA4__RSVDZ_1_WIDTH                                       32U

#define USBSSP__RSVDZA8_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__RSVDZA8_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__RSVDZA8__RSVDZ_1_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZA8__RSVDZ_1_SHIFT                                        0U
#define USBSSP__RSVDZA8__RSVDZ_1_WIDTH                                       32U

#define USBSSP__RSVDZAC_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__RSVDZAC_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__RSVDZAC__RSVDZ_1_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZAC__RSVDZ_1_SHIFT                                        0U
#define USBSSP__RSVDZAC__RSVDZ_1_WIDTH                                       32U

#define USBSSP__DCBAAP_LO_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__DCBAAP_LO_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__DCBAAP_LO__RSVDZ1_MASK                               0x0000003FU
#define USBSSP__DCBAAP_LO__RSVDZ1_SHIFT                                       0U
#define USBSSP__DCBAAP_LO__RSVDZ1_WIDTH                                       6U
#define USBSSP__DCBAAP_LO__DCBAAPTR_L_MASK                           0xFFFFFFC0U
#define USBSSP__DCBAAP_LO__DCBAAPTR_L_SHIFT                                   6U
#define USBSSP__DCBAAP_LO__DCBAAPTR_L_WIDTH                                  26U

#define USBSSP__DCBAAP_HI_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__DCBAAP_HI_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__DCBAAP_HI__DCBAAPTR_H_MASK                           0xFFFFFFFFU
#define USBSSP__DCBAAP_HI__DCBAAPTR_H_SHIFT                                   0U
#define USBSSP__DCBAAP_HI__DCBAAPTR_H_WIDTH                                  32U

#define USBSSP__CONFIG_READ_MASK                                     0xFFFFFFFFU
#define USBSSP__CONFIG_WRITE_MASK                                    0xFFFFFFFFU
#define USBSSP__CONFIG__MAXSLOTSEN_MASK                              0x000000FFU
#define USBSSP__CONFIG__MAXSLOTSEN_SHIFT                                      0U
#define USBSSP__CONFIG__MAXSLOTSEN_WIDTH                                      8U
#define USBSSP__CONFIG__RSVDP1_MASK                                  0xFFFFFF00U
#define USBSSP__CONFIG__RSVDP1_SHIFT                                          8U
#define USBSSP__CONFIG__RSVDP1_WIDTH                                         24U

#define USBSSP__RSVDZBC_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__RSVDZBC_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__RSVDZBC__RSVDZ_1_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZBC__RSVDZ_1_SHIFT                                        0U
#define USBSSP__RSVDZBC__RSVDZ_1_WIDTH                                       32U

#define USBSSP__RSVDZ_17_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_17_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_17_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_17_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_17_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_18_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_18_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_18_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_18_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_18_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_19_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_19_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_19_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_19_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_19_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_20_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_20_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_20_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_20_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_20_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_21_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_21_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_21_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_21_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_21_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_22_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_22_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_22_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_22_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_22_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_23_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_23_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_23_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_23_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_23_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_24_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_24_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_24_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_24_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_24_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_25_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_25_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_25_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_25_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_25_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_26_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_26_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_26_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_26_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_26_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_27_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_27_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_27_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_27_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_27_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_28_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_28_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_28_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_28_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_28_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_29_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_29_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_29_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_29_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_29_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_30_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_30_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_30_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_30_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_30_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_31_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_31_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_31_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_31_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_31_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_32_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_32_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_32_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_32_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_32_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_33_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_33_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_33_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_33_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_33_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_34_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_34_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_34_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_34_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_34_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_35_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_35_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_35_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_35_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_35_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_36_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_36_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_36_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_36_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_36_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_37_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_37_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_37_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_37_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_37_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_38_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_38_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_38_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_38_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_38_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_39_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_39_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_39_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_39_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_39_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_40_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_40_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_40_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_40_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_40_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_41_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_41_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_41_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_41_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_41_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_42_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_42_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_42_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_42_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_42_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_43_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_43_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_43_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_43_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_43_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_44_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_44_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_44_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_44_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_44_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_45_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_45_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_45_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_45_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_45_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_46_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_46_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_46_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_46_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_46_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_47_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_47_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_47_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_47_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_47_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_48_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_48_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_48_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_48_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_48_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_49_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_49_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_49_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_49_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_49_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_50_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_50_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_50_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_50_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_50_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_51_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_51_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_51_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_51_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_51_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_52_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_52_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_52_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_52_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_52_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_53_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_53_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_53_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_53_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_53_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_54_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_54_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_54_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_54_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_54_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_55_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_55_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_55_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_55_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_55_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_56_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_56_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_56_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_56_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_56_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_57_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_57_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_57_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_57_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_57_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_58_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_58_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_58_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_58_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_58_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_59_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_59_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_59_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_59_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_59_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_60_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_60_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_60_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_60_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_60_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_61_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_61_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_61_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_61_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_61_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_62_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_62_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_62_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_62_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_62_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_63_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_63_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_63_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_63_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_63_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_64_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_64_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_64_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_64_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_64_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_65_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_65_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_65_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_65_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_65_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_66_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_66_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_66_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_66_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_66_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_67_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_67_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_67_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_67_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_67_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_68_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_68_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_68_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_68_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_68_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_69_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_69_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_69_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_69_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_69_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_70_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_70_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_70_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_70_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_70_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_71_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_71_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_71_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_71_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_71_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_72_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_72_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_72_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_72_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_72_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_73_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_73_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_73_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_73_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_73_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_74_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_74_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_74_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_74_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_74_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_75_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_75_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_75_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_75_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_75_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_76_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_76_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_76_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_76_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_76_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_77_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_77_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_77_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_77_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_77_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_78_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_78_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_78_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_78_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_78_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_79_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_79_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_79_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_79_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_79_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_80_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_80_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_80_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_80_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_80_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_81_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_81_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_81_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_81_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_81_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_82_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_82_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_82_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_82_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_82_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_83_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_83_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_83_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_83_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_83_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_84_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_84_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_84_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_84_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_84_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_85_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_85_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_85_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_85_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_85_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_86_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_86_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_86_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_86_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_86_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_87_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_87_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_87_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_87_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_87_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_88_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_88_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_88_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_88_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_88_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_89_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_89_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_89_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_89_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_89_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_90_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_90_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_90_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_90_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_90_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_91_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_91_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_91_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_91_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_91_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_92_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_92_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_92_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_92_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_92_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_93_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_93_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_93_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_93_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_93_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_94_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_94_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_94_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_94_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_94_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_95_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_95_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_95_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_95_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_95_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_96_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_96_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_96_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_96_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_96_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_97_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_97_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_97_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_97_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_97_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_98_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_98_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_98_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_98_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_98_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_99_OP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_99_OP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_99_OP__RSVDZ_1_MASK                            0xFFFFFFFFU
#define USBSSP__RSVDZ_99_OP__RSVDZ_1_SHIFT                                    0U
#define USBSSP__RSVDZ_99_OP__RSVDZ_1_WIDTH                                   32U

#define USBSSP__RSVDZ_100_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_100_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_100_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_100_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_100_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_101_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_101_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_101_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_101_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_101_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_102_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_102_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_102_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_102_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_102_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_103_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_103_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_103_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_103_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_103_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_104_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_104_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_104_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_104_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_104_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_105_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_105_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_105_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_105_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_105_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_106_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_106_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_106_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_106_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_106_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_107_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_107_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_107_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_107_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_107_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_108_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_108_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_108_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_108_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_108_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_109_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_109_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_109_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_109_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_109_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_110_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_110_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_110_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_110_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_110_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_111_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_111_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_111_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_111_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_111_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_112_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_112_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_112_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_112_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_112_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_113_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_113_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_113_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_113_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_113_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_114_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_114_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_114_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_114_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_114_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_115_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_115_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_115_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_115_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_115_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_116_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_116_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_116_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_116_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_116_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_117_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_117_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_117_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_117_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_117_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_118_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_118_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_118_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_118_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_118_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_119_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_119_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_119_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_119_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_119_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_120_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_120_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_120_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_120_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_120_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_121_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_121_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_121_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_121_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_121_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_122_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_122_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_122_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_122_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_122_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_123_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_123_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_123_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_123_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_123_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_124_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_124_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_124_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_124_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_124_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_125_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_125_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_125_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_125_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_125_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_126_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_126_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_126_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_126_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_126_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_127_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_127_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_127_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_127_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_127_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_128_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_128_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_128_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_128_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_128_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_129_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_129_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_129_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_129_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_129_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_130_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_130_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_130_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_130_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_130_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_131_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_131_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_131_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_131_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_131_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_132_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_132_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_132_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_132_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_132_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_133_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_133_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_133_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_133_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_133_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_134_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_134_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_134_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_134_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_134_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_135_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_135_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_135_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_135_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_135_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_136_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_136_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_136_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_136_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_136_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_137_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_137_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_137_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_137_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_137_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_138_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_138_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_138_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_138_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_138_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_139_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_139_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_139_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_139_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_139_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_140_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_140_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_140_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_140_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_140_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_141_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_141_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_141_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_141_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_141_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_142_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_142_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_142_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_142_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_142_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_143_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_143_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_143_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_143_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_143_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_144_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_144_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_144_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_144_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_144_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_145_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_145_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_145_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_145_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_145_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_146_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_146_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_146_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_146_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_146_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_147_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_147_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_147_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_147_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_147_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_148_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_148_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_148_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_148_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_148_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_149_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_149_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_149_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_149_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_149_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_150_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_150_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_150_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_150_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_150_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_151_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_151_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_151_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_151_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_151_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_152_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_152_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_152_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_152_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_152_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_153_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_153_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_153_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_153_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_153_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_154_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_154_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_154_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_154_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_154_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_155_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_155_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_155_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_155_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_155_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_156_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_156_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_156_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_156_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_156_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_157_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_157_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_157_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_157_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_157_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_158_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_158_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_158_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_158_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_158_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_159_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_159_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_159_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_159_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_159_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_160_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_160_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_160_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_160_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_160_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_161_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_161_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_161_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_161_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_161_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_162_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_162_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_162_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_162_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_162_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_163_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_163_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_163_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_163_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_163_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_164_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_164_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_164_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_164_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_164_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_165_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_165_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_165_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_165_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_165_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_166_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_166_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_166_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_166_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_166_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_167_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_167_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_167_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_167_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_167_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_168_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_168_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_168_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_168_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_168_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_169_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_169_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_169_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_169_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_169_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_170_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_170_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_170_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_170_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_170_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_171_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_171_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_171_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_171_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_171_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_172_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_172_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_172_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_172_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_172_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_173_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_173_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_173_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_173_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_173_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_174_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_174_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_174_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_174_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_174_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_175_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_175_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_175_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_175_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_175_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_176_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_176_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_176_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_176_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_176_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_177_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_177_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_177_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_177_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_177_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_178_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_178_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_178_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_178_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_178_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_179_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_179_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_179_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_179_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_179_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_180_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_180_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_180_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_180_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_180_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_181_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_181_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_181_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_181_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_181_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_182_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_182_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_182_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_182_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_182_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_183_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_183_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_183_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_183_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_183_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_184_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_184_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_184_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_184_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_184_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_185_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_185_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_185_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_185_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_185_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_186_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_186_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_186_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_186_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_186_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_187_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_187_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_187_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_187_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_187_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_188_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_188_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_188_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_188_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_188_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_189_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_189_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_189_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_189_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_189_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_190_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_190_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_190_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_190_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_190_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_191_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_191_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_191_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_191_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_191_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_192_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_192_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_192_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_192_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_192_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_193_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_193_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_193_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_193_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_193_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_194_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_194_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_194_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_194_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_194_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_195_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_195_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_195_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_195_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_195_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_196_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_196_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_196_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_196_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_196_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_197_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_197_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_197_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_197_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_197_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_198_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_198_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_198_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_198_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_198_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_199_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_199_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_199_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_199_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_199_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_200_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_200_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_200_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_200_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_200_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_201_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_201_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_201_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_201_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_201_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_202_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_202_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_202_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_202_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_202_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_203_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_203_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_203_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_203_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_203_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_204_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_204_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_204_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_204_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_204_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_205_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_205_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_205_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_205_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_205_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_206_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_206_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_206_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_206_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_206_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_207_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_207_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_207_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_207_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_207_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_208_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_208_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_208_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_208_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_208_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_209_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_209_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_209_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_209_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_209_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_210_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_210_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_210_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_210_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_210_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_211_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_211_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_211_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_211_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_211_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_212_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_212_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_212_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_212_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_212_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_213_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_213_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_213_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_213_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_213_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_214_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_214_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_214_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_214_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_214_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_215_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_215_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_215_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_215_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_215_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_216_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_216_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_216_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_216_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_216_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_217_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_217_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_217_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_217_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_217_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_218_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_218_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_218_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_218_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_218_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_219_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_219_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_219_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_219_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_219_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_220_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_220_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_220_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_220_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_220_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_221_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_221_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_221_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_221_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_221_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_222_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_222_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_222_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_222_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_222_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_223_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_223_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_223_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_223_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_223_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_224_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_224_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_224_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_224_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_224_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_225_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_225_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_225_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_225_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_225_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_226_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_226_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_226_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_226_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_226_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_227_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_227_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_227_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_227_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_227_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_228_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_228_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_228_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_228_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_228_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_229_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_229_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_229_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_229_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_229_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_230_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_230_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_230_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_230_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_230_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_231_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_231_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_231_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_231_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_231_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_232_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_232_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_232_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_232_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_232_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_233_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_233_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_233_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_233_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_233_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_234_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_234_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_234_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_234_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_234_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_235_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_235_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_235_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_235_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_235_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_236_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_236_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_236_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_236_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_236_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_237_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_237_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_237_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_237_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_237_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_238_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_238_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_238_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_238_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_238_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_239_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_239_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_239_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_239_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_239_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_240_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_240_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_240_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_240_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_240_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_241_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_241_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_241_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_241_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_241_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_242_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_242_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_242_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_242_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_242_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_243_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_243_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_243_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_243_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_243_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_244_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_244_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_244_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_244_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_244_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_245_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_245_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_245_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_245_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_245_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_246_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_246_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_246_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_246_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_246_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_247_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_247_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_247_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_247_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_247_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_248_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_248_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_248_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_248_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_248_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_249_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_249_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_249_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_249_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_249_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_250_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_250_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_250_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_250_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_250_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_251_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_251_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_251_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_251_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_251_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_252_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_252_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_252_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_252_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_252_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_253_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_253_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_253_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_253_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_253_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_254_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_254_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_254_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_254_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_254_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_255_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_255_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_255_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_255_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_255_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__RSVDZ_256_OP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__RSVDZ_256_OP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__RSVDZ_256_OP__RSVDZ_1_MASK                           0xFFFFFFFFU
#define USBSSP__RSVDZ_256_OP__RSVDZ_1_SHIFT                                   0U
#define USBSSP__RSVDZ_256_OP__RSVDZ_1_WIDTH                                  32U

#define USBSSP__PORTSC1USB2_READ_MASK                                0xFFFFFFFFU
#define USBSSP__PORTSC1USB2_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__PORTSC1USB2_WOSET_MASK                               0x00000010U
#define USBSSP__PORTSC1USB2_WOCLR_MASK                               0x007E0002U
#define USBSSP__PORTSC1USB2__CCS_MASK                                0x00000001U
#define USBSSP__PORTSC1USB2__CCS_SHIFT                                        0U
#define USBSSP__PORTSC1USB2__CCS_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__CCS_WOCLR                                        0U
#define USBSSP__PORTSC1USB2__CCS_WOSET                                        0U
#define USBSSP__PORTSC1USB2__PED_MASK                                0x00000002U
#define USBSSP__PORTSC1USB2__PED_SHIFT                                        1U
#define USBSSP__PORTSC1USB2__PED_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__PED_WOCLR                                        1U
#define USBSSP__PORTSC1USB2__PED_WOSET                                        0U
#define USBSSP__PORTSC1USB2__RSVDZ_1_MASK                            0x00000004U
#define USBSSP__PORTSC1USB2__RSVDZ_1_SHIFT                                    2U
#define USBSSP__PORTSC1USB2__RSVDZ_1_WIDTH                                    1U
#define USBSSP__PORTSC1USB2__RSVDZ_1_WOCLR                                    0U
#define USBSSP__PORTSC1USB2__RSVDZ_1_WOSET                                    0U
#define USBSSP__PORTSC1USB2__OCA_MASK                                0x00000008U
#define USBSSP__PORTSC1USB2__OCA_SHIFT                                        3U
#define USBSSP__PORTSC1USB2__OCA_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__OCA_WOCLR                                        0U
#define USBSSP__PORTSC1USB2__OCA_WOSET                                        0U
#define USBSSP__PORTSC1USB2__PR_MASK                                 0x00000010U
#define USBSSP__PORTSC1USB2__PR_SHIFT                                         4U
#define USBSSP__PORTSC1USB2__PR_WIDTH                                         1U
#define USBSSP__PORTSC1USB2__PR_WOCLR                                         0U
#define USBSSP__PORTSC1USB2__PR_WOSET                                         1U
#define USBSSP__PORTSC1USB2__PLS_MASK                                0x000001E0U
#define USBSSP__PORTSC1USB2__PLS_SHIFT                                        5U
#define USBSSP__PORTSC1USB2__PLS_WIDTH                                        4U
#define USBSSP__PORTSC1USB2__PP_MASK                                 0x00000200U
#define USBSSP__PORTSC1USB2__PP_SHIFT                                         9U
#define USBSSP__PORTSC1USB2__PP_WIDTH                                         1U
#define USBSSP__PORTSC1USB2__PP_WOCLR                                         0U
#define USBSSP__PORTSC1USB2__PP_WOSET                                         0U
#define USBSSP__PORTSC1USB2__PORTSPEED_MASK                          0x00003C00U
#define USBSSP__PORTSC1USB2__PORTSPEED_SHIFT                                 10U
#define USBSSP__PORTSC1USB2__PORTSPEED_WIDTH                                  4U
#define USBSSP__PORTSC1USB2__PIC_MASK                                0x0000C000U
#define USBSSP__PORTSC1USB2__PIC_SHIFT                                       14U
#define USBSSP__PORTSC1USB2__PIC_WIDTH                                        2U
#define USBSSP__PORTSC1USB2__LWS_MASK                                0x00010000U
#define USBSSP__PORTSC1USB2__LWS_SHIFT                                       16U
#define USBSSP__PORTSC1USB2__LWS_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__LWS_WOCLR                                        0U
#define USBSSP__PORTSC1USB2__LWS_WOSET                                        0U
#define USBSSP__PORTSC1USB2__CSC_MASK                                0x00020000U
#define USBSSP__PORTSC1USB2__CSC_SHIFT                                       17U
#define USBSSP__PORTSC1USB2__CSC_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__CSC_WOCLR                                        1U
#define USBSSP__PORTSC1USB2__CSC_WOSET                                        0U
#define USBSSP__PORTSC1USB2__PEC_MASK                                0x00040000U
#define USBSSP__PORTSC1USB2__PEC_SHIFT                                       18U
#define USBSSP__PORTSC1USB2__PEC_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__PEC_WOCLR                                        1U
#define USBSSP__PORTSC1USB2__PEC_WOSET                                        0U
#define USBSSP__PORTSC1USB2__WRC_MASK                                0x00080000U
#define USBSSP__PORTSC1USB2__WRC_SHIFT                                       19U
#define USBSSP__PORTSC1USB2__WRC_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__WRC_WOCLR                                        1U
#define USBSSP__PORTSC1USB2__WRC_WOSET                                        0U
#define USBSSP__PORTSC1USB2__OCC_MASK                                0x00100000U
#define USBSSP__PORTSC1USB2__OCC_SHIFT                                       20U
#define USBSSP__PORTSC1USB2__OCC_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__OCC_WOCLR                                        1U
#define USBSSP__PORTSC1USB2__OCC_WOSET                                        0U
#define USBSSP__PORTSC1USB2__PRC_MASK                                0x00200000U
#define USBSSP__PORTSC1USB2__PRC_SHIFT                                       21U
#define USBSSP__PORTSC1USB2__PRC_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__PRC_WOCLR                                        1U
#define USBSSP__PORTSC1USB2__PRC_WOSET                                        0U
#define USBSSP__PORTSC1USB2__PLC_MASK                                0x00400000U
#define USBSSP__PORTSC1USB2__PLC_SHIFT                                       22U
#define USBSSP__PORTSC1USB2__PLC_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__PLC_WOCLR                                        1U
#define USBSSP__PORTSC1USB2__PLC_WOSET                                        0U
#define USBSSP__PORTSC1USB2__RSVDZ_2_MASK                            0x00800000U
#define USBSSP__PORTSC1USB2__RSVDZ_2_SHIFT                                   23U
#define USBSSP__PORTSC1USB2__RSVDZ_2_WIDTH                                    1U
#define USBSSP__PORTSC1USB2__RSVDZ_2_WOCLR                                    0U
#define USBSSP__PORTSC1USB2__RSVDZ_2_WOSET                                    0U
#define USBSSP__PORTSC1USB2__CAS_MASK                                0x01000000U
#define USBSSP__PORTSC1USB2__CAS_SHIFT                                       24U
#define USBSSP__PORTSC1USB2__CAS_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__CAS_WOCLR                                        0U
#define USBSSP__PORTSC1USB2__CAS_WOSET                                        0U
#define USBSSP__PORTSC1USB2__WCE_MASK                                0x02000000U
#define USBSSP__PORTSC1USB2__WCE_SHIFT                                       25U
#define USBSSP__PORTSC1USB2__WCE_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__WCE_WOCLR                                        0U
#define USBSSP__PORTSC1USB2__WCE_WOSET                                        0U
#define USBSSP__PORTSC1USB2__WDE_MASK                                0x04000000U
#define USBSSP__PORTSC1USB2__WDE_SHIFT                                       26U
#define USBSSP__PORTSC1USB2__WDE_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__WDE_WOCLR                                        0U
#define USBSSP__PORTSC1USB2__WDE_WOSET                                        0U
#define USBSSP__PORTSC1USB2__WOE_MASK                                0x08000000U
#define USBSSP__PORTSC1USB2__WOE_SHIFT                                       27U
#define USBSSP__PORTSC1USB2__WOE_WIDTH                                        1U
#define USBSSP__PORTSC1USB2__WOE_WOCLR                                        0U
#define USBSSP__PORTSC1USB2__WOE_WOSET                                        0U
#define USBSSP__PORTSC1USB2__RSVDZ_3_MASK                            0x30000000U
#define USBSSP__PORTSC1USB2__RSVDZ_3_SHIFT                                   28U
#define USBSSP__PORTSC1USB2__RSVDZ_3_WIDTH                                    2U
#define USBSSP__PORTSC1USB2__DR_MASK                                 0x40000000U
#define USBSSP__PORTSC1USB2__DR_SHIFT                                        30U
#define USBSSP__PORTSC1USB2__DR_WIDTH                                         1U
#define USBSSP__PORTSC1USB2__DR_WOCLR                                         0U
#define USBSSP__PORTSC1USB2__DR_WOSET                                         0U
#define USBSSP__PORTSC1USB2__RSVDZ_4_MASK                            0x80000000U
#define USBSSP__PORTSC1USB2__RSVDZ_4_SHIFT                                   31U
#define USBSSP__PORTSC1USB2__RSVDZ_4_WIDTH                                    1U
#define USBSSP__PORTSC1USB2__RSVDZ_4_WOCLR                                    0U
#define USBSSP__PORTSC1USB2__RSVDZ_4_WOSET                                    0U

#define USBSSP__PORTPMSC1USB2_READ_MASK                              0xFFFFFFFFU
#define USBSSP__PORTPMSC1USB2_WRITE_MASK                             0xFFFFFFFFU
#define USBSSP__PORTPMSC1USB2__L1S_MASK                              0x00000007U
#define USBSSP__PORTPMSC1USB2__L1S_SHIFT                                      0U
#define USBSSP__PORTPMSC1USB2__L1S_WIDTH                                      3U
#define USBSSP__PORTPMSC1USB2__RWE_MASK                              0x00000008U
#define USBSSP__PORTPMSC1USB2__RWE_SHIFT                                      3U
#define USBSSP__PORTPMSC1USB2__RWE_WIDTH                                      1U
#define USBSSP__PORTPMSC1USB2__RWE_WOCLR                                      0U
#define USBSSP__PORTPMSC1USB2__RWE_WOSET                                      0U
#define USBSSP__PORTPMSC1USB2__BESL_MASK                             0x000000F0U
#define USBSSP__PORTPMSC1USB2__BESL_SHIFT                                     4U
#define USBSSP__PORTPMSC1USB2__BESL_WIDTH                                     4U
#define USBSSP__PORTPMSC1USB2__L1DS_MASK                             0x0000FF00U
#define USBSSP__PORTPMSC1USB2__L1DS_SHIFT                                     8U
#define USBSSP__PORTPMSC1USB2__L1DS_WIDTH                                     8U
#define USBSSP__PORTPMSC1USB2__HLE_MASK                              0x00010000U
#define USBSSP__PORTPMSC1USB2__HLE_SHIFT                                     16U
#define USBSSP__PORTPMSC1USB2__HLE_WIDTH                                      1U
#define USBSSP__PORTPMSC1USB2__HLE_WOCLR                                      0U
#define USBSSP__PORTPMSC1USB2__HLE_WOSET                                      0U
#define USBSSP__PORTPMSC1USB2__RSVDP_MASK                            0x0FFE0000U
#define USBSSP__PORTPMSC1USB2__RSVDP_SHIFT                                   17U
#define USBSSP__PORTPMSC1USB2__RSVDP_WIDTH                                   11U
#define USBSSP__PORTPMSC1USB2__PTC_MASK                              0xF0000000U
#define USBSSP__PORTPMSC1USB2__PTC_SHIFT                                     28U
#define USBSSP__PORTPMSC1USB2__PTC_WIDTH                                      4U

#define USBSSP__RSVDP1USB2_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVDP1USB2_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDP1USB2__RSVDP_1_MASK                             0xFFFFFFFFU
#define USBSSP__RSVDP1USB2__RSVDP_1_SHIFT                                     0U
#define USBSSP__RSVDP1USB2__RSVDP_1_WIDTH                                    32U

#define USBSSP__PORT1HLPMC_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__PORT1HLPMC_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__PORT1HLPMC__HIRDM_MASK                               0x00000003U
#define USBSSP__PORT1HLPMC__HIRDM_SHIFT                                       0U
#define USBSSP__PORT1HLPMC__HIRDM_WIDTH                                       2U
#define USBSSP__PORT1HLPMC__L1_TIMEOUT_MASK                          0x000003FCU
#define USBSSP__PORT1HLPMC__L1_TIMEOUT_SHIFT                                  2U
#define USBSSP__PORT1HLPMC__L1_TIMEOUT_WIDTH                                  8U
#define USBSSP__PORT1HLPMC__BESLD_MASK                               0x00003C00U
#define USBSSP__PORT1HLPMC__BESLD_SHIFT                                      10U
#define USBSSP__PORT1HLPMC__BESLD_WIDTH                                       4U
#define USBSSP__PORT1HLPMC__RSVDP_MASK                               0xFFFFC000U
#define USBSSP__PORT1HLPMC__RSVDP_SHIFT                                      14U
#define USBSSP__PORT1HLPMC__RSVDP_WIDTH                                      18U

#define USBSSP__PORTSC1USB3_READ_MASK                                0xFFFFFFFFU
#define USBSSP__PORTSC1USB3_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__PORTSC1USB3_WOSET_MASK                               0x80000010U
#define USBSSP__PORTSC1USB3_WOCLR_MASK                               0x00FE0002U
#define USBSSP__PORTSC1USB3__CCS_MASK                                0x00000001U
#define USBSSP__PORTSC1USB3__CCS_SHIFT                                        0U
#define USBSSP__PORTSC1USB3__CCS_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__CCS_WOCLR                                        0U
#define USBSSP__PORTSC1USB3__CCS_WOSET                                        0U
#define USBSSP__PORTSC1USB3__PED_MASK                                0x00000002U
#define USBSSP__PORTSC1USB3__PED_SHIFT                                        1U
#define USBSSP__PORTSC1USB3__PED_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__PED_WOCLR                                        1U
#define USBSSP__PORTSC1USB3__PED_WOSET                                        0U
#define USBSSP__PORTSC1USB3__RSVDZ_1_MASK                            0x00000004U
#define USBSSP__PORTSC1USB3__RSVDZ_1_SHIFT                                    2U
#define USBSSP__PORTSC1USB3__RSVDZ_1_WIDTH                                    1U
#define USBSSP__PORTSC1USB3__RSVDZ_1_WOCLR                                    0U
#define USBSSP__PORTSC1USB3__RSVDZ_1_WOSET                                    0U
#define USBSSP__PORTSC1USB3__OCA_MASK                                0x00000008U
#define USBSSP__PORTSC1USB3__OCA_SHIFT                                        3U
#define USBSSP__PORTSC1USB3__OCA_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__OCA_WOCLR                                        0U
#define USBSSP__PORTSC1USB3__OCA_WOSET                                        0U
#define USBSSP__PORTSC1USB3__PR_MASK                                 0x00000010U
#define USBSSP__PORTSC1USB3__PR_SHIFT                                         4U
#define USBSSP__PORTSC1USB3__PR_WIDTH                                         1U
#define USBSSP__PORTSC1USB3__PR_WOCLR                                         0U
#define USBSSP__PORTSC1USB3__PR_WOSET                                         1U
#define USBSSP__PORTSC1USB3__PLS_MASK                                0x000001E0U
#define USBSSP__PORTSC1USB3__PLS_SHIFT                                        5U
#define USBSSP__PORTSC1USB3__PLS_WIDTH                                        4U
#define USBSSP__PORTSC1USB3__PP_MASK                                 0x00000200U
#define USBSSP__PORTSC1USB3__PP_SHIFT                                         9U
#define USBSSP__PORTSC1USB3__PP_WIDTH                                         1U
#define USBSSP__PORTSC1USB3__PP_WOCLR                                         0U
#define USBSSP__PORTSC1USB3__PP_WOSET                                         0U
#define USBSSP__PORTSC1USB3__PORTSPEED_MASK                          0x00003C00U
#define USBSSP__PORTSC1USB3__PORTSPEED_SHIFT                                 10U
#define USBSSP__PORTSC1USB3__PORTSPEED_WIDTH                                  4U
#define USBSSP__PORTSC1USB3__PIC_MASK                                0x0000C000U
#define USBSSP__PORTSC1USB3__PIC_SHIFT                                       14U
#define USBSSP__PORTSC1USB3__PIC_WIDTH                                        2U
#define USBSSP__PORTSC1USB3__LWS_MASK                                0x00010000U
#define USBSSP__PORTSC1USB3__LWS_SHIFT                                       16U
#define USBSSP__PORTSC1USB3__LWS_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__LWS_WOCLR                                        0U
#define USBSSP__PORTSC1USB3__LWS_WOSET                                        0U
#define USBSSP__PORTSC1USB3__CSC_MASK                                0x00020000U
#define USBSSP__PORTSC1USB3__CSC_SHIFT                                       17U
#define USBSSP__PORTSC1USB3__CSC_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__CSC_WOCLR                                        1U
#define USBSSP__PORTSC1USB3__CSC_WOSET                                        0U
#define USBSSP__PORTSC1USB3__PEC_MASK                                0x00040000U
#define USBSSP__PORTSC1USB3__PEC_SHIFT                                       18U
#define USBSSP__PORTSC1USB3__PEC_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__PEC_WOCLR                                        1U
#define USBSSP__PORTSC1USB3__PEC_WOSET                                        0U
#define USBSSP__PORTSC1USB3__WRC_MASK                                0x00080000U
#define USBSSP__PORTSC1USB3__WRC_SHIFT                                       19U
#define USBSSP__PORTSC1USB3__WRC_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__WRC_WOCLR                                        1U
#define USBSSP__PORTSC1USB3__WRC_WOSET                                        0U
#define USBSSP__PORTSC1USB3__OCC_MASK                                0x00100000U
#define USBSSP__PORTSC1USB3__OCC_SHIFT                                       20U
#define USBSSP__PORTSC1USB3__OCC_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__OCC_WOCLR                                        1U
#define USBSSP__PORTSC1USB3__OCC_WOSET                                        0U
#define USBSSP__PORTSC1USB3__PRC_MASK                                0x00200000U
#define USBSSP__PORTSC1USB3__PRC_SHIFT                                       21U
#define USBSSP__PORTSC1USB3__PRC_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__PRC_WOCLR                                        1U
#define USBSSP__PORTSC1USB3__PRC_WOSET                                        0U
#define USBSSP__PORTSC1USB3__PLC_MASK                                0x00400000U
#define USBSSP__PORTSC1USB3__PLC_SHIFT                                       22U
#define USBSSP__PORTSC1USB3__PLC_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__PLC_WOCLR                                        1U
#define USBSSP__PORTSC1USB3__PLC_WOSET                                        0U
#define USBSSP__PORTSC1USB3__CEC_MASK                                0x00800000U
#define USBSSP__PORTSC1USB3__CEC_SHIFT                                       23U
#define USBSSP__PORTSC1USB3__CEC_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__CEC_WOCLR                                        1U
#define USBSSP__PORTSC1USB3__CEC_WOSET                                        0U
#define USBSSP__PORTSC1USB3__CAS_MASK                                0x01000000U
#define USBSSP__PORTSC1USB3__CAS_SHIFT                                       24U
#define USBSSP__PORTSC1USB3__CAS_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__CAS_WOCLR                                        0U
#define USBSSP__PORTSC1USB3__CAS_WOSET                                        0U
#define USBSSP__PORTSC1USB3__WCE_MASK                                0x02000000U
#define USBSSP__PORTSC1USB3__WCE_SHIFT                                       25U
#define USBSSP__PORTSC1USB3__WCE_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__WCE_WOCLR                                        0U
#define USBSSP__PORTSC1USB3__WCE_WOSET                                        0U
#define USBSSP__PORTSC1USB3__WDE_MASK                                0x04000000U
#define USBSSP__PORTSC1USB3__WDE_SHIFT                                       26U
#define USBSSP__PORTSC1USB3__WDE_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__WDE_WOCLR                                        0U
#define USBSSP__PORTSC1USB3__WDE_WOSET                                        0U
#define USBSSP__PORTSC1USB3__WOE_MASK                                0x08000000U
#define USBSSP__PORTSC1USB3__WOE_SHIFT                                       27U
#define USBSSP__PORTSC1USB3__WOE_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__WOE_WOCLR                                        0U
#define USBSSP__PORTSC1USB3__WOE_WOSET                                        0U
#define USBSSP__PORTSC1USB3__RSVDZ_2_MASK                            0x30000000U
#define USBSSP__PORTSC1USB3__RSVDZ_2_SHIFT                                   28U
#define USBSSP__PORTSC1USB3__RSVDZ_2_WIDTH                                    2U
#define USBSSP__PORTSC1USB3__DR_MASK                                 0x40000000U
#define USBSSP__PORTSC1USB3__DR_SHIFT                                        30U
#define USBSSP__PORTSC1USB3__DR_WIDTH                                         1U
#define USBSSP__PORTSC1USB3__DR_WOCLR                                         0U
#define USBSSP__PORTSC1USB3__DR_WOSET                                         0U
#define USBSSP__PORTSC1USB3__WPR_MASK                                0x80000000U
#define USBSSP__PORTSC1USB3__WPR_SHIFT                                       31U
#define USBSSP__PORTSC1USB3__WPR_WIDTH                                        1U
#define USBSSP__PORTSC1USB3__WPR_WOCLR                                        0U
#define USBSSP__PORTSC1USB3__WPR_WOSET                                        1U

#define USBSSP__PORTPMSC1USB3_READ_MASK                              0xFFFFFFFFU
#define USBSSP__PORTPMSC1USB3_WRITE_MASK                             0xFFFFFFFFU
#define USBSSP__PORTPMSC1USB3__U1_TIMEOUT_MASK                       0x000000FFU
#define USBSSP__PORTPMSC1USB3__U1_TIMEOUT_SHIFT                               0U
#define USBSSP__PORTPMSC1USB3__U1_TIMEOUT_WIDTH                               8U
#define USBSSP__PORTPMSC1USB3__U2_TIMEOUT_MASK                       0x0000FF00U
#define USBSSP__PORTPMSC1USB3__U2_TIMEOUT_SHIFT                               8U
#define USBSSP__PORTPMSC1USB3__U2_TIMEOUT_WIDTH                               8U
#define USBSSP__PORTPMSC1USB3__FLA_MASK                              0x00010000U
#define USBSSP__PORTPMSC1USB3__FLA_SHIFT                                     16U
#define USBSSP__PORTPMSC1USB3__FLA_WIDTH                                      1U
#define USBSSP__PORTPMSC1USB3__FLA_WOCLR                                      0U
#define USBSSP__PORTPMSC1USB3__FLA_WOSET                                      0U
#define USBSSP__PORTPMSC1USB3__RSVDP_MASK                            0xFFFE0000U
#define USBSSP__PORTPMSC1USB3__RSVDP_SHIFT                                   17U
#define USBSSP__PORTPMSC1USB3__RSVDP_WIDTH                                   15U

#define USBSSP__PORTLI1_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__PORTLI1_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__PORTLI1__LEC_MASK                                    0x0000FFFFU
#define USBSSP__PORTLI1__LEC_SHIFT                                            0U
#define USBSSP__PORTLI1__LEC_WIDTH                                           16U
#define USBSSP__PORTLI1__RSVDP_MASK                                  0xFFFF0000U
#define USBSSP__PORTLI1__RSVDP_SHIFT                                         16U
#define USBSSP__PORTLI1__RSVDP_WIDTH                                         16U

#define USBSSP__RSVDP1USB3_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVDP1USB3_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDP1USB3__RSVDP_1_MASK                             0xFFFFFFFFU
#define USBSSP__RSVDP1USB3__RSVDP_1_SHIFT                                     0U
#define USBSSP__RSVDP1USB3__RSVDP_1_WIDTH                                    32U

#define USBSSP__MFINDEX_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__MFINDEX_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__MFINDEX__MFINDEX_MASK                                0x00003FFFU
#define USBSSP__MFINDEX__MFINDEX_SHIFT                                        0U
#define USBSSP__MFINDEX__MFINDEX_WIDTH                                       14U
#define USBSSP__MFINDEX__RSVDZ1_MASK                                 0xFFFFC000U
#define USBSSP__MFINDEX__RSVDZ1_SHIFT                                        14U
#define USBSSP__MFINDEX__RSVDZ1_WIDTH                                        18U

#define USBSSP__RSVDZ_2_RT_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVDZ_2_RT_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_2_RT__RSVDZ_1_MASK                             0xFFFFFFFFU
#define USBSSP__RSVDZ_2_RT__RSVDZ_1_SHIFT                                     0U
#define USBSSP__RSVDZ_2_RT__RSVDZ_1_WIDTH                                    32U

#define USBSSP__RSVDZ_3_RT_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVDZ_3_RT_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_3_RT__RSVDZ_1_MASK                             0xFFFFFFFFU
#define USBSSP__RSVDZ_3_RT__RSVDZ_1_SHIFT                                     0U
#define USBSSP__RSVDZ_3_RT__RSVDZ_1_WIDTH                                    32U

#define USBSSP__RSVDZ_4_RT_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVDZ_4_RT_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_4_RT__RSVDZ_1_MASK                             0xFFFFFFFFU
#define USBSSP__RSVDZ_4_RT__RSVDZ_1_SHIFT                                     0U
#define USBSSP__RSVDZ_4_RT__RSVDZ_1_WIDTH                                    32U

#define USBSSP__RSVDZ_5_RT_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVDZ_5_RT_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_5_RT__RSVDZ_1_MASK                             0xFFFFFFFFU
#define USBSSP__RSVDZ_5_RT__RSVDZ_1_SHIFT                                     0U
#define USBSSP__RSVDZ_5_RT__RSVDZ_1_WIDTH                                    32U

#define USBSSP__RSVDZ_6_RT_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVDZ_6_RT_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_6_RT__RSVDZ_1_MASK                             0xFFFFFFFFU
#define USBSSP__RSVDZ_6_RT__RSVDZ_1_SHIFT                                     0U
#define USBSSP__RSVDZ_6_RT__RSVDZ_1_WIDTH                                    32U

#define USBSSP__RSVDZ_7_RT_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVDZ_7_RT_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_7_RT__RSVDZ_1_MASK                             0xFFFFFFFFU
#define USBSSP__RSVDZ_7_RT__RSVDZ_1_SHIFT                                     0U
#define USBSSP__RSVDZ_7_RT__RSVDZ_1_WIDTH                                    32U

#define USBSSP__RSVDZ_8_RT_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__RSVDZ_8_RT_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__RSVDZ_8_RT__RSVDZ_1_MASK                             0xFFFFFFFFU
#define USBSSP__RSVDZ_8_RT__RSVDZ_1_SHIFT                                     0U
#define USBSSP__RSVDZ_8_RT__RSVDZ_1_WIDTH                                    32U

#define USBSSP__IMAN0_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMAN0_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMAN0_WOCLR_MASK                                     0x00000001U
#define USBSSP__IMAN0__IP_MASK                                       0x00000001U
#define USBSSP__IMAN0__IP_SHIFT                                               0U
#define USBSSP__IMAN0__IP_WIDTH                                               1U
#define USBSSP__IMAN0__IP_WOCLR                                               1U
#define USBSSP__IMAN0__IP_WOSET                                               0U
#define USBSSP__IMAN0__IE_MASK                                       0x00000002U
#define USBSSP__IMAN0__IE_SHIFT                                               1U
#define USBSSP__IMAN0__IE_WIDTH                                               1U
#define USBSSP__IMAN0__IE_WOCLR                                               0U
#define USBSSP__IMAN0__IE_WOSET                                               0U
#define USBSSP__IMAN0__RSVDP1_MASK                                   0xFFFFFFFCU
#define USBSSP__IMAN0__RSVDP1_SHIFT                                           2U
#define USBSSP__IMAN0__RSVDP1_WIDTH                                          30U

#define USBSSP__IMOD0_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMOD0_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMOD0__IMODI_MASK                                    0x0000FFFFU
#define USBSSP__IMOD0__IMODI_SHIFT                                            0U
#define USBSSP__IMOD0__IMODI_WIDTH                                           16U
#define USBSSP__IMOD0__IMODC_MASK                                    0xFFFF0000U
#define USBSSP__IMOD0__IMODC_SHIFT                                           16U
#define USBSSP__IMOD0__IMODC_WIDTH                                           16U

#define USBSSP__ERSTSZ0_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__ERSTSZ0_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__ERSTSZ0__ERSTS_MASK                                  0x0000FFFFU
#define USBSSP__ERSTSZ0__ERSTS_SHIFT                                          0U
#define USBSSP__ERSTSZ0__ERSTS_WIDTH                                         16U
#define USBSSP__ERSTSZ0__RSVDP1_MASK                                 0xFFFF0000U
#define USBSSP__ERSTSZ0__RSVDP1_SHIFT                                        16U
#define USBSSP__ERSTSZ0__RSVDP1_WIDTH                                        16U

#define USBSSP__RESERVED0_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__RESERVED0_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__RESERVED0__RSVDP1_MASK                               0xFFFFFFFFU
#define USBSSP__RESERVED0__RSVDP1_SHIFT                                       0U
#define USBSSP__RESERVED0__RSVDP1_WIDTH                                      32U

#define USBSSP__ERSTBA0_LO_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA0_LO_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA0_LO__RSVDP1_MASK                              0x0000003FU
#define USBSSP__ERSTBA0_LO__RSVDP1_SHIFT                                      0U
#define USBSSP__ERSTBA0_LO__RSVDP1_WIDTH                                      6U
#define USBSSP__ERSTBA0_LO__ERSTBADDR_LO_MASK                        0xFFFFFFC0U
#define USBSSP__ERSTBA0_LO__ERSTBADDR_LO_SHIFT                                6U
#define USBSSP__ERSTBA0_LO__ERSTBADDR_LO_WIDTH                               26U

#define USBSSP__ERSTBA0_HI_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA0_HI_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA0_HI__ERSTBADDR_HI_MASK                        0xFFFFFFFFU
#define USBSSP__ERSTBA0_HI__ERSTBADDR_HI_SHIFT                                0U
#define USBSSP__ERSTBA0_HI__ERSTBADDR_HI_WIDTH                               32U

#define USBSSP__ERDP0_LO_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP0_LO_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP0_LO_WOCLR_MASK                                  0x00000008U
#define USBSSP__ERDP0_LO__DESI_MASK                                  0x00000007U
#define USBSSP__ERDP0_LO__DESI_SHIFT                                          0U
#define USBSSP__ERDP0_LO__DESI_WIDTH                                          3U
#define USBSSP__ERDP0_LO__EHB_MASK                                   0x00000008U
#define USBSSP__ERDP0_LO__EHB_SHIFT                                           3U
#define USBSSP__ERDP0_LO__EHB_WIDTH                                           1U
#define USBSSP__ERDP0_LO__EHB_WOCLR                                           1U
#define USBSSP__ERDP0_LO__EHB_WOSET                                           0U
#define USBSSP__ERDP0_LO__ERDPTR_MASK                                0xFFFFFFF0U
#define USBSSP__ERDP0_LO__ERDPTR_SHIFT                                        4U
#define USBSSP__ERDP0_LO__ERDPTR_WIDTH                                       28U

#define USBSSP__ERDP0_HI_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP0_HI_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP0_HI__ERDPTR_HI_MASK                             0xFFFFFFFFU
#define USBSSP__ERDP0_HI__ERDPTR_HI_SHIFT                                     0U
#define USBSSP__ERDP0_HI__ERDPTR_HI_WIDTH                                    32U

#define USBSSP__IMAN1_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMAN1_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMAN1_WOCLR_MASK                                     0x00000001U
#define USBSSP__IMAN1__IP_MASK                                       0x00000001U
#define USBSSP__IMAN1__IP_SHIFT                                               0U
#define USBSSP__IMAN1__IP_WIDTH                                               1U
#define USBSSP__IMAN1__IP_WOCLR                                               1U
#define USBSSP__IMAN1__IP_WOSET                                               0U
#define USBSSP__IMAN1__IE_MASK                                       0x00000002U
#define USBSSP__IMAN1__IE_SHIFT                                               1U
#define USBSSP__IMAN1__IE_WIDTH                                               1U
#define USBSSP__IMAN1__IE_WOCLR                                               0U
#define USBSSP__IMAN1__IE_WOSET                                               0U
#define USBSSP__IMAN1__RSVDP1_MASK                                   0xFFFFFFFCU
#define USBSSP__IMAN1__RSVDP1_SHIFT                                           2U
#define USBSSP__IMAN1__RSVDP1_WIDTH                                          30U

#define USBSSP__IMOD1_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMOD1_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMOD1__IMODI_MASK                                    0x0000FFFFU
#define USBSSP__IMOD1__IMODI_SHIFT                                            0U
#define USBSSP__IMOD1__IMODI_WIDTH                                           16U
#define USBSSP__IMOD1__IMODC_MASK                                    0xFFFF0000U
#define USBSSP__IMOD1__IMODC_SHIFT                                           16U
#define USBSSP__IMOD1__IMODC_WIDTH                                           16U

#define USBSSP__ERSTSZ1_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__ERSTSZ1_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__ERSTSZ1__ERSTS_MASK                                  0x0000FFFFU
#define USBSSP__ERSTSZ1__ERSTS_SHIFT                                          0U
#define USBSSP__ERSTSZ1__ERSTS_WIDTH                                         16U
#define USBSSP__ERSTSZ1__RSVDP1_MASK                                 0xFFFF0000U
#define USBSSP__ERSTSZ1__RSVDP1_SHIFT                                        16U
#define USBSSP__ERSTSZ1__RSVDP1_WIDTH                                        16U

#define USBSSP__RESERVED1_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__RESERVED1_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__RESERVED1__RSVDP1_MASK                               0xFFFFFFFFU
#define USBSSP__RESERVED1__RSVDP1_SHIFT                                       0U
#define USBSSP__RESERVED1__RSVDP1_WIDTH                                      32U

#define USBSSP__ERSTBA1_LO_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA1_LO_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA1_LO__RSVDP1_MASK                              0x0000003FU
#define USBSSP__ERSTBA1_LO__RSVDP1_SHIFT                                      0U
#define USBSSP__ERSTBA1_LO__RSVDP1_WIDTH                                      6U
#define USBSSP__ERSTBA1_LO__ERSTBADDR_LO_MASK                        0xFFFFFFC0U
#define USBSSP__ERSTBA1_LO__ERSTBADDR_LO_SHIFT                                6U
#define USBSSP__ERSTBA1_LO__ERSTBADDR_LO_WIDTH                               26U

#define USBSSP__ERSTBA1_HI_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA1_HI_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA1_HI__ERSTBADDR_HI_MASK                        0xFFFFFFFFU
#define USBSSP__ERSTBA1_HI__ERSTBADDR_HI_SHIFT                                0U
#define USBSSP__ERSTBA1_HI__ERSTBADDR_HI_WIDTH                               32U

#define USBSSP__ERDP1_LO_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP1_LO_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP1_LO_WOCLR_MASK                                  0x00000008U
#define USBSSP__ERDP1_LO__DESI_MASK                                  0x00000007U
#define USBSSP__ERDP1_LO__DESI_SHIFT                                          0U
#define USBSSP__ERDP1_LO__DESI_WIDTH                                          3U
#define USBSSP__ERDP1_LO__EHB_MASK                                   0x00000008U
#define USBSSP__ERDP1_LO__EHB_SHIFT                                           3U
#define USBSSP__ERDP1_LO__EHB_WIDTH                                           1U
#define USBSSP__ERDP1_LO__EHB_WOCLR                                           1U
#define USBSSP__ERDP1_LO__EHB_WOSET                                           0U
#define USBSSP__ERDP1_LO__ERDPTR_MASK                                0xFFFFFFF0U
#define USBSSP__ERDP1_LO__ERDPTR_SHIFT                                        4U
#define USBSSP__ERDP1_LO__ERDPTR_WIDTH                                       28U

#define USBSSP__ERDP1_HI_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP1_HI_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP1_HI__ERDPTR_HI_MASK                             0xFFFFFFFFU
#define USBSSP__ERDP1_HI__ERDPTR_HI_SHIFT                                     0U
#define USBSSP__ERDP1_HI__ERDPTR_HI_WIDTH                                    32U

#define USBSSP__IMAN2_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMAN2_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMAN2_WOCLR_MASK                                     0x00000001U
#define USBSSP__IMAN2__IP_MASK                                       0x00000001U
#define USBSSP__IMAN2__IP_SHIFT                                               0U
#define USBSSP__IMAN2__IP_WIDTH                                               1U
#define USBSSP__IMAN2__IP_WOCLR                                               1U
#define USBSSP__IMAN2__IP_WOSET                                               0U
#define USBSSP__IMAN2__IE_MASK                                       0x00000002U
#define USBSSP__IMAN2__IE_SHIFT                                               1U
#define USBSSP__IMAN2__IE_WIDTH                                               1U
#define USBSSP__IMAN2__IE_WOCLR                                               0U
#define USBSSP__IMAN2__IE_WOSET                                               0U
#define USBSSP__IMAN2__RSVDP1_MASK                                   0xFFFFFFFCU
#define USBSSP__IMAN2__RSVDP1_SHIFT                                           2U
#define USBSSP__IMAN2__RSVDP1_WIDTH                                          30U

#define USBSSP__IMOD2_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMOD2_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMOD2__IMODI_MASK                                    0x0000FFFFU
#define USBSSP__IMOD2__IMODI_SHIFT                                            0U
#define USBSSP__IMOD2__IMODI_WIDTH                                           16U
#define USBSSP__IMOD2__IMODC_MASK                                    0xFFFF0000U
#define USBSSP__IMOD2__IMODC_SHIFT                                           16U
#define USBSSP__IMOD2__IMODC_WIDTH                                           16U

#define USBSSP__ERSTSZ2_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__ERSTSZ2_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__ERSTSZ2__ERSTS_MASK                                  0x0000FFFFU
#define USBSSP__ERSTSZ2__ERSTS_SHIFT                                          0U
#define USBSSP__ERSTSZ2__ERSTS_WIDTH                                         16U
#define USBSSP__ERSTSZ2__RSVDP1_MASK                                 0xFFFF0000U
#define USBSSP__ERSTSZ2__RSVDP1_SHIFT                                        16U
#define USBSSP__ERSTSZ2__RSVDP1_WIDTH                                        16U

#define USBSSP__RESERVED2_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__RESERVED2_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__RESERVED2__RSVDP1_MASK                               0xFFFFFFFFU
#define USBSSP__RESERVED2__RSVDP1_SHIFT                                       0U
#define USBSSP__RESERVED2__RSVDP1_WIDTH                                      32U

#define USBSSP__ERSTBA2_LO_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA2_LO_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA2_LO__RSVDP1_MASK                              0x0000003FU
#define USBSSP__ERSTBA2_LO__RSVDP1_SHIFT                                      0U
#define USBSSP__ERSTBA2_LO__RSVDP1_WIDTH                                      6U
#define USBSSP__ERSTBA2_LO__ERSTBADDR_LO_MASK                        0xFFFFFFC0U
#define USBSSP__ERSTBA2_LO__ERSTBADDR_LO_SHIFT                                6U
#define USBSSP__ERSTBA2_LO__ERSTBADDR_LO_WIDTH                               26U

#define USBSSP__ERSTBA2_HI_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA2_HI_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA2_HI__ERSTBADDR_HI_MASK                        0xFFFFFFFFU
#define USBSSP__ERSTBA2_HI__ERSTBADDR_HI_SHIFT                                0U
#define USBSSP__ERSTBA2_HI__ERSTBADDR_HI_WIDTH                               32U

#define USBSSP__ERDP2_LO_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP2_LO_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP2_LO_WOCLR_MASK                                  0x00000008U
#define USBSSP__ERDP2_LO__DESI_MASK                                  0x00000007U
#define USBSSP__ERDP2_LO__DESI_SHIFT                                          0U
#define USBSSP__ERDP2_LO__DESI_WIDTH                                          3U
#define USBSSP__ERDP2_LO__EHB_MASK                                   0x00000008U
#define USBSSP__ERDP2_LO__EHB_SHIFT                                           3U
#define USBSSP__ERDP2_LO__EHB_WIDTH                                           1U
#define USBSSP__ERDP2_LO__EHB_WOCLR                                           1U
#define USBSSP__ERDP2_LO__EHB_WOSET                                           0U
#define USBSSP__ERDP2_LO__ERDPTR_MASK                                0xFFFFFFF0U
#define USBSSP__ERDP2_LO__ERDPTR_SHIFT                                        4U
#define USBSSP__ERDP2_LO__ERDPTR_WIDTH                                       28U

#define USBSSP__ERDP2_HI_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP2_HI_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP2_HI__ERDPTR_HI_MASK                             0xFFFFFFFFU
#define USBSSP__ERDP2_HI__ERDPTR_HI_SHIFT                                     0U
#define USBSSP__ERDP2_HI__ERDPTR_HI_WIDTH                                    32U

#define USBSSP__IMAN3_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMAN3_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMAN3_WOCLR_MASK                                     0x00000001U
#define USBSSP__IMAN3__IP_MASK                                       0x00000001U
#define USBSSP__IMAN3__IP_SHIFT                                               0U
#define USBSSP__IMAN3__IP_WIDTH                                               1U
#define USBSSP__IMAN3__IP_WOCLR                                               1U
#define USBSSP__IMAN3__IP_WOSET                                               0U
#define USBSSP__IMAN3__IE_MASK                                       0x00000002U
#define USBSSP__IMAN3__IE_SHIFT                                               1U
#define USBSSP__IMAN3__IE_WIDTH                                               1U
#define USBSSP__IMAN3__IE_WOCLR                                               0U
#define USBSSP__IMAN3__IE_WOSET                                               0U
#define USBSSP__IMAN3__RSVDP1_MASK                                   0xFFFFFFFCU
#define USBSSP__IMAN3__RSVDP1_SHIFT                                           2U
#define USBSSP__IMAN3__RSVDP1_WIDTH                                          30U

#define USBSSP__IMOD3_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMOD3_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMOD3__IMODI_MASK                                    0x0000FFFFU
#define USBSSP__IMOD3__IMODI_SHIFT                                            0U
#define USBSSP__IMOD3__IMODI_WIDTH                                           16U
#define USBSSP__IMOD3__IMODC_MASK                                    0xFFFF0000U
#define USBSSP__IMOD3__IMODC_SHIFT                                           16U
#define USBSSP__IMOD3__IMODC_WIDTH                                           16U

#define USBSSP__ERSTSZ3_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__ERSTSZ3_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__ERSTSZ3__ERSTS_MASK                                  0x0000FFFFU
#define USBSSP__ERSTSZ3__ERSTS_SHIFT                                          0U
#define USBSSP__ERSTSZ3__ERSTS_WIDTH                                         16U
#define USBSSP__ERSTSZ3__RSVDP1_MASK                                 0xFFFF0000U
#define USBSSP__ERSTSZ3__RSVDP1_SHIFT                                        16U
#define USBSSP__ERSTSZ3__RSVDP1_WIDTH                                        16U

#define USBSSP__RESERVED3_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__RESERVED3_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__RESERVED3__RSVDP1_MASK                               0xFFFFFFFFU
#define USBSSP__RESERVED3__RSVDP1_SHIFT                                       0U
#define USBSSP__RESERVED3__RSVDP1_WIDTH                                      32U

#define USBSSP__ERSTBA3_LO_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA3_LO_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA3_LO__RSVDP1_MASK                              0x0000003FU
#define USBSSP__ERSTBA3_LO__RSVDP1_SHIFT                                      0U
#define USBSSP__ERSTBA3_LO__RSVDP1_WIDTH                                      6U
#define USBSSP__ERSTBA3_LO__ERSTBADDR_LO_MASK                        0xFFFFFFC0U
#define USBSSP__ERSTBA3_LO__ERSTBADDR_LO_SHIFT                                6U
#define USBSSP__ERSTBA3_LO__ERSTBADDR_LO_WIDTH                               26U

#define USBSSP__ERSTBA3_HI_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA3_HI_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA3_HI__ERSTBADDR_HI_MASK                        0xFFFFFFFFU
#define USBSSP__ERSTBA3_HI__ERSTBADDR_HI_SHIFT                                0U
#define USBSSP__ERSTBA3_HI__ERSTBADDR_HI_WIDTH                               32U

#define USBSSP__ERDP3_LO_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP3_LO_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP3_LO_WOCLR_MASK                                  0x00000008U
#define USBSSP__ERDP3_LO__DESI_MASK                                  0x00000007U
#define USBSSP__ERDP3_LO__DESI_SHIFT                                          0U
#define USBSSP__ERDP3_LO__DESI_WIDTH                                          3U
#define USBSSP__ERDP3_LO__EHB_MASK                                   0x00000008U
#define USBSSP__ERDP3_LO__EHB_SHIFT                                           3U
#define USBSSP__ERDP3_LO__EHB_WIDTH                                           1U
#define USBSSP__ERDP3_LO__EHB_WOCLR                                           1U
#define USBSSP__ERDP3_LO__EHB_WOSET                                           0U
#define USBSSP__ERDP3_LO__ERDPTR_MASK                                0xFFFFFFF0U
#define USBSSP__ERDP3_LO__ERDPTR_SHIFT                                        4U
#define USBSSP__ERDP3_LO__ERDPTR_WIDTH                                       28U

#define USBSSP__ERDP3_HI_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP3_HI_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP3_HI__ERDPTR_HI_MASK                             0xFFFFFFFFU
#define USBSSP__ERDP3_HI__ERDPTR_HI_SHIFT                                     0U
#define USBSSP__ERDP3_HI__ERDPTR_HI_WIDTH                                    32U

#define USBSSP__IMAN4_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMAN4_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMAN4_WOCLR_MASK                                     0x00000001U
#define USBSSP__IMAN4__IP_MASK                                       0x00000001U
#define USBSSP__IMAN4__IP_SHIFT                                               0U
#define USBSSP__IMAN4__IP_WIDTH                                               1U
#define USBSSP__IMAN4__IP_WOCLR                                               1U
#define USBSSP__IMAN4__IP_WOSET                                               0U
#define USBSSP__IMAN4__IE_MASK                                       0x00000002U
#define USBSSP__IMAN4__IE_SHIFT                                               1U
#define USBSSP__IMAN4__IE_WIDTH                                               1U
#define USBSSP__IMAN4__IE_WOCLR                                               0U
#define USBSSP__IMAN4__IE_WOSET                                               0U
#define USBSSP__IMAN4__RSVDP1_MASK                                   0xFFFFFFFCU
#define USBSSP__IMAN4__RSVDP1_SHIFT                                           2U
#define USBSSP__IMAN4__RSVDP1_WIDTH                                          30U

#define USBSSP__IMOD4_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMOD4_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMOD4__IMODI_MASK                                    0x0000FFFFU
#define USBSSP__IMOD4__IMODI_SHIFT                                            0U
#define USBSSP__IMOD4__IMODI_WIDTH                                           16U
#define USBSSP__IMOD4__IMODC_MASK                                    0xFFFF0000U
#define USBSSP__IMOD4__IMODC_SHIFT                                           16U
#define USBSSP__IMOD4__IMODC_WIDTH                                           16U

#define USBSSP__ERSTSZ4_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__ERSTSZ4_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__ERSTSZ4__ERSTS_MASK                                  0x0000FFFFU
#define USBSSP__ERSTSZ4__ERSTS_SHIFT                                          0U
#define USBSSP__ERSTSZ4__ERSTS_WIDTH                                         16U
#define USBSSP__ERSTSZ4__RSVDP1_MASK                                 0xFFFF0000U
#define USBSSP__ERSTSZ4__RSVDP1_SHIFT                                        16U
#define USBSSP__ERSTSZ4__RSVDP1_WIDTH                                        16U

#define USBSSP__RESERVED4_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__RESERVED4_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__RESERVED4__RSVDP1_MASK                               0xFFFFFFFFU
#define USBSSP__RESERVED4__RSVDP1_SHIFT                                       0U
#define USBSSP__RESERVED4__RSVDP1_WIDTH                                      32U

#define USBSSP__ERSTBA4_LO_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA4_LO_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA4_LO__RSVDP1_MASK                              0x0000003FU
#define USBSSP__ERSTBA4_LO__RSVDP1_SHIFT                                      0U
#define USBSSP__ERSTBA4_LO__RSVDP1_WIDTH                                      6U
#define USBSSP__ERSTBA4_LO__ERSTBADDR_LO_MASK                        0xFFFFFFC0U
#define USBSSP__ERSTBA4_LO__ERSTBADDR_LO_SHIFT                                6U
#define USBSSP__ERSTBA4_LO__ERSTBADDR_LO_WIDTH                               26U

#define USBSSP__ERSTBA4_HI_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA4_HI_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA4_HI__ERSTBADDR_HI_MASK                        0xFFFFFFFFU
#define USBSSP__ERSTBA4_HI__ERSTBADDR_HI_SHIFT                                0U
#define USBSSP__ERSTBA4_HI__ERSTBADDR_HI_WIDTH                               32U

#define USBSSP__ERDP4_LO_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP4_LO_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP4_LO_WOCLR_MASK                                  0x00000008U
#define USBSSP__ERDP4_LO__DESI_MASK                                  0x00000007U
#define USBSSP__ERDP4_LO__DESI_SHIFT                                          0U
#define USBSSP__ERDP4_LO__DESI_WIDTH                                          3U
#define USBSSP__ERDP4_LO__EHB_MASK                                   0x00000008U
#define USBSSP__ERDP4_LO__EHB_SHIFT                                           3U
#define USBSSP__ERDP4_LO__EHB_WIDTH                                           1U
#define USBSSP__ERDP4_LO__EHB_WOCLR                                           1U
#define USBSSP__ERDP4_LO__EHB_WOSET                                           0U
#define USBSSP__ERDP4_LO__ERDPTR_MASK                                0xFFFFFFF0U
#define USBSSP__ERDP4_LO__ERDPTR_SHIFT                                        4U
#define USBSSP__ERDP4_LO__ERDPTR_WIDTH                                       28U

#define USBSSP__ERDP4_HI_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP4_HI_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP4_HI__ERDPTR_HI_MASK                             0xFFFFFFFFU
#define USBSSP__ERDP4_HI__ERDPTR_HI_SHIFT                                     0U
#define USBSSP__ERDP4_HI__ERDPTR_HI_WIDTH                                    32U

#define USBSSP__IMAN5_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMAN5_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMAN5_WOCLR_MASK                                     0x00000001U
#define USBSSP__IMAN5__IP_MASK                                       0x00000001U
#define USBSSP__IMAN5__IP_SHIFT                                               0U
#define USBSSP__IMAN5__IP_WIDTH                                               1U
#define USBSSP__IMAN5__IP_WOCLR                                               1U
#define USBSSP__IMAN5__IP_WOSET                                               0U
#define USBSSP__IMAN5__IE_MASK                                       0x00000002U
#define USBSSP__IMAN5__IE_SHIFT                                               1U
#define USBSSP__IMAN5__IE_WIDTH                                               1U
#define USBSSP__IMAN5__IE_WOCLR                                               0U
#define USBSSP__IMAN5__IE_WOSET                                               0U
#define USBSSP__IMAN5__RSVDP1_MASK                                   0xFFFFFFFCU
#define USBSSP__IMAN5__RSVDP1_SHIFT                                           2U
#define USBSSP__IMAN5__RSVDP1_WIDTH                                          30U

#define USBSSP__IMOD5_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMOD5_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMOD5__IMODI_MASK                                    0x0000FFFFU
#define USBSSP__IMOD5__IMODI_SHIFT                                            0U
#define USBSSP__IMOD5__IMODI_WIDTH                                           16U
#define USBSSP__IMOD5__IMODC_MASK                                    0xFFFF0000U
#define USBSSP__IMOD5__IMODC_SHIFT                                           16U
#define USBSSP__IMOD5__IMODC_WIDTH                                           16U

#define USBSSP__ERSTSZ5_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__ERSTSZ5_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__ERSTSZ5__ERSTS_MASK                                  0x0000FFFFU
#define USBSSP__ERSTSZ5__ERSTS_SHIFT                                          0U
#define USBSSP__ERSTSZ5__ERSTS_WIDTH                                         16U
#define USBSSP__ERSTSZ5__RSVDP1_MASK                                 0xFFFF0000U
#define USBSSP__ERSTSZ5__RSVDP1_SHIFT                                        16U
#define USBSSP__ERSTSZ5__RSVDP1_WIDTH                                        16U

#define USBSSP__RESERVED5_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__RESERVED5_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__RESERVED5__RSVDP1_MASK                               0xFFFFFFFFU
#define USBSSP__RESERVED5__RSVDP1_SHIFT                                       0U
#define USBSSP__RESERVED5__RSVDP1_WIDTH                                      32U

#define USBSSP__ERSTBA5_LO_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA5_LO_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA5_LO__RSVDP1_MASK                              0x0000003FU
#define USBSSP__ERSTBA5_LO__RSVDP1_SHIFT                                      0U
#define USBSSP__ERSTBA5_LO__RSVDP1_WIDTH                                      6U
#define USBSSP__ERSTBA5_LO__ERSTBADDR_LO_MASK                        0xFFFFFFC0U
#define USBSSP__ERSTBA5_LO__ERSTBADDR_LO_SHIFT                                6U
#define USBSSP__ERSTBA5_LO__ERSTBADDR_LO_WIDTH                               26U

#define USBSSP__ERSTBA5_HI_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA5_HI_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA5_HI__ERSTBADDR_HI_MASK                        0xFFFFFFFFU
#define USBSSP__ERSTBA5_HI__ERSTBADDR_HI_SHIFT                                0U
#define USBSSP__ERSTBA5_HI__ERSTBADDR_HI_WIDTH                               32U

#define USBSSP__ERDP5_LO_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP5_LO_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP5_LO_WOCLR_MASK                                  0x00000008U
#define USBSSP__ERDP5_LO__DESI_MASK                                  0x00000007U
#define USBSSP__ERDP5_LO__DESI_SHIFT                                          0U
#define USBSSP__ERDP5_LO__DESI_WIDTH                                          3U
#define USBSSP__ERDP5_LO__EHB_MASK                                   0x00000008U
#define USBSSP__ERDP5_LO__EHB_SHIFT                                           3U
#define USBSSP__ERDP5_LO__EHB_WIDTH                                           1U
#define USBSSP__ERDP5_LO__EHB_WOCLR                                           1U
#define USBSSP__ERDP5_LO__EHB_WOSET                                           0U
#define USBSSP__ERDP5_LO__ERDPTR_MASK                                0xFFFFFFF0U
#define USBSSP__ERDP5_LO__ERDPTR_SHIFT                                        4U
#define USBSSP__ERDP5_LO__ERDPTR_WIDTH                                       28U

#define USBSSP__ERDP5_HI_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP5_HI_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP5_HI__ERDPTR_HI_MASK                             0xFFFFFFFFU
#define USBSSP__ERDP5_HI__ERDPTR_HI_SHIFT                                     0U
#define USBSSP__ERDP5_HI__ERDPTR_HI_WIDTH                                    32U

#define USBSSP__IMAN6_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMAN6_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMAN6_WOCLR_MASK                                     0x00000001U
#define USBSSP__IMAN6__IP_MASK                                       0x00000001U
#define USBSSP__IMAN6__IP_SHIFT                                               0U
#define USBSSP__IMAN6__IP_WIDTH                                               1U
#define USBSSP__IMAN6__IP_WOCLR                                               1U
#define USBSSP__IMAN6__IP_WOSET                                               0U
#define USBSSP__IMAN6__IE_MASK                                       0x00000002U
#define USBSSP__IMAN6__IE_SHIFT                                               1U
#define USBSSP__IMAN6__IE_WIDTH                                               1U
#define USBSSP__IMAN6__IE_WOCLR                                               0U
#define USBSSP__IMAN6__IE_WOSET                                               0U
#define USBSSP__IMAN6__RSVDP1_MASK                                   0xFFFFFFFCU
#define USBSSP__IMAN6__RSVDP1_SHIFT                                           2U
#define USBSSP__IMAN6__RSVDP1_WIDTH                                          30U

#define USBSSP__IMOD6_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMOD6_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMOD6__IMODI_MASK                                    0x0000FFFFU
#define USBSSP__IMOD6__IMODI_SHIFT                                            0U
#define USBSSP__IMOD6__IMODI_WIDTH                                           16U
#define USBSSP__IMOD6__IMODC_MASK                                    0xFFFF0000U
#define USBSSP__IMOD6__IMODC_SHIFT                                           16U
#define USBSSP__IMOD6__IMODC_WIDTH                                           16U

#define USBSSP__ERSTSZ6_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__ERSTSZ6_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__ERSTSZ6__ERSTS_MASK                                  0x0000FFFFU
#define USBSSP__ERSTSZ6__ERSTS_SHIFT                                          0U
#define USBSSP__ERSTSZ6__ERSTS_WIDTH                                         16U
#define USBSSP__ERSTSZ6__RSVDP1_MASK                                 0xFFFF0000U
#define USBSSP__ERSTSZ6__RSVDP1_SHIFT                                        16U
#define USBSSP__ERSTSZ6__RSVDP1_WIDTH                                        16U

#define USBSSP__RESERVED6_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__RESERVED6_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__RESERVED6__RSVDP1_MASK                               0xFFFFFFFFU
#define USBSSP__RESERVED6__RSVDP1_SHIFT                                       0U
#define USBSSP__RESERVED6__RSVDP1_WIDTH                                      32U

#define USBSSP__ERSTBA6_LO_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA6_LO_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA6_LO__RSVDP1_MASK                              0x0000003FU
#define USBSSP__ERSTBA6_LO__RSVDP1_SHIFT                                      0U
#define USBSSP__ERSTBA6_LO__RSVDP1_WIDTH                                      6U
#define USBSSP__ERSTBA6_LO__ERSTBADDR_LO_MASK                        0xFFFFFFC0U
#define USBSSP__ERSTBA6_LO__ERSTBADDR_LO_SHIFT                                6U
#define USBSSP__ERSTBA6_LO__ERSTBADDR_LO_WIDTH                               26U

#define USBSSP__ERSTBA6_HI_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA6_HI_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA6_HI__ERSTBADDR_HI_MASK                        0xFFFFFFFFU
#define USBSSP__ERSTBA6_HI__ERSTBADDR_HI_SHIFT                                0U
#define USBSSP__ERSTBA6_HI__ERSTBADDR_HI_WIDTH                               32U

#define USBSSP__ERDP6_LO_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP6_LO_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP6_LO_WOCLR_MASK                                  0x00000008U
#define USBSSP__ERDP6_LO__DESI_MASK                                  0x00000007U
#define USBSSP__ERDP6_LO__DESI_SHIFT                                          0U
#define USBSSP__ERDP6_LO__DESI_WIDTH                                          3U
#define USBSSP__ERDP6_LO__EHB_MASK                                   0x00000008U
#define USBSSP__ERDP6_LO__EHB_SHIFT                                           3U
#define USBSSP__ERDP6_LO__EHB_WIDTH                                           1U
#define USBSSP__ERDP6_LO__EHB_WOCLR                                           1U
#define USBSSP__ERDP6_LO__EHB_WOSET                                           0U
#define USBSSP__ERDP6_LO__ERDPTR_MASK                                0xFFFFFFF0U
#define USBSSP__ERDP6_LO__ERDPTR_SHIFT                                        4U
#define USBSSP__ERDP6_LO__ERDPTR_WIDTH                                       28U

#define USBSSP__ERDP6_HI_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP6_HI_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP6_HI__ERDPTR_HI_MASK                             0xFFFFFFFFU
#define USBSSP__ERDP6_HI__ERDPTR_HI_SHIFT                                     0U
#define USBSSP__ERDP6_HI__ERDPTR_HI_WIDTH                                    32U

#define USBSSP__IMAN7_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMAN7_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMAN7_WOCLR_MASK                                     0x00000001U
#define USBSSP__IMAN7__IP_MASK                                       0x00000001U
#define USBSSP__IMAN7__IP_SHIFT                                               0U
#define USBSSP__IMAN7__IP_WIDTH                                               1U
#define USBSSP__IMAN7__IP_WOCLR                                               1U
#define USBSSP__IMAN7__IP_WOSET                                               0U
#define USBSSP__IMAN7__IE_MASK                                       0x00000002U
#define USBSSP__IMAN7__IE_SHIFT                                               1U
#define USBSSP__IMAN7__IE_WIDTH                                               1U
#define USBSSP__IMAN7__IE_WOCLR                                               0U
#define USBSSP__IMAN7__IE_WOSET                                               0U
#define USBSSP__IMAN7__RSVDP1_MASK                                   0xFFFFFFFCU
#define USBSSP__IMAN7__RSVDP1_SHIFT                                           2U
#define USBSSP__IMAN7__RSVDP1_WIDTH                                          30U

#define USBSSP__IMOD7_READ_MASK                                      0xFFFFFFFFU
#define USBSSP__IMOD7_WRITE_MASK                                     0xFFFFFFFFU
#define USBSSP__IMOD7__IMODI_MASK                                    0x0000FFFFU
#define USBSSP__IMOD7__IMODI_SHIFT                                            0U
#define USBSSP__IMOD7__IMODI_WIDTH                                           16U
#define USBSSP__IMOD7__IMODC_MASK                                    0xFFFF0000U
#define USBSSP__IMOD7__IMODC_SHIFT                                           16U
#define USBSSP__IMOD7__IMODC_WIDTH                                           16U

#define USBSSP__ERSTSZ7_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__ERSTSZ7_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__ERSTSZ7__ERSTS_MASK                                  0x0000FFFFU
#define USBSSP__ERSTSZ7__ERSTS_SHIFT                                          0U
#define USBSSP__ERSTSZ7__ERSTS_WIDTH                                         16U
#define USBSSP__ERSTSZ7__RSVDP1_MASK                                 0xFFFF0000U
#define USBSSP__ERSTSZ7__RSVDP1_SHIFT                                        16U
#define USBSSP__ERSTSZ7__RSVDP1_WIDTH                                        16U

#define USBSSP__RESERVED7_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__RESERVED7_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__RESERVED7__RSVDP1_MASK                               0xFFFFFFFFU
#define USBSSP__RESERVED7__RSVDP1_SHIFT                                       0U
#define USBSSP__RESERVED7__RSVDP1_WIDTH                                      32U

#define USBSSP__ERSTBA7_LO_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA7_LO_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA7_LO__RSVDP1_MASK                              0x0000003FU
#define USBSSP__ERSTBA7_LO__RSVDP1_SHIFT                                      0U
#define USBSSP__ERSTBA7_LO__RSVDP1_WIDTH                                      6U
#define USBSSP__ERSTBA7_LO__ERSTBADDR_LO_MASK                        0xFFFFFFC0U
#define USBSSP__ERSTBA7_LO__ERSTBADDR_LO_SHIFT                                6U
#define USBSSP__ERSTBA7_LO__ERSTBADDR_LO_WIDTH                               26U

#define USBSSP__ERSTBA7_HI_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__ERSTBA7_HI_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__ERSTBA7_HI__ERSTBADDR_HI_MASK                        0xFFFFFFFFU
#define USBSSP__ERSTBA7_HI__ERSTBADDR_HI_SHIFT                                0U
#define USBSSP__ERSTBA7_HI__ERSTBADDR_HI_WIDTH                               32U

#define USBSSP__ERDP7_LO_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP7_LO_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP7_LO_WOCLR_MASK                                  0x00000008U
#define USBSSP__ERDP7_LO__DESI_MASK                                  0x00000007U
#define USBSSP__ERDP7_LO__DESI_SHIFT                                          0U
#define USBSSP__ERDP7_LO__DESI_WIDTH                                          3U
#define USBSSP__ERDP7_LO__EHB_MASK                                   0x00000008U
#define USBSSP__ERDP7_LO__EHB_SHIFT                                           3U
#define USBSSP__ERDP7_LO__EHB_WIDTH                                           1U
#define USBSSP__ERDP7_LO__EHB_WOCLR                                           1U
#define USBSSP__ERDP7_LO__EHB_WOSET                                           0U
#define USBSSP__ERDP7_LO__ERDPTR_MASK                                0xFFFFFFF0U
#define USBSSP__ERDP7_LO__ERDPTR_SHIFT                                        4U
#define USBSSP__ERDP7_LO__ERDPTR_WIDTH                                       28U

#define USBSSP__ERDP7_HI_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__ERDP7_HI_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__ERDP7_HI__ERDPTR_HI_MASK                             0xFFFFFFFFU
#define USBSSP__ERDP7_HI__ERDPTR_HI_SHIFT                                     0U
#define USBSSP__ERDP7_HI__ERDPTR_HI_WIDTH                                    32U

#define USBSSP__DB0_READ_MASK                                        0xFFFFFFFFU
#define USBSSP__DB0_WRITE_MASK                                       0xFFFFFFFFU
#define USBSSP__DB0__DB_TARGET_MASK                                  0x000000FFU
#define USBSSP__DB0__DB_TARGET_SHIFT                                          0U
#define USBSSP__DB0__DB_TARGET_WIDTH                                          8U
#define USBSSP__DB0__RSVDZ1_MASK                                     0x0000FF00U
#define USBSSP__DB0__RSVDZ1_SHIFT                                             8U
#define USBSSP__DB0__RSVDZ1_WIDTH                                             8U
#define USBSSP__DB0__DB_STREAM_ID_MASK                               0xFFFF0000U
#define USBSSP__DB0__DB_STREAM_ID_SHIFT                                      16U
#define USBSSP__DB0__DB_STREAM_ID_WIDTH                                      16U

#define USBSSP__DB1_READ_MASK                                        0xFFFFFFFFU
#define USBSSP__DB1_WRITE_MASK                                       0xFFFFFFFFU
#define USBSSP__DB1__DB_TARGET_MASK                                  0x000000FFU
#define USBSSP__DB1__DB_TARGET_SHIFT                                          0U
#define USBSSP__DB1__DB_TARGET_WIDTH                                          8U
#define USBSSP__DB1__RSVDZ1_MASK                                     0x0000FF00U
#define USBSSP__DB1__RSVDZ1_SHIFT                                             8U
#define USBSSP__DB1__RSVDZ1_WIDTH                                             8U
#define USBSSP__DB1__DB_STREAM_ID_MASK                               0xFFFF0000U
#define USBSSP__DB1__DB_STREAM_ID_SHIFT                                      16U
#define USBSSP__DB1__DB_STREAM_ID_WIDTH                                      16U

#define USBSSP__DB2_READ_MASK                                        0xFFFFFFFFU
#define USBSSP__DB2_WRITE_MASK                                       0xFFFFFFFFU
#define USBSSP__DB2__DB_TARGET_MASK                                  0x000000FFU
#define USBSSP__DB2__DB_TARGET_SHIFT                                          0U
#define USBSSP__DB2__DB_TARGET_WIDTH                                          8U
#define USBSSP__DB2__RSVDZ1_MASK                                     0x0000FF00U
#define USBSSP__DB2__RSVDZ1_SHIFT                                             8U
#define USBSSP__DB2__RSVDZ1_WIDTH                                             8U
#define USBSSP__DB2__DB_STREAM_ID_MASK                               0xFFFF0000U
#define USBSSP__DB2__DB_STREAM_ID_SHIFT                                      16U
#define USBSSP__DB2__DB_STREAM_ID_WIDTH                                      16U

#define USBSSP__DB3_READ_MASK                                        0xFFFFFFFFU
#define USBSSP__DB3_WRITE_MASK                                       0xFFFFFFFFU
#define USBSSP__DB3__DB_TARGET_MASK                                  0x000000FFU
#define USBSSP__DB3__DB_TARGET_SHIFT                                          0U
#define USBSSP__DB3__DB_TARGET_WIDTH                                          8U
#define USBSSP__DB3__RSVDZ1_MASK                                     0x0000FF00U
#define USBSSP__DB3__RSVDZ1_SHIFT                                             8U
#define USBSSP__DB3__RSVDZ1_WIDTH                                             8U
#define USBSSP__DB3__DB_STREAM_ID_MASK                               0xFFFF0000U
#define USBSSP__DB3__DB_STREAM_ID_SHIFT                                      16U
#define USBSSP__DB3__DB_STREAM_ID_WIDTH                                      16U

#define USBSSP__DB4_READ_MASK                                        0xFFFFFFFFU
#define USBSSP__DB4_WRITE_MASK                                       0xFFFFFFFFU
#define USBSSP__DB4__DB_TARGET_MASK                                  0x000000FFU
#define USBSSP__DB4__DB_TARGET_SHIFT                                          0U
#define USBSSP__DB4__DB_TARGET_WIDTH                                          8U
#define USBSSP__DB4__RSVDZ1_MASK                                     0x0000FF00U
#define USBSSP__DB4__RSVDZ1_SHIFT                                             8U
#define USBSSP__DB4__RSVDZ1_WIDTH                                             8U
#define USBSSP__DB4__DB_STREAM_ID_MASK                               0xFFFF0000U
#define USBSSP__DB4__DB_STREAM_ID_SHIFT                                      16U
#define USBSSP__DB4__DB_STREAM_ID_WIDTH                                      16U

#define USBSSP__DB5_READ_MASK                                        0xFFFFFFFFU
#define USBSSP__DB5_WRITE_MASK                                       0xFFFFFFFFU
#define USBSSP__DB5__DB_TARGET_MASK                                  0x000000FFU
#define USBSSP__DB5__DB_TARGET_SHIFT                                          0U
#define USBSSP__DB5__DB_TARGET_WIDTH                                          8U
#define USBSSP__DB5__RSVDZ1_MASK                                     0x0000FF00U
#define USBSSP__DB5__RSVDZ1_SHIFT                                             8U
#define USBSSP__DB5__RSVDZ1_WIDTH                                             8U
#define USBSSP__DB5__DB_STREAM_ID_MASK                               0xFFFF0000U
#define USBSSP__DB5__DB_STREAM_ID_SHIFT                                      16U
#define USBSSP__DB5__DB_STREAM_ID_WIDTH                                      16U

#define USBSSP__DB6_READ_MASK                                        0xFFFFFFFFU
#define USBSSP__DB6_WRITE_MASK                                       0xFFFFFFFFU
#define USBSSP__DB6__DB_TARGET_MASK                                  0x000000FFU
#define USBSSP__DB6__DB_TARGET_SHIFT                                          0U
#define USBSSP__DB6__DB_TARGET_WIDTH                                          8U
#define USBSSP__DB6__RSVDZ1_MASK                                     0x0000FF00U
#define USBSSP__DB6__RSVDZ1_SHIFT                                             8U
#define USBSSP__DB6__RSVDZ1_WIDTH                                             8U
#define USBSSP__DB6__DB_STREAM_ID_MASK                               0xFFFF0000U
#define USBSSP__DB6__DB_STREAM_ID_SHIFT                                      16U
#define USBSSP__DB6__DB_STREAM_ID_WIDTH                                      16U

#define USBSSP__DB7_READ_MASK                                        0xFFFFFFFFU
#define USBSSP__DB7_WRITE_MASK                                       0xFFFFFFFFU
#define USBSSP__DB7__DB_TARGET_MASK                                  0x000000FFU
#define USBSSP__DB7__DB_TARGET_SHIFT                                          0U
#define USBSSP__DB7__DB_TARGET_WIDTH                                          8U
#define USBSSP__DB7__RSVDZ1_MASK                                     0x0000FF00U
#define USBSSP__DB7__RSVDZ1_SHIFT                                             8U
#define USBSSP__DB7__RSVDZ1_WIDTH                                             8U
#define USBSSP__DB7__DB_STREAM_ID_MASK                               0xFFFF0000U
#define USBSSP__DB7__DB_STREAM_ID_SHIFT                                      16U
#define USBSSP__DB7__DB_STREAM_ID_WIDTH                                      16U

#define USBSSP__DB8_READ_MASK                                        0xFFFFFFFFU
#define USBSSP__DB8_WRITE_MASK                                       0xFFFFFFFFU
#define USBSSP__DB8__DB_TARGET_MASK                                  0x000000FFU
#define USBSSP__DB8__DB_TARGET_SHIFT                                          0U
#define USBSSP__DB8__DB_TARGET_WIDTH                                          8U
#define USBSSP__DB8__RSVDZ1_MASK                                     0x0000FF00U
#define USBSSP__DB8__RSVDZ1_SHIFT                                             8U
#define USBSSP__DB8__RSVDZ1_WIDTH                                             8U
#define USBSSP__DB8__DB_STREAM_ID_MASK                               0xFFFF0000U
#define USBSSP__DB8__DB_STREAM_ID_SHIFT                                      16U
#define USBSSP__DB8__DB_STREAM_ID_WIDTH                                      16U

#define USBSSP__DB9_READ_MASK                                        0xFFFFFFFFU
#define USBSSP__DB9_WRITE_MASK                                       0xFFFFFFFFU
#define USBSSP__DB9__DB_TARGET_MASK                                  0x000000FFU
#define USBSSP__DB9__DB_TARGET_SHIFT                                          0U
#define USBSSP__DB9__DB_TARGET_WIDTH                                          8U
#define USBSSP__DB9__RSVDZ1_MASK                                     0x0000FF00U
#define USBSSP__DB9__RSVDZ1_SHIFT                                             8U
#define USBSSP__DB9__RSVDZ1_WIDTH                                             8U
#define USBSSP__DB9__DB_STREAM_ID_MASK                               0xFFFF0000U
#define USBSSP__DB9__DB_STREAM_ID_SHIFT                                      16U
#define USBSSP__DB9__DB_STREAM_ID_WIDTH                                      16U

#define USBSSP__DB10_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB10_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB10__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB10__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB10__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB10__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB10__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB10__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB10__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB10__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB10__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB11_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB11_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB11__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB11__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB11__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB11__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB11__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB11__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB11__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB11__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB11__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB12_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB12_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB12__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB12__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB12__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB12__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB12__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB12__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB12__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB12__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB12__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB13_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB13_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB13__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB13__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB13__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB13__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB13__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB13__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB13__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB13__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB13__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB14_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB14_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB14__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB14__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB14__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB14__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB14__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB14__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB14__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB14__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB14__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB15_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB15_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB15__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB15__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB15__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB15__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB15__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB15__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB15__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB15__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB15__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB16_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB16_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB16__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB16__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB16__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB16__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB16__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB16__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB16__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB16__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB16__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB17_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB17_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB17__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB17__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB17__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB17__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB17__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB17__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB17__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB17__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB17__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB18_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB18_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB18__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB18__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB18__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB18__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB18__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB18__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB18__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB18__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB18__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB19_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB19_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB19__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB19__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB19__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB19__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB19__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB19__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB19__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB19__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB19__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB20_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB20_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB20__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB20__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB20__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB20__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB20__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB20__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB20__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB20__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB20__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB21_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB21_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB21__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB21__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB21__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB21__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB21__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB21__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB21__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB21__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB21__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB22_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB22_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB22__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB22__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB22__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB22__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB22__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB22__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB22__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB22__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB22__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB23_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB23_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB23__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB23__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB23__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB23__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB23__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB23__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB23__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB23__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB23__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB24_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB24_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB24__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB24__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB24__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB24__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB24__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB24__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB24__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB24__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB24__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB25_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB25_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB25__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB25__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB25__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB25__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB25__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB25__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB25__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB25__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB25__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB26_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB26_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB26__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB26__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB26__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB26__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB26__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB26__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB26__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB26__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB26__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB27_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB27_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB27__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB27__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB27__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB27__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB27__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB27__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB27__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB27__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB27__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB28_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB28_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB28__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB28__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB28__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB28__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB28__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB28__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB28__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB28__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB28__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB29_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB29_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB29__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB29__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB29__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB29__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB29__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB29__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB29__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB29__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB29__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB30_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB30_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB30__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB30__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB30__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB30__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB30__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB30__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB30__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB30__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB30__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB31_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB31_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB31__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB31__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB31__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB31__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB31__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB31__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB31__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB31__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB31__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB32_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB32_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB32__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB32__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB32__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB32__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB32__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB32__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB32__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB32__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB32__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB33_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB33_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB33__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB33__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB33__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB33__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB33__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB33__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB33__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB33__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB33__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB34_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB34_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB34__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB34__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB34__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB34__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB34__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB34__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB34__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB34__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB34__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB35_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB35_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB35__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB35__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB35__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB35__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB35__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB35__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB35__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB35__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB35__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB36_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB36_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB36__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB36__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB36__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB36__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB36__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB36__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB36__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB36__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB36__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB37_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB37_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB37__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB37__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB37__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB37__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB37__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB37__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB37__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB37__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB37__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB38_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB38_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB38__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB38__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB38__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB38__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB38__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB38__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB38__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB38__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB38__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB39_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB39_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB39__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB39__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB39__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB39__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB39__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB39__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB39__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB39__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB39__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB40_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB40_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB40__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB40__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB40__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB40__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB40__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB40__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB40__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB40__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB40__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB41_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB41_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB41__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB41__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB41__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB41__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB41__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB41__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB41__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB41__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB41__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB42_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB42_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB42__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB42__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB42__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB42__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB42__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB42__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB42__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB42__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB42__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB43_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB43_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB43__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB43__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB43__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB43__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB43__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB43__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB43__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB43__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB43__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB44_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB44_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB44__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB44__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB44__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB44__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB44__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB44__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB44__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB44__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB44__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB45_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB45_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB45__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB45__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB45__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB45__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB45__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB45__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB45__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB45__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB45__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB46_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB46_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB46__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB46__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB46__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB46__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB46__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB46__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB46__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB46__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB46__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB47_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB47_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB47__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB47__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB47__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB47__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB47__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB47__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB47__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB47__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB47__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB48_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB48_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB48__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB48__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB48__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB48__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB48__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB48__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB48__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB48__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB48__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB49_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB49_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB49__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB49__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB49__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB49__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB49__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB49__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB49__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB49__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB49__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB50_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB50_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB50__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB50__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB50__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB50__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB50__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB50__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB50__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB50__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB50__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB51_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB51_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB51__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB51__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB51__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB51__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB51__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB51__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB51__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB51__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB51__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB52_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB52_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB52__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB52__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB52__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB52__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB52__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB52__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB52__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB52__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB52__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB53_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB53_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB53__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB53__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB53__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB53__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB53__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB53__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB53__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB53__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB53__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB54_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB54_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB54__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB54__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB54__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB54__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB54__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB54__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB54__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB54__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB54__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB55_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB55_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB55__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB55__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB55__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB55__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB55__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB55__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB55__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB55__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB55__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB56_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB56_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB56__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB56__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB56__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB56__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB56__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB56__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB56__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB56__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB56__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB57_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB57_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB57__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB57__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB57__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB57__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB57__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB57__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB57__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB57__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB57__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB58_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB58_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB58__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB58__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB58__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB58__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB58__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB58__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB58__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB58__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB58__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB59_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB59_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB59__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB59__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB59__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB59__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB59__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB59__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB59__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB59__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB59__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB60_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB60_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB60__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB60__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB60__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB60__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB60__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB60__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB60__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB60__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB60__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB61_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB61_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB61__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB61__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB61__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB61__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB61__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB61__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB61__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB61__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB61__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB62_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB62_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB62__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB62__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB62__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB62__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB62__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB62__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB62__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB62__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB62__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB63_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB63_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB63__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB63__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB63__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB63__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB63__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB63__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB63__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB63__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB63__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__DB64_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DB64_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DB64__DB_TARGET_MASK                                 0x000000FFU
#define USBSSP__DB64__DB_TARGET_SHIFT                                         0U
#define USBSSP__DB64__DB_TARGET_WIDTH                                         8U
#define USBSSP__DB64__RSVDZ1_MASK                                    0x0000FF00U
#define USBSSP__DB64__RSVDZ1_SHIFT                                            8U
#define USBSSP__DB64__RSVDZ1_WIDTH                                            8U
#define USBSSP__DB64__DB_STREAM_ID_MASK                              0xFFFF0000U
#define USBSSP__DB64__DB_STREAM_ID_SHIFT                                     16U
#define USBSSP__DB64__DB_STREAM_ID_WIDTH                                     16U

#define USBSSP__XECP_PORT_CAP_REG_READ_MASK                          0xFFFFFFFFU
#define USBSSP__XECP_PORT_CAP_REG_WRITE_MASK                         0xFFFFFFFFU
#define USBSSP__XECP_PORT_CAP_REG__XHCI_PORT_CAP_ID_MASK             0x000000FFU
#define USBSSP__XECP_PORT_CAP_REG__XHCI_PORT_CAP_ID_SHIFT                     0U
#define USBSSP__XECP_PORT_CAP_REG__XHCI_PORT_CAP_ID_WIDTH                     8U
#define USBSSP__XECP_PORT_CAP_REG__XHCI_PORT_CAPABILITY_DW_MASK      0x0000FF00U
#define USBSSP__XECP_PORT_CAP_REG__XHCI_PORT_CAPABILITY_DW_SHIFT              8U
#define USBSSP__XECP_PORT_CAP_REG__XHCI_PORT_CAPABILITY_DW_WIDTH              8U
#define USBSSP__XECP_PORT_CAP_REG__XHCI_PORT_CAP_REV_MASK            0x00FF0000U
#define USBSSP__XECP_PORT_CAP_REG__XHCI_PORT_CAP_REV_SHIFT                   16U
#define USBSSP__XECP_PORT_CAP_REG__XHCI_PORT_CAP_REV_WIDTH                    8U
#define USBSSP__XECP_PORT_CAP_REG__LPM_2_STB_SWITCH_CAPABLE_MASK     0x01000000U
#define USBSSP__XECP_PORT_CAP_REG__LPM_2_STB_SWITCH_CAPABLE_SHIFT            24U
#define USBSSP__XECP_PORT_CAP_REG__LPM_2_STB_SWITCH_CAPABLE_WIDTH             1U
#define USBSSP__XECP_PORT_CAP_REG__LPM_2_STB_SWITCH_CAPABLE_WOCLR             0U
#define USBSSP__XECP_PORT_CAP_REG__LPM_2_STB_SWITCH_CAPABLE_WOSET             0U
#define USBSSP__XECP_PORT_CAP_REG__LPM_2_STB_SWITCH_EN_MASK          0x02000000U
#define USBSSP__XECP_PORT_CAP_REG__LPM_2_STB_SWITCH_EN_SHIFT                 25U
#define USBSSP__XECP_PORT_CAP_REG__LPM_2_STB_SWITCH_EN_WIDTH                  1U
#define USBSSP__XECP_PORT_CAP_REG__LPM_2_STB_SWITCH_EN_WOCLR                  0U
#define USBSSP__XECP_PORT_CAP_REG__LPM_2_STB_SWITCH_EN_WOSET                  0U
#define USBSSP__XECP_PORT_CAP_REG__RESERVED1_MASK                    0xFC000000U
#define USBSSP__XECP_PORT_CAP_REG__RESERVED1_SHIFT                           26U
#define USBSSP__XECP_PORT_CAP_REG__RESERVED1_WIDTH                            6U

#define USBSSP__XECP_PORT_1_REG_READ_MASK                            0xFFFFFFFFU
#define USBSSP__XECP_PORT_1_REG_WRITE_MASK                           0xFFFFFFFFU
#define USBSSP__XECP_PORT_1_REG_WOCLR_MASK                           0x00000001U
#define USBSSP__XECP_PORT_1_REG__TRAINING_FAIL_MASK                  0x00000001U
#define USBSSP__XECP_PORT_1_REG__TRAINING_FAIL_SHIFT                          0U
#define USBSSP__XECP_PORT_1_REG__TRAINING_FAIL_WIDTH                          1U
#define USBSSP__XECP_PORT_1_REG__TRAINING_FAIL_WOCLR                          1U
#define USBSSP__XECP_PORT_1_REG__TRAINING_FAIL_WOSET                          0U
#define USBSSP__XECP_PORT_1_REG__TERM_DEB_MAX_MASK                   0x00000006U
#define USBSSP__XECP_PORT_1_REG__TERM_DEB_MAX_SHIFT                           1U
#define USBSSP__XECP_PORT_1_REG__TERM_DEB_MAX_WIDTH                           2U
#define USBSSP__XECP_PORT_1_REG__U3_SPUR_LFPS_FIX_MASK               0x00000008U
#define USBSSP__XECP_PORT_1_REG__U3_SPUR_LFPS_FIX_SHIFT                       3U
#define USBSSP__XECP_PORT_1_REG__U3_SPUR_LFPS_FIX_WIDTH                       1U
#define USBSSP__XECP_PORT_1_REG__U3_SPUR_LFPS_FIX_WOCLR                       0U
#define USBSSP__XECP_PORT_1_REG__U3_SPUR_LFPS_FIX_WOSET                       0U
#define USBSSP__XECP_PORT_1_REG__SKP_OS_FIX_MASK                     0x00000010U
#define USBSSP__XECP_PORT_1_REG__SKP_OS_FIX_SHIFT                             4U
#define USBSSP__XECP_PORT_1_REG__SKP_OS_FIX_WIDTH                             1U
#define USBSSP__XECP_PORT_1_REG__SKP_OS_FIX_WOCLR                             0U
#define USBSSP__XECP_PORT_1_REG__SKP_OS_FIX_WOSET                             0U
#define USBSSP__XECP_PORT_1_REG__TTIME_FOR_RESET_EN_MASK             0x00000020U
#define USBSSP__XECP_PORT_1_REG__TTIME_FOR_RESET_EN_SHIFT                     5U
#define USBSSP__XECP_PORT_1_REG__TTIME_FOR_RESET_EN_WIDTH                     1U
#define USBSSP__XECP_PORT_1_REG__TTIME_FOR_RESET_EN_WOCLR                     0U
#define USBSSP__XECP_PORT_1_REG__TTIME_FOR_RESET_EN_WOSET                     0U
#define USBSSP__XECP_PORT_1_REG__CPOLLINGTIMEOUT_EN_MASK             0x00000040U
#define USBSSP__XECP_PORT_1_REG__CPOLLINGTIMEOUT_EN_SHIFT                     6U
#define USBSSP__XECP_PORT_1_REG__CPOLLINGTIMEOUT_EN_WIDTH                     1U
#define USBSSP__XECP_PORT_1_REG__CPOLLINGTIMEOUT_EN_WOCLR                     0U
#define USBSSP__XECP_PORT_1_REG__CPOLLINGTIMEOUT_EN_WOSET                     0U
#define USBSSP__XECP_PORT_1_REG__RESERVED5_MASK                      0x00000080U
#define USBSSP__XECP_PORT_1_REG__RESERVED5_SHIFT                              7U
#define USBSSP__XECP_PORT_1_REG__RESERVED5_WIDTH                              1U
#define USBSSP__XECP_PORT_1_REG__RESERVED5_WOCLR                              0U
#define USBSSP__XECP_PORT_1_REG__RESERVED5_WOSET                              0U
#define USBSSP__XECP_PORT_1_REG__U1_LFPS_MINGEN_TIME_MASK            0x00007F00U
#define USBSSP__XECP_PORT_1_REG__U1_LFPS_MINGEN_TIME_SHIFT                    8U
#define USBSSP__XECP_PORT_1_REG__U1_LFPS_MINGEN_TIME_WIDTH                    7U
#define USBSSP__XECP_PORT_1_REG__U1_LFPS_TIME_WR_STROBE_MASK         0x00008000U
#define USBSSP__XECP_PORT_1_REG__U1_LFPS_TIME_WR_STROBE_SHIFT                15U
#define USBSSP__XECP_PORT_1_REG__U1_LFPS_TIME_WR_STROBE_WIDTH                 1U
#define USBSSP__XECP_PORT_1_REG__U1_LFPS_TIME_WR_STROBE_WOCLR                 0U
#define USBSSP__XECP_PORT_1_REG__U1_LFPS_TIME_WR_STROBE_WOSET                 0U
#define USBSSP__XECP_PORT_1_REG__RESERVED_MASK                       0xFFFF0000U
#define USBSSP__XECP_PORT_1_REG__RESERVED_SHIFT                              16U
#define USBSSP__XECP_PORT_1_REG__RESERVED_WIDTH                              16U

#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__XHCI_DEBUG_BUS_CAP_ID_MASK  0x000000FFU
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__XHCI_DEBUG_BUS_CAP_ID_SHIFT          0U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__XHCI_DEBUG_BUS_CAP_ID_WIDTH          8U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__XHCI_DEBUG_BUS_DW_MASK      0x0000FF00U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__XHCI_DEBUG_BUS_DW_SHIFT              8U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__XHCI_DEBUG_BUS_DW_WIDTH              8U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__RSVDP1_MASK                 0x7FFF0000U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__RSVDP1_SHIFT                        16U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__RSVDP1_WIDTH                        15U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__CPU_DEBUG_EN_MASK           0x80000000U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__CPU_DEBUG_EN_SHIFT                  31U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__CPU_DEBUG_EN_WIDTH                   1U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__CPU_DEBUG_EN_WOCLR                   0U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CAP__CPU_DEBUG_EN_WOSET                   0U

#define USBSSP__XECP_CDNS_DEBUG_BUS_CTRL_READ_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_CDNS_DEBUG_BUS_CTRL_WRITE_MASK                  0xFFFFFFFFU
#define USBSSP__XECP_CDNS_DEBUG_BUS_CTRL__CPU_DEBUG_BUS_SEL_MASK     0x0000001FU
#define USBSSP__XECP_CDNS_DEBUG_BUS_CTRL__CPU_DEBUG_BUS_SEL_SHIFT             0U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CTRL__CPU_DEBUG_BUS_SEL_WIDTH             5U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CTRL__RSVDP1_MASK                0xFFFFFFE0U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CTRL__RSVDP1_SHIFT                        5U
#define USBSSP__XECP_CDNS_DEBUG_BUS_CTRL__RSVDP1_WIDTH                       27U

#define USBSSP__XECP_CDNS_DEBUG_BUS_STATUS_READ_MASK                 0xFFFFFFFFU
#define USBSSP__XECP_CDNS_DEBUG_BUS_STATUS_WRITE_MASK                0xFFFFFFFFU
#define USBSSP__XECP_CDNS_DEBUG_BUS_STATUS__XHCI_DEBUG_BUS_MASK      0xFFFFFFFFU
#define USBSSP__XECP_CDNS_DEBUG_BUS_STATUS__XHCI_DEBUG_BUS_SHIFT              0U
#define USBSSP__XECP_CDNS_DEBUG_BUS_STATUS__XHCI_DEBUG_BUS_WIDTH             32U

#define USBSSP__XECP_PM_CAP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__XECP_PM_CAP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__XECP_PM_CAP__XHCI_PM_CAP_ID_MASK                     0x000000FFU
#define USBSSP__XECP_PM_CAP__XHCI_PM_CAP_ID_SHIFT                             0U
#define USBSSP__XECP_PM_CAP__XHCI_PM_CAP_ID_WIDTH                             8U
#define USBSSP__XECP_PM_CAP__XHCI_PM_CAPABILITY_DW_MASK              0x0000FF00U
#define USBSSP__XECP_PM_CAP__XHCI_PM_CAPABILITY_DW_SHIFT                      8U
#define USBSSP__XECP_PM_CAP__XHCI_PM_CAPABILITY_DW_WIDTH                      8U
#define USBSSP__XECP_PM_CAP__VERSION_MASK                            0x00070000U
#define USBSSP__XECP_PM_CAP__VERSION_SHIFT                                   16U
#define USBSSP__XECP_PM_CAP__VERSION_WIDTH                                    3U
#define USBSSP__XECP_PM_CAP__PME_CLOCK_MASK                          0x00080000U
#define USBSSP__XECP_PM_CAP__PME_CLOCK_SHIFT                                 19U
#define USBSSP__XECP_PM_CAP__PME_CLOCK_WIDTH                                  1U
#define USBSSP__XECP_PM_CAP__PME_CLOCK_WOCLR                                  0U
#define USBSSP__XECP_PM_CAP__PME_CLOCK_WOSET                                  0U
#define USBSSP__XECP_PM_CAP__RESERVED_MASK                           0x00100000U
#define USBSSP__XECP_PM_CAP__RESERVED_SHIFT                                  20U
#define USBSSP__XECP_PM_CAP__RESERVED_WIDTH                                   1U
#define USBSSP__XECP_PM_CAP__RESERVED_WOCLR                                   0U
#define USBSSP__XECP_PM_CAP__RESERVED_WOSET                                   0U
#define USBSSP__XECP_PM_CAP__DSI_MASK                                0x00200000U
#define USBSSP__XECP_PM_CAP__DSI_SHIFT                                       21U
#define USBSSP__XECP_PM_CAP__DSI_WIDTH                                        1U
#define USBSSP__XECP_PM_CAP__DSI_WOCLR                                        0U
#define USBSSP__XECP_PM_CAP__DSI_WOSET                                        0U
#define USBSSP__XECP_PM_CAP__AUX_CURRENT_MASK                        0x01C00000U
#define USBSSP__XECP_PM_CAP__AUX_CURRENT_SHIFT                               22U
#define USBSSP__XECP_PM_CAP__AUX_CURRENT_WIDTH                                3U
#define USBSSP__XECP_PM_CAP__D1_SUPPORT_MASK                         0x02000000U
#define USBSSP__XECP_PM_CAP__D1_SUPPORT_SHIFT                                25U
#define USBSSP__XECP_PM_CAP__D1_SUPPORT_WIDTH                                 1U
#define USBSSP__XECP_PM_CAP__D1_SUPPORT_WOCLR                                 0U
#define USBSSP__XECP_PM_CAP__D1_SUPPORT_WOSET                                 0U
#define USBSSP__XECP_PM_CAP__D2_SUPPORT_MASK                         0x04000000U
#define USBSSP__XECP_PM_CAP__D2_SUPPORT_SHIFT                                26U
#define USBSSP__XECP_PM_CAP__D2_SUPPORT_WIDTH                                 1U
#define USBSSP__XECP_PM_CAP__D2_SUPPORT_WOCLR                                 0U
#define USBSSP__XECP_PM_CAP__D2_SUPPORT_WOSET                                 0U
#define USBSSP__XECP_PM_CAP__PME_SUPPORT_MASK                        0xF8000000U
#define USBSSP__XECP_PM_CAP__PME_SUPPORT_SHIFT                               27U
#define USBSSP__XECP_PM_CAP__PME_SUPPORT_WIDTH                                5U

#define USBSSP__XECP_PM_PMCSR_READ_MASK                              0xFFFFFFFFU
#define USBSSP__XECP_PM_PMCSR_WRITE_MASK                             0xFFFFFFFFU
#define USBSSP__XECP_PM_PMCSR_WOCLR_MASK                             0x00008000U
#define USBSSP__XECP_PM_PMCSR__POWERSTATE_MASK                       0x00000003U
#define USBSSP__XECP_PM_PMCSR__POWERSTATE_SHIFT                               0U
#define USBSSP__XECP_PM_PMCSR__POWERSTATE_WIDTH                               2U
#define USBSSP__XECP_PM_PMCSR__RESERVED1_MASK                        0x00000004U
#define USBSSP__XECP_PM_PMCSR__RESERVED1_SHIFT                                2U
#define USBSSP__XECP_PM_PMCSR__RESERVED1_WIDTH                                1U
#define USBSSP__XECP_PM_PMCSR__RESERVED1_WOCLR                                0U
#define USBSSP__XECP_PM_PMCSR__RESERVED1_WOSET                                0U
#define USBSSP__XECP_PM_PMCSR__NO_SOFT_RESET_MASK                    0x00000008U
#define USBSSP__XECP_PM_PMCSR__NO_SOFT_RESET_SHIFT                            3U
#define USBSSP__XECP_PM_PMCSR__NO_SOFT_RESET_WIDTH                            1U
#define USBSSP__XECP_PM_PMCSR__NO_SOFT_RESET_WOCLR                            0U
#define USBSSP__XECP_PM_PMCSR__NO_SOFT_RESET_WOSET                            0U
#define USBSSP__XECP_PM_PMCSR__RESERVED2_MASK                        0x000000F0U
#define USBSSP__XECP_PM_PMCSR__RESERVED2_SHIFT                                4U
#define USBSSP__XECP_PM_PMCSR__RESERVED2_WIDTH                                4U
#define USBSSP__XECP_PM_PMCSR__PME_EN_MASK                           0x00000100U
#define USBSSP__XECP_PM_PMCSR__PME_EN_SHIFT                                   8U
#define USBSSP__XECP_PM_PMCSR__PME_EN_WIDTH                                   1U
#define USBSSP__XECP_PM_PMCSR__PME_EN_WOCLR                                   0U
#define USBSSP__XECP_PM_PMCSR__PME_EN_WOSET                                   0U
#define USBSSP__XECP_PM_PMCSR__DATA_SELECT_MASK                      0x00001E00U
#define USBSSP__XECP_PM_PMCSR__DATA_SELECT_SHIFT                              9U
#define USBSSP__XECP_PM_PMCSR__DATA_SELECT_WIDTH                              4U
#define USBSSP__XECP_PM_PMCSR__DATA_SCALE_MASK                       0x00006000U
#define USBSSP__XECP_PM_PMCSR__DATA_SCALE_SHIFT                              13U
#define USBSSP__XECP_PM_PMCSR__DATA_SCALE_WIDTH                               2U
#define USBSSP__XECP_PM_PMCSR__PME_STATUS_MASK                       0x00008000U
#define USBSSP__XECP_PM_PMCSR__PME_STATUS_SHIFT                              15U
#define USBSSP__XECP_PM_PMCSR__PME_STATUS_WIDTH                               1U
#define USBSSP__XECP_PM_PMCSR__PME_STATUS_WOCLR                               1U
#define USBSSP__XECP_PM_PMCSR__PME_STATUS_WOSET                               0U
#define USBSSP__XECP_PM_PMCSR__RESERVED3_MASK                        0x003F0000U
#define USBSSP__XECP_PM_PMCSR__RESERVED3_SHIFT                               16U
#define USBSSP__XECP_PM_PMCSR__RESERVED3_WIDTH                                6U
#define USBSSP__XECP_PM_PMCSR__B2_B3_MASK                            0x00400000U
#define USBSSP__XECP_PM_PMCSR__B2_B3_SHIFT                                   22U
#define USBSSP__XECP_PM_PMCSR__B2_B3_WIDTH                                    1U
#define USBSSP__XECP_PM_PMCSR__B2_B3_WOCLR                                    0U
#define USBSSP__XECP_PM_PMCSR__B2_B3_WOSET                                    0U
#define USBSSP__XECP_PM_PMCSR__BPCC_EN_MASK                          0x00800000U
#define USBSSP__XECP_PM_PMCSR__BPCC_EN_SHIFT                                 23U
#define USBSSP__XECP_PM_PMCSR__BPCC_EN_WIDTH                                  1U
#define USBSSP__XECP_PM_PMCSR__BPCC_EN_WOCLR                                  0U
#define USBSSP__XECP_PM_PMCSR__BPCC_EN_WOSET                                  0U
#define USBSSP__XECP_PM_PMCSR__DATA_REGISTER_MASK                    0xFF000000U
#define USBSSP__XECP_PM_PMCSR__DATA_REGISTER_SHIFT                           24U
#define USBSSP__XECP_PM_PMCSR__DATA_REGISTER_WIDTH                            8U

#define USBSSP__XECP_MSI_CAP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__XECP_MSI_CAP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__XECP_MSI_CAP__MSI_ID_MASK                            0x000000FFU
#define USBSSP__XECP_MSI_CAP__MSI_ID_SHIFT                                    0U
#define USBSSP__XECP_MSI_CAP__MSI_ID_WIDTH                                    8U
#define USBSSP__XECP_MSI_CAP__XECP_MSI_CAP_OFFSET_MASK               0x0000FF00U
#define USBSSP__XECP_MSI_CAP__XECP_MSI_CAP_OFFSET_SHIFT                       8U
#define USBSSP__XECP_MSI_CAP__XECP_MSI_CAP_OFFSET_WIDTH                       8U
#define USBSSP__XECP_MSI_CAP__MSI_EN_MASK                            0x00010000U
#define USBSSP__XECP_MSI_CAP__MSI_EN_SHIFT                                   16U
#define USBSSP__XECP_MSI_CAP__MSI_EN_WIDTH                                    1U
#define USBSSP__XECP_MSI_CAP__MSI_EN_WOCLR                                    0U
#define USBSSP__XECP_MSI_CAP__MSI_EN_WOSET                                    0U
#define USBSSP__XECP_MSI_CAP__MSI_MMC_MASK                           0x000E0000U
#define USBSSP__XECP_MSI_CAP__MSI_MMC_SHIFT                                  17U
#define USBSSP__XECP_MSI_CAP__MSI_MMC_WIDTH                                   3U
#define USBSSP__XECP_MSI_CAP__MSI_MME_MASK                           0x00700000U
#define USBSSP__XECP_MSI_CAP__MSI_MME_SHIFT                                  20U
#define USBSSP__XECP_MSI_CAP__MSI_MME_WIDTH                                   3U
#define USBSSP__XECP_MSI_CAP__AC64_MASK                              0x00800000U
#define USBSSP__XECP_MSI_CAP__AC64_SHIFT                                     23U
#define USBSSP__XECP_MSI_CAP__AC64_WIDTH                                      1U
#define USBSSP__XECP_MSI_CAP__AC64_WOCLR                                      0U
#define USBSSP__XECP_MSI_CAP__AC64_WOSET                                      0U
#define USBSSP__XECP_MSI_CAP__PER_VECTOR_MASKING_MASK                0x01000000U
#define USBSSP__XECP_MSI_CAP__PER_VECTOR_MASKING_SHIFT                       24U
#define USBSSP__XECP_MSI_CAP__PER_VECTOR_MASKING_WIDTH                        1U
#define USBSSP__XECP_MSI_CAP__PER_VECTOR_MASKING_WOCLR                        0U
#define USBSSP__XECP_MSI_CAP__PER_VECTOR_MASKING_WOSET                        0U
#define USBSSP__XECP_MSI_CAP__RESERVED_MASK                          0xFE000000U
#define USBSSP__XECP_MSI_CAP__RESERVED_SHIFT                                 25U
#define USBSSP__XECP_MSI_CAP__RESERVED_WIDTH                                  7U

#define USBSSP__XECP_MSI_ADDR_L_READ_MASK                            0xFFFFFFFFU
#define USBSSP__XECP_MSI_ADDR_L_WRITE_MASK                           0xFFFFFFFFU
#define USBSSP__XECP_MSI_ADDR_L__RESERVED_MASK                       0x00000003U
#define USBSSP__XECP_MSI_ADDR_L__RESERVED_SHIFT                               0U
#define USBSSP__XECP_MSI_ADDR_L__RESERVED_WIDTH                               2U
#define USBSSP__XECP_MSI_ADDR_L__MSI_ADDR_LOW_MASK                   0xFFFFFFFCU
#define USBSSP__XECP_MSI_ADDR_L__MSI_ADDR_LOW_SHIFT                           2U
#define USBSSP__XECP_MSI_ADDR_L__MSI_ADDR_LOW_WIDTH                          30U

#define USBSSP__XECP_MSI_ADDR_H_READ_MASK                            0xFFFFFFFFU
#define USBSSP__XECP_MSI_ADDR_H_WRITE_MASK                           0xFFFFFFFFU
#define USBSSP__XECP_MSI_ADDR_H__MSI_ADDR_HI_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_MSI_ADDR_H__MSI_ADDR_HI_SHIFT                            0U
#define USBSSP__XECP_MSI_ADDR_H__MSI_ADDR_HI_WIDTH                           32U

#define USBSSP__XECP_MSI_DATA_READ_MASK                              0xFFFFFFFFU
#define USBSSP__XECP_MSI_DATA_WRITE_MASK                             0xFFFFFFFFU
#define USBSSP__XECP_MSI_DATA__MSI_DATA_MASK                         0x0000FFFFU
#define USBSSP__XECP_MSI_DATA__MSI_DATA_SHIFT                                 0U
#define USBSSP__XECP_MSI_DATA__MSI_DATA_WIDTH                                16U
#define USBSSP__XECP_MSI_DATA__RSVD_MASK                             0xFFFF0000U
#define USBSSP__XECP_MSI_DATA__RSVD_SHIFT                                    16U
#define USBSSP__XECP_MSI_DATA__RSVD_WIDTH                                    16U

#define USBSSP__XECP_AXI_CAP_READ_MASK                               0xFFFFFFFFU
#define USBSSP__XECP_AXI_CAP_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__XECP_AXI_CAP_WOCLR_MASK                              0x20000000U
#define USBSSP__XECP_AXI_CAP__AXI_CAP_ID_MASK                        0x000000FFU
#define USBSSP__XECP_AXI_CAP__AXI_CAP_ID_SHIFT                                0U
#define USBSSP__XECP_AXI_CAP__AXI_CAP_ID_WIDTH                                8U
#define USBSSP__XECP_AXI_CAP__XECP_AXI_CAP_OFFSET_MASK               0x0000FF00U
#define USBSSP__XECP_AXI_CAP__XECP_AXI_CAP_OFFSET_SHIFT                       8U
#define USBSSP__XECP_AXI_CAP__XECP_AXI_CAP_OFFSET_WIDTH                       8U
#define USBSSP__XECP_AXI_CAP__AXI_ADDRESS_WIDTH_64_MASK              0x00010000U
#define USBSSP__XECP_AXI_CAP__AXI_ADDRESS_WIDTH_64_SHIFT                     16U
#define USBSSP__XECP_AXI_CAP__AXI_ADDRESS_WIDTH_64_WIDTH                      1U
#define USBSSP__XECP_AXI_CAP__AXI_ADDRESS_WIDTH_64_WOCLR                      0U
#define USBSSP__XECP_AXI_CAP__AXI_ADDRESS_WIDTH_64_WOSET                      0U
#define USBSSP__XECP_AXI_CAP__RSVDP1_MASK                            0x003E0000U
#define USBSSP__XECP_AXI_CAP__RSVDP1_SHIFT                                   17U
#define USBSSP__XECP_AXI_CAP__RSVDP1_WIDTH                                    5U
#define USBSSP__XECP_AXI_CAP__AXI_MASTER_WRAPPER_SPLIT_BYTE_BURSTS_MASK 0x00400000U
#define USBSSP__XECP_AXI_CAP__AXI_MASTER_WRAPPER_SPLIT_BYTE_BURSTS_SHIFT     22U
#define USBSSP__XECP_AXI_CAP__AXI_MASTER_WRAPPER_SPLIT_BYTE_BURSTS_WIDTH      1U
#define USBSSP__XECP_AXI_CAP__AXI_MASTER_WRAPPER_SPLIT_BYTE_BURSTS_WOCLR      0U
#define USBSSP__XECP_AXI_CAP__AXI_MASTER_WRAPPER_SPLIT_BYTE_BURSTS_WOSET      0U
#define USBSSP__XECP_AXI_CAP__AXI_DISABLE_OOO_MASK                   0x00800000U
#define USBSSP__XECP_AXI_CAP__AXI_DISABLE_OOO_SHIFT                          23U
#define USBSSP__XECP_AXI_CAP__AXI_DISABLE_OOO_WIDTH                           1U
#define USBSSP__XECP_AXI_CAP__AXI_DISABLE_OOO_WOCLR                           0U
#define USBSSP__XECP_AXI_CAP__AXI_DISABLE_OOO_WOSET                           0U
#define USBSSP__XECP_AXI_CAP__AXI_DATA_BUS_SIZE_MASK                 0x07000000U
#define USBSSP__XECP_AXI_CAP__AXI_DATA_BUS_SIZE_SHIFT                        24U
#define USBSSP__XECP_AXI_CAP__AXI_DATA_BUS_SIZE_WIDTH                         3U
#define USBSSP__XECP_AXI_CAP__RSVDP2_MASK                            0x18000000U
#define USBSSP__XECP_AXI_CAP__RSVDP2_SHIFT                                   27U
#define USBSSP__XECP_AXI_CAP__RSVDP2_WIDTH                                    2U
#define USBSSP__XECP_AXI_CAP__AXI_ERROR_MASK                         0x20000000U
#define USBSSP__XECP_AXI_CAP__AXI_ERROR_SHIFT                                29U
#define USBSSP__XECP_AXI_CAP__AXI_ERROR_WIDTH                                 1U
#define USBSSP__XECP_AXI_CAP__AXI_ERROR_WOCLR                                 1U
#define USBSSP__XECP_AXI_CAP__AXI_ERROR_WOSET                                 0U
#define USBSSP__XECP_AXI_CAP__AXI_IDLE_MASK                          0x40000000U
#define USBSSP__XECP_AXI_CAP__AXI_IDLE_SHIFT                                 30U
#define USBSSP__XECP_AXI_CAP__AXI_IDLE_WIDTH                                  1U
#define USBSSP__XECP_AXI_CAP__AXI_IDLE_WOCLR                                  0U
#define USBSSP__XECP_AXI_CAP__AXI_IDLE_WOSET                                  0U
#define USBSSP__XECP_AXI_CAP__AXI_HALT_MASK                          0x80000000U
#define USBSSP__XECP_AXI_CAP__AXI_HALT_SHIFT                                 31U
#define USBSSP__XECP_AXI_CAP__AXI_HALT_WIDTH                                  1U
#define USBSSP__XECP_AXI_CAP__AXI_HALT_WOCLR                                  0U
#define USBSSP__XECP_AXI_CAP__AXI_HALT_WOSET                                  0U

#define USBSSP__XECP_AXI_CFG0_READ_MASK                              0xFFFFFFFFU
#define USBSSP__XECP_AXI_CFG0_WRITE_MASK                             0xFFFFFFFFU
#define USBSSP__XECP_AXI_CFG0__AXI_MAX_WR_OT_MASK                    0x0000003FU
#define USBSSP__XECP_AXI_CFG0__AXI_MAX_WR_OT_SHIFT                            0U
#define USBSSP__XECP_AXI_CFG0__AXI_MAX_WR_OT_WIDTH                            6U
#define USBSSP__XECP_AXI_CFG0__RSVDZ1_MASK                           0x000000C0U
#define USBSSP__XECP_AXI_CFG0__RSVDZ1_SHIFT                                   6U
#define USBSSP__XECP_AXI_CFG0__RSVDZ1_WIDTH                                   2U
#define USBSSP__XECP_AXI_CFG0__AXI_WR_DEPTH_MASK                     0x0000FF00U
#define USBSSP__XECP_AXI_CFG0__AXI_WR_DEPTH_SHIFT                             8U
#define USBSSP__XECP_AXI_CFG0__AXI_WR_DEPTH_WIDTH                             8U
#define USBSSP__XECP_AXI_CFG0__AXI_MAX_RD_OT_MASK                    0x003F0000U
#define USBSSP__XECP_AXI_CFG0__AXI_MAX_RD_OT_SHIFT                           16U
#define USBSSP__XECP_AXI_CFG0__AXI_MAX_RD_OT_WIDTH                            6U
#define USBSSP__XECP_AXI_CFG0__RSVDZ2_MASK                           0x00C00000U
#define USBSSP__XECP_AXI_CFG0__RSVDZ2_SHIFT                                  22U
#define USBSSP__XECP_AXI_CFG0__RSVDZ2_WIDTH                                   2U
#define USBSSP__XECP_AXI_CFG0__AXI_RD_DEPTH_MASK                     0xFF000000U
#define USBSSP__XECP_AXI_CFG0__AXI_RD_DEPTH_SHIFT                            24U
#define USBSSP__XECP_AXI_CFG0__AXI_RD_DEPTH_WIDTH                             8U

#define USBSSP__XECP_AXI_CTRL0_READ_MASK                             0xFFFFFFFFU
#define USBSSP__XECP_AXI_CTRL0_WRITE_MASK                            0xFFFFFFFFU
#define USBSSP__XECP_AXI_CTRL0__AXI_BMAX_MASK                        0x0000000FU
#define USBSSP__XECP_AXI_CTRL0__AXI_BMAX_SHIFT                                0U
#define USBSSP__XECP_AXI_CTRL0__AXI_BMAX_WIDTH                                4U
#define USBSSP__XECP_AXI_CTRL0__RSVDP_MASK                           0xFFFFFFF0U
#define USBSSP__XECP_AXI_CTRL0__RSVDP_SHIFT                                   4U
#define USBSSP__XECP_AXI_CTRL0__RSVDP_WIDTH                                  28U

#define USBSSP__XECP_AXI_CTRL1_READ_MASK                             0xFFFFFFFFU
#define USBSSP__XECP_AXI_CTRL1_WRITE_MASK                            0xFFFFFFFFU
#define USBSSP__XECP_AXI_CTRL1__AXI_WOT_MASK                         0x0000003FU
#define USBSSP__XECP_AXI_CTRL1__AXI_WOT_SHIFT                                 0U
#define USBSSP__XECP_AXI_CTRL1__AXI_WOT_WIDTH                                 6U
#define USBSSP__XECP_AXI_CTRL1__RSVDP1_MASK                          0x0000FFC0U
#define USBSSP__XECP_AXI_CTRL1__RSVDP1_SHIFT                                  6U
#define USBSSP__XECP_AXI_CTRL1__RSVDP1_WIDTH                                 10U
#define USBSSP__XECP_AXI_CTRL1__AXI_ROT_MASK                         0x003F0000U
#define USBSSP__XECP_AXI_CTRL1__AXI_ROT_SHIFT                                16U
#define USBSSP__XECP_AXI_CTRL1__AXI_ROT_WIDTH                                 6U
#define USBSSP__XECP_AXI_CTRL1__RSVDP2_MASK                          0xFFC00000U
#define USBSSP__XECP_AXI_CTRL1__RSVDP2_SHIFT                                 22U
#define USBSSP__XECP_AXI_CTRL1__RSVDP2_WIDTH                                 10U

#define USBSSP__XECP_AXI_CTRL2_READ_MASK                             0xFFFFFFFFU
#define USBSSP__XECP_AXI_CTRL2_WRITE_MASK                            0xFFFFFFFFU
#define USBSSP__XECP_AXI_CTRL2__AXI_WTHRES_MASK                      0x000000FFU
#define USBSSP__XECP_AXI_CTRL2__AXI_WTHRES_SHIFT                              0U
#define USBSSP__XECP_AXI_CTRL2__AXI_WTHRES_WIDTH                              8U
#define USBSSP__XECP_AXI_CTRL2__RSVDP_MASK                           0xFFFFFF00U
#define USBSSP__XECP_AXI_CTRL2__RSVDP_SHIFT                                   8U
#define USBSSP__XECP_AXI_CTRL2__RSVDP_WIDTH                                  24U

#define USBSSP__XECP_SUPP_USB2_CAP0_READ_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB2_CAP0_WRITE_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB2_CAP0__PID_MASK                        0x000000FFU
#define USBSSP__XECP_SUPP_USB2_CAP0__PID_SHIFT                                0U
#define USBSSP__XECP_SUPP_USB2_CAP0__PID_WIDTH                                8U
#define USBSSP__XECP_SUPP_USB2_CAP0__NEXTCAPID_MASK                  0x0000FF00U
#define USBSSP__XECP_SUPP_USB2_CAP0__NEXTCAPID_SHIFT                          8U
#define USBSSP__XECP_SUPP_USB2_CAP0__NEXTCAPID_WIDTH                          8U
#define USBSSP__XECP_SUPP_USB2_CAP0__MINOR_REV_MASK                  0x00FF0000U
#define USBSSP__XECP_SUPP_USB2_CAP0__MINOR_REV_SHIFT                         16U
#define USBSSP__XECP_SUPP_USB2_CAP0__MINOR_REV_WIDTH                          8U
#define USBSSP__XECP_SUPP_USB2_CAP0__MAJOR_REV_MASK                  0xFF000000U
#define USBSSP__XECP_SUPP_USB2_CAP0__MAJOR_REV_SHIFT                         24U
#define USBSSP__XECP_SUPP_USB2_CAP0__MAJOR_REV_WIDTH                          8U

#define USBSSP__XECP_SUPP_USB2_CAP1_READ_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB2_CAP1_WRITE_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB2_CAP1__USB_STRING_MASK                 0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB2_CAP1__USB_STRING_SHIFT                         0U
#define USBSSP__XECP_SUPP_USB2_CAP1__USB_STRING_WIDTH                        32U

#define USBSSP__XECP_SUPP_USB2_CAP2_READ_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB2_CAP2_WRITE_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB2_CAP2__COMPATIBLE_PORT_OFFSET_MASK     0x000000FFU
#define USBSSP__XECP_SUPP_USB2_CAP2__COMPATIBLE_PORT_OFFSET_SHIFT             0U
#define USBSSP__XECP_SUPP_USB2_CAP2__COMPATIBLE_PORT_OFFSET_WIDTH             8U
#define USBSSP__XECP_SUPP_USB2_CAP2__COMPATIBLE_PORT_COUNT_MASK      0x0000FF00U
#define USBSSP__XECP_SUPP_USB2_CAP2__COMPATIBLE_PORT_COUNT_SHIFT              8U
#define USBSSP__XECP_SUPP_USB2_CAP2__COMPATIBLE_PORT_COUNT_WIDTH              8U
#define USBSSP__XECP_SUPP_USB2_CAP2__L1C_MASK                        0x00010000U
#define USBSSP__XECP_SUPP_USB2_CAP2__L1C_SHIFT                               16U
#define USBSSP__XECP_SUPP_USB2_CAP2__L1C_WIDTH                                1U
#define USBSSP__XECP_SUPP_USB2_CAP2__L1C_WOCLR                                0U
#define USBSSP__XECP_SUPP_USB2_CAP2__L1C_WOSET                                0U
#define USBSSP__XECP_SUPP_USB2_CAP2__HSO_MASK                        0x00020000U
#define USBSSP__XECP_SUPP_USB2_CAP2__HSO_SHIFT                               17U
#define USBSSP__XECP_SUPP_USB2_CAP2__HSO_WIDTH                                1U
#define USBSSP__XECP_SUPP_USB2_CAP2__HSO_WOCLR                                0U
#define USBSSP__XECP_SUPP_USB2_CAP2__HSO_WOSET                                0U
#define USBSSP__XECP_SUPP_USB2_CAP2__IHI_MASK                        0x00040000U
#define USBSSP__XECP_SUPP_USB2_CAP2__IHI_SHIFT                               18U
#define USBSSP__XECP_SUPP_USB2_CAP2__IHI_WIDTH                                1U
#define USBSSP__XECP_SUPP_USB2_CAP2__IHI_WOCLR                                0U
#define USBSSP__XECP_SUPP_USB2_CAP2__IHI_WOSET                                0U
#define USBSSP__XECP_SUPP_USB2_CAP2__HLC_MASK                        0x00080000U
#define USBSSP__XECP_SUPP_USB2_CAP2__HLC_SHIFT                               19U
#define USBSSP__XECP_SUPP_USB2_CAP2__HLC_WIDTH                                1U
#define USBSSP__XECP_SUPP_USB2_CAP2__HLC_WOCLR                                0U
#define USBSSP__XECP_SUPP_USB2_CAP2__HLC_WOSET                                0U
#define USBSSP__XECP_SUPP_USB2_CAP2__HLC_BESL_MASK                   0x00100000U
#define USBSSP__XECP_SUPP_USB2_CAP2__HLC_BESL_SHIFT                          20U
#define USBSSP__XECP_SUPP_USB2_CAP2__HLC_BESL_WIDTH                           1U
#define USBSSP__XECP_SUPP_USB2_CAP2__HLC_BESL_WOCLR                           0U
#define USBSSP__XECP_SUPP_USB2_CAP2__HLC_BESL_WOSET                           0U
#define USBSSP__XECP_SUPP_USB2_CAP2__RSVDP_2_MASK                    0x0FE00000U
#define USBSSP__XECP_SUPP_USB2_CAP2__RSVDP_2_SHIFT                           21U
#define USBSSP__XECP_SUPP_USB2_CAP2__RSVDP_2_WIDTH                            7U
#define USBSSP__XECP_SUPP_USB2_CAP2__PSIC_MASK                       0xF0000000U
#define USBSSP__XECP_SUPP_USB2_CAP2__PSIC_SHIFT                              28U
#define USBSSP__XECP_SUPP_USB2_CAP2__PSIC_WIDTH                               4U

#define USBSSP__XECP_SUPP_USB2_PROTOCOL_SLOT_TYPE_READ_MASK          0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB2_PROTOCOL_SLOT_TYPE_WRITE_MASK         0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB2_PROTOCOL_SLOT_TYPE__PST_MASK          0x0000001FU
#define USBSSP__XECP_SUPP_USB2_PROTOCOL_SLOT_TYPE__PST_SHIFT                  0U
#define USBSSP__XECP_SUPP_USB2_PROTOCOL_SLOT_TYPE__PST_WIDTH                  5U
#define USBSSP__XECP_SUPP_USB2_PROTOCOL_SLOT_TYPE__RSVDP1_MASK       0xFFFFFFE0U
#define USBSSP__XECP_SUPP_USB2_PROTOCOL_SLOT_TYPE__RSVDP1_SHIFT               5U
#define USBSSP__XECP_SUPP_USB2_PROTOCOL_SLOT_TYPE__RSVDP1_WIDTH              27U

#define USBSSP__XECP_PSI_FULL_SPEED_READ_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_PSI_FULL_SPEED_WRITE_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_PSI_FULL_SPEED__PSIV_MASK                       0x0000000FU
#define USBSSP__XECP_PSI_FULL_SPEED__PSIV_SHIFT                               0U
#define USBSSP__XECP_PSI_FULL_SPEED__PSIV_WIDTH                               4U
#define USBSSP__XECP_PSI_FULL_SPEED__PSIE_MASK                       0x00000030U
#define USBSSP__XECP_PSI_FULL_SPEED__PSIE_SHIFT                               4U
#define USBSSP__XECP_PSI_FULL_SPEED__PSIE_WIDTH                               2U
#define USBSSP__XECP_PSI_FULL_SPEED__PLT_MASK                        0x000000C0U
#define USBSSP__XECP_PSI_FULL_SPEED__PLT_SHIFT                                6U
#define USBSSP__XECP_PSI_FULL_SPEED__PLT_WIDTH                                2U
#define USBSSP__XECP_PSI_FULL_SPEED__PFD_MASK                        0x00000100U
#define USBSSP__XECP_PSI_FULL_SPEED__PFD_SHIFT                                8U
#define USBSSP__XECP_PSI_FULL_SPEED__PFD_WIDTH                                1U
#define USBSSP__XECP_PSI_FULL_SPEED__PFD_WOCLR                                0U
#define USBSSP__XECP_PSI_FULL_SPEED__PFD_WOSET                                0U
#define USBSSP__XECP_PSI_FULL_SPEED__RSVDP1_MASK                     0x0000FE00U
#define USBSSP__XECP_PSI_FULL_SPEED__RSVDP1_SHIFT                             9U
#define USBSSP__XECP_PSI_FULL_SPEED__RSVDP1_WIDTH                             7U
#define USBSSP__XECP_PSI_FULL_SPEED__PSIM_MASK                       0xFFFF0000U
#define USBSSP__XECP_PSI_FULL_SPEED__PSIM_SHIFT                              16U
#define USBSSP__XECP_PSI_FULL_SPEED__PSIM_WIDTH                              16U

#define USBSSP__XECP_PSI_LOW_SPEED_READ_MASK                         0xFFFFFFFFU
#define USBSSP__XECP_PSI_LOW_SPEED_WRITE_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_PSI_LOW_SPEED__PSIV_MASK                        0x0000000FU
#define USBSSP__XECP_PSI_LOW_SPEED__PSIV_SHIFT                                0U
#define USBSSP__XECP_PSI_LOW_SPEED__PSIV_WIDTH                                4U
#define USBSSP__XECP_PSI_LOW_SPEED__PSIE_MASK                        0x00000030U
#define USBSSP__XECP_PSI_LOW_SPEED__PSIE_SHIFT                                4U
#define USBSSP__XECP_PSI_LOW_SPEED__PSIE_WIDTH                                2U
#define USBSSP__XECP_PSI_LOW_SPEED__PLT_MASK                         0x000000C0U
#define USBSSP__XECP_PSI_LOW_SPEED__PLT_SHIFT                                 6U
#define USBSSP__XECP_PSI_LOW_SPEED__PLT_WIDTH                                 2U
#define USBSSP__XECP_PSI_LOW_SPEED__PFD_MASK                         0x00000100U
#define USBSSP__XECP_PSI_LOW_SPEED__PFD_SHIFT                                 8U
#define USBSSP__XECP_PSI_LOW_SPEED__PFD_WIDTH                                 1U
#define USBSSP__XECP_PSI_LOW_SPEED__PFD_WOCLR                                 0U
#define USBSSP__XECP_PSI_LOW_SPEED__PFD_WOSET                                 0U
#define USBSSP__XECP_PSI_LOW_SPEED__RSVDP1_MASK                      0x0000FE00U
#define USBSSP__XECP_PSI_LOW_SPEED__RSVDP1_SHIFT                              9U
#define USBSSP__XECP_PSI_LOW_SPEED__RSVDP1_WIDTH                              7U
#define USBSSP__XECP_PSI_LOW_SPEED__PSIM_MASK                        0xFFFF0000U
#define USBSSP__XECP_PSI_LOW_SPEED__PSIM_SHIFT                               16U
#define USBSSP__XECP_PSI_LOW_SPEED__PSIM_WIDTH                               16U

#define USBSSP__XECP_PSI_HIGH_SPEED_READ_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_PSI_HIGH_SPEED_WRITE_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_PSI_HIGH_SPEED__PSIV_MASK                       0x0000000FU
#define USBSSP__XECP_PSI_HIGH_SPEED__PSIV_SHIFT                               0U
#define USBSSP__XECP_PSI_HIGH_SPEED__PSIV_WIDTH                               4U
#define USBSSP__XECP_PSI_HIGH_SPEED__PSIE_MASK                       0x00000030U
#define USBSSP__XECP_PSI_HIGH_SPEED__PSIE_SHIFT                               4U
#define USBSSP__XECP_PSI_HIGH_SPEED__PSIE_WIDTH                               2U
#define USBSSP__XECP_PSI_HIGH_SPEED__PLT_MASK                        0x000000C0U
#define USBSSP__XECP_PSI_HIGH_SPEED__PLT_SHIFT                                6U
#define USBSSP__XECP_PSI_HIGH_SPEED__PLT_WIDTH                                2U
#define USBSSP__XECP_PSI_HIGH_SPEED__PFD_MASK                        0x00000100U
#define USBSSP__XECP_PSI_HIGH_SPEED__PFD_SHIFT                                8U
#define USBSSP__XECP_PSI_HIGH_SPEED__PFD_WIDTH                                1U
#define USBSSP__XECP_PSI_HIGH_SPEED__PFD_WOCLR                                0U
#define USBSSP__XECP_PSI_HIGH_SPEED__PFD_WOSET                                0U
#define USBSSP__XECP_PSI_HIGH_SPEED__RSVDP1_MASK                     0x0000FE00U
#define USBSSP__XECP_PSI_HIGH_SPEED__RSVDP1_SHIFT                             9U
#define USBSSP__XECP_PSI_HIGH_SPEED__RSVDP1_WIDTH                             7U
#define USBSSP__XECP_PSI_HIGH_SPEED__PSIM_MASK                       0xFFFF0000U
#define USBSSP__XECP_PSI_HIGH_SPEED__PSIM_SHIFT                              16U
#define USBSSP__XECP_PSI_HIGH_SPEED__PSIM_WIDTH                              16U

#define USBSSP__XECP_SUPP_USB3_CAP0_READ_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB3_CAP0_WRITE_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB3_CAP0__PID_MASK                        0x000000FFU
#define USBSSP__XECP_SUPP_USB3_CAP0__PID_SHIFT                                0U
#define USBSSP__XECP_SUPP_USB3_CAP0__PID_WIDTH                                8U
#define USBSSP__XECP_SUPP_USB3_CAP0__NEXTCAPID_MASK                  0x0000FF00U
#define USBSSP__XECP_SUPP_USB3_CAP0__NEXTCAPID_SHIFT                          8U
#define USBSSP__XECP_SUPP_USB3_CAP0__NEXTCAPID_WIDTH                          8U
#define USBSSP__XECP_SUPP_USB3_CAP0__MINOR_REV_MASK                  0x00FF0000U
#define USBSSP__XECP_SUPP_USB3_CAP0__MINOR_REV_SHIFT                         16U
#define USBSSP__XECP_SUPP_USB3_CAP0__MINOR_REV_WIDTH                          8U
#define USBSSP__XECP_SUPP_USB3_CAP0__MAJOR_REV_MASK                  0xFF000000U
#define USBSSP__XECP_SUPP_USB3_CAP0__MAJOR_REV_SHIFT                         24U
#define USBSSP__XECP_SUPP_USB3_CAP0__MAJOR_REV_WIDTH                          8U

#define USBSSP__XECP_SUPP_USB3_CAP1_READ_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB3_CAP1_WRITE_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB3_CAP1__USB_STRING_MASK                 0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB3_CAP1__USB_STRING_SHIFT                         0U
#define USBSSP__XECP_SUPP_USB3_CAP1__USB_STRING_WIDTH                        32U

#define USBSSP__XECP_SUPP_USB3_CAP2_READ_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB3_CAP2_WRITE_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB3_CAP2__COMPATIBLE_PORT_OFFSET_MASK     0x000000FFU
#define USBSSP__XECP_SUPP_USB3_CAP2__COMPATIBLE_PORT_OFFSET_SHIFT             0U
#define USBSSP__XECP_SUPP_USB3_CAP2__COMPATIBLE_PORT_OFFSET_WIDTH             8U
#define USBSSP__XECP_SUPP_USB3_CAP2__COMPATIBLE_PORT_COUNT_MASK      0x0000FF00U
#define USBSSP__XECP_SUPP_USB3_CAP2__COMPATIBLE_PORT_COUNT_SHIFT              8U
#define USBSSP__XECP_SUPP_USB3_CAP2__COMPATIBLE_PORT_COUNT_WIDTH              8U
#define USBSSP__XECP_SUPP_USB3_CAP2__RSVDP1_MASK                     0x0FFF0000U
#define USBSSP__XECP_SUPP_USB3_CAP2__RSVDP1_SHIFT                            16U
#define USBSSP__XECP_SUPP_USB3_CAP2__RSVDP1_WIDTH                            12U
#define USBSSP__XECP_SUPP_USB3_CAP2__PSIC_MASK                       0xF0000000U
#define USBSSP__XECP_SUPP_USB3_CAP2__PSIC_SHIFT                              28U
#define USBSSP__XECP_SUPP_USB3_CAP2__PSIC_WIDTH                               4U

#define USBSSP__XECP_SUPP_USB3_PROTOCOL_SLOT_TYPE_READ_MASK          0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB3_PROTOCOL_SLOT_TYPE_WRITE_MASK         0xFFFFFFFFU
#define USBSSP__XECP_SUPP_USB3_PROTOCOL_SLOT_TYPE__PST_MASK          0x0000001FU
#define USBSSP__XECP_SUPP_USB3_PROTOCOL_SLOT_TYPE__PST_SHIFT                  0U
#define USBSSP__XECP_SUPP_USB3_PROTOCOL_SLOT_TYPE__PST_WIDTH                  5U
#define USBSSP__XECP_SUPP_USB3_PROTOCOL_SLOT_TYPE__RSVDP1_MASK       0xFFFFFFE0U
#define USBSSP__XECP_SUPP_USB3_PROTOCOL_SLOT_TYPE__RSVDP1_SHIFT               5U
#define USBSSP__XECP_SUPP_USB3_PROTOCOL_SLOT_TYPE__RSVDP1_WIDTH              27U

#define USBSSP__PSI_SUPER_SPEED_READ_MASK                            0xFFFFFFFFU
#define USBSSP__PSI_SUPER_SPEED_WRITE_MASK                           0xFFFFFFFFU
#define USBSSP__PSI_SUPER_SPEED__PSIV_MASK                           0x0000000FU
#define USBSSP__PSI_SUPER_SPEED__PSIV_SHIFT                                   0U
#define USBSSP__PSI_SUPER_SPEED__PSIV_WIDTH                                   4U
#define USBSSP__PSI_SUPER_SPEED__PSIE_MASK                           0x00000030U
#define USBSSP__PSI_SUPER_SPEED__PSIE_SHIFT                                   4U
#define USBSSP__PSI_SUPER_SPEED__PSIE_WIDTH                                   2U
#define USBSSP__PSI_SUPER_SPEED__PLT_MASK                            0x000000C0U
#define USBSSP__PSI_SUPER_SPEED__PLT_SHIFT                                    6U
#define USBSSP__PSI_SUPER_SPEED__PLT_WIDTH                                    2U
#define USBSSP__PSI_SUPER_SPEED__PFD_MASK                            0x00000100U
#define USBSSP__PSI_SUPER_SPEED__PFD_SHIFT                                    8U
#define USBSSP__PSI_SUPER_SPEED__PFD_WIDTH                                    1U
#define USBSSP__PSI_SUPER_SPEED__PFD_WOCLR                                    0U
#define USBSSP__PSI_SUPER_SPEED__PFD_WOSET                                    0U
#define USBSSP__PSI_SUPER_SPEED__RSVDP1_MASK                         0x0000FE00U
#define USBSSP__PSI_SUPER_SPEED__RSVDP1_SHIFT                                 9U
#define USBSSP__PSI_SUPER_SPEED__RSVDP1_WIDTH                                 7U
#define USBSSP__PSI_SUPER_SPEED__PSIM_MASK                           0xFFFF0000U
#define USBSSP__PSI_SUPER_SPEED__PSIM_SHIFT                                  16U
#define USBSSP__PSI_SUPER_SPEED__PSIM_WIDTH                                  16U

#define USBSSP__XECP_CMDM_STS0_READ_MASK                             0xFFFFFFFFU
#define USBSSP__XECP_CMDM_STS0_WRITE_MASK                            0xFFFFFFFFU
#define USBSSP__XECP_CMDM_STS0__VEND_DEF_CMDM_CAP_ID_193_MASK        0x000000FFU
#define USBSSP__XECP_CMDM_STS0__VEND_DEF_CMDM_CAP_ID_193_SHIFT                0U
#define USBSSP__XECP_CMDM_STS0__VEND_DEF_CMDM_CAP_ID_193_WIDTH                8U
#define USBSSP__XECP_CMDM_STS0__XECP_CMDM_NEXT_CAP_OFFSET_MASK       0x0000FF00U
#define USBSSP__XECP_CMDM_STS0__XECP_CMDM_NEXT_CAP_OFFSET_SHIFT               8U
#define USBSSP__XECP_CMDM_STS0__XECP_CMDM_NEXT_CAP_OFFSET_WIDTH               8U
#define USBSSP__XECP_CMDM_STS0__CMD_RUNNING_MASK                     0x00010000U
#define USBSSP__XECP_CMDM_STS0__CMD_RUNNING_SHIFT                            16U
#define USBSSP__XECP_CMDM_STS0__CMD_RUNNING_WIDTH                             1U
#define USBSSP__XECP_CMDM_STS0__CMD_RUNNING_WOCLR                             0U
#define USBSSP__XECP_CMDM_STS0__CMD_RUNNING_WOSET                             0U
#define USBSSP__XECP_CMDM_STS0__HOST_CMD_DB_RANG_STICKY_MASK         0x00020000U
#define USBSSP__XECP_CMDM_STS0__HOST_CMD_DB_RANG_STICKY_SHIFT                17U
#define USBSSP__XECP_CMDM_STS0__HOST_CMD_DB_RANG_STICKY_WIDTH                 1U
#define USBSSP__XECP_CMDM_STS0__HOST_CMD_DB_RANG_STICKY_WOCLR                 0U
#define USBSSP__XECP_CMDM_STS0__HOST_CMD_DB_RANG_STICKY_WOSET                 0U
#define USBSSP__XECP_CMDM_STS0__STOPPING_CMD_RING_MASK               0x00040000U
#define USBSSP__XECP_CMDM_STS0__STOPPING_CMD_RING_SHIFT                      18U
#define USBSSP__XECP_CMDM_STS0__STOPPING_CMD_RING_WIDTH                       1U
#define USBSSP__XECP_CMDM_STS0__STOPPING_CMD_RING_WOCLR                       0U
#define USBSSP__XECP_CMDM_STS0__STOPPING_CMD_RING_WOSET                       0U
#define USBSSP__XECP_CMDM_STS0__RESERVED_R_MASK                      0x00080000U
#define USBSSP__XECP_CMDM_STS0__RESERVED_R_SHIFT                             19U
#define USBSSP__XECP_CMDM_STS0__RESERVED_R_WIDTH                              1U
#define USBSSP__XECP_CMDM_STS0__RESERVED_R_WOCLR                              0U
#define USBSSP__XECP_CMDM_STS0__RESERVED_R_WOSET                              0U
#define USBSSP__XECP_CMDM_STS0__TRM_STALL_REQ_MASK                   0x00100000U
#define USBSSP__XECP_CMDM_STS0__TRM_STALL_REQ_SHIFT                          20U
#define USBSSP__XECP_CMDM_STS0__TRM_STALL_REQ_WIDTH                           1U
#define USBSSP__XECP_CMDM_STS0__TRM_STALL_REQ_WOCLR                           0U
#define USBSSP__XECP_CMDM_STS0__TRM_STALL_REQ_WOSET                           0U
#define USBSSP__XECP_CMDM_STS0__TRM_EPERR_UPD_REQ_MASK               0x00200000U
#define USBSSP__XECP_CMDM_STS0__TRM_EPERR_UPD_REQ_SHIFT                      21U
#define USBSSP__XECP_CMDM_STS0__TRM_EPERR_UPD_REQ_WIDTH                       1U
#define USBSSP__XECP_CMDM_STS0__TRM_EPERR_UPD_REQ_WOCLR                       0U
#define USBSSP__XECP_CMDM_STS0__TRM_EPERR_UPD_REQ_WOSET                       0U
#define USBSSP__XECP_CMDM_STS0__DBM_EP_UPD_REQ_MASK                  0x00400000U
#define USBSSP__XECP_CMDM_STS0__DBM_EP_UPD_REQ_SHIFT                         22U
#define USBSSP__XECP_CMDM_STS0__DBM_EP_UPD_REQ_WIDTH                          1U
#define USBSSP__XECP_CMDM_STS0__DBM_EP_UPD_REQ_WOCLR                          0U
#define USBSSP__XECP_CMDM_STS0__DBM_EP_UPD_REQ_WOSET                          0U
#define USBSSP__XECP_CMDM_STS0__UPDATE_ENDPT_ACTIVE_MASK             0x00800000U
#define USBSSP__XECP_CMDM_STS0__UPDATE_ENDPT_ACTIVE_SHIFT                    23U
#define USBSSP__XECP_CMDM_STS0__UPDATE_ENDPT_ACTIVE_WIDTH                     1U
#define USBSSP__XECP_CMDM_STS0__UPDATE_ENDPT_ACTIVE_WOCLR                     0U
#define USBSSP__XECP_CMDM_STS0__UPDATE_ENDPT_ACTIVE_WOSET                     0U
#define USBSSP__XECP_CMDM_STS0__ODMA_ADDRESS_DEV_PENDING_MASK        0x01000000U
#define USBSSP__XECP_CMDM_STS0__ODMA_ADDRESS_DEV_PENDING_SHIFT               24U
#define USBSSP__XECP_CMDM_STS0__ODMA_ADDRESS_DEV_PENDING_WIDTH                1U
#define USBSSP__XECP_CMDM_STS0__ODMA_ADDRESS_DEV_PENDING_WOCLR                0U
#define USBSSP__XECP_CMDM_STS0__ODMA_ADDRESS_DEV_PENDING_WOSET                0U
#define USBSSP__XECP_CMDM_STS0__ODMA_ADDRESS_DEV_DONE_MASK           0x02000000U
#define USBSSP__XECP_CMDM_STS0__ODMA_ADDRESS_DEV_DONE_SHIFT                  25U
#define USBSSP__XECP_CMDM_STS0__ODMA_ADDRESS_DEV_DONE_WIDTH                   1U
#define USBSSP__XECP_CMDM_STS0__ODMA_ADDRESS_DEV_DONE_WOCLR                   0U
#define USBSSP__XECP_CMDM_STS0__ODMA_ADDRESS_DEV_DONE_WOSET                   0U
#define USBSSP__XECP_CMDM_STS0__CMDM_CLR_DB_REQ_MASK                 0x04000000U
#define USBSSP__XECP_CMDM_STS0__CMDM_CLR_DB_REQ_SHIFT                        26U
#define USBSSP__XECP_CMDM_STS0__CMDM_CLR_DB_REQ_WIDTH                         1U
#define USBSSP__XECP_CMDM_STS0__CMDM_CLR_DB_REQ_WOCLR                         0U
#define USBSSP__XECP_CMDM_STS0__CMDM_CLR_DB_REQ_WOSET                         0U
#define USBSSP__XECP_CMDM_STS0__CMDM_STOP_REQ_MASK                   0x08000000U
#define USBSSP__XECP_CMDM_STS0__CMDM_STOP_REQ_SHIFT                          27U
#define USBSSP__XECP_CMDM_STS0__CMDM_STOP_REQ_WIDTH                           1U
#define USBSSP__XECP_CMDM_STS0__CMDM_STOP_REQ_WOCLR                           0U
#define USBSSP__XECP_CMDM_STS0__CMDM_STOP_REQ_WOSET                           0U
#define USBSSP__XECP_CMDM_STS0__CMDM_CNTX_LOCK_REQ_MASK              0x10000000U
#define USBSSP__XECP_CMDM_STS0__CMDM_CNTX_LOCK_REQ_SHIFT                     28U
#define USBSSP__XECP_CMDM_STS0__CMDM_CNTX_LOCK_REQ_WIDTH                      1U
#define USBSSP__XECP_CMDM_STS0__CMDM_CNTX_LOCK_REQ_WOCLR                      0U
#define USBSSP__XECP_CMDM_STS0__CMDM_CNTX_LOCK_REQ_WOSET                      0U
#define USBSSP__XECP_CMDM_STS0__TRM_CNTX_IN_USE_MASK                 0x20000000U
#define USBSSP__XECP_CMDM_STS0__TRM_CNTX_IN_USE_SHIFT                        29U
#define USBSSP__XECP_CMDM_STS0__TRM_CNTX_IN_USE_WIDTH                         1U
#define USBSSP__XECP_CMDM_STS0__TRM_CNTX_IN_USE_WOCLR                         0U
#define USBSSP__XECP_CMDM_STS0__TRM_CNTX_IN_USE_WOSET                         0U
#define USBSSP__XECP_CMDM_STS0__ODMA_CNTX_IN_USE_MASK                0x40000000U
#define USBSSP__XECP_CMDM_STS0__ODMA_CNTX_IN_USE_SHIFT                       30U
#define USBSSP__XECP_CMDM_STS0__ODMA_CNTX_IN_USE_WIDTH                        1U
#define USBSSP__XECP_CMDM_STS0__ODMA_CNTX_IN_USE_WOCLR                        0U
#define USBSSP__XECP_CMDM_STS0__ODMA_CNTX_IN_USE_WOSET                        0U
#define USBSSP__XECP_CMDM_STS0__IDMA_CNTX_IN_USE_MASK                0x80000000U
#define USBSSP__XECP_CMDM_STS0__IDMA_CNTX_IN_USE_SHIFT                       31U
#define USBSSP__XECP_CMDM_STS0__IDMA_CNTX_IN_USE_WIDTH                        1U
#define USBSSP__XECP_CMDM_STS0__IDMA_CNTX_IN_USE_WOCLR                        0U
#define USBSSP__XECP_CMDM_STS0__IDMA_CNTX_IN_USE_WOSET                        0U

#define USBSSP__XECP_CMDM_RESERVED_1_READ_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_1_WRITE_MASK                      0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_1__RESERVED_R_MASK                0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_1__RESERVED_R_SHIFT                        0U
#define USBSSP__XECP_CMDM_RESERVED_1__RESERVED_R_WIDTH                       32U

#define USBSSP__XECP_CMDM_RESERVED_2_READ_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_2_WRITE_MASK                      0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_2__RESERVED_R_MASK                0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_2__RESERVED_R_SHIFT                        0U
#define USBSSP__XECP_CMDM_RESERVED_2__RESERVED_R_WIDTH                       32U

#define USBSSP__XECP_CMDM_RESERVED_3_READ_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_3_WRITE_MASK                      0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_3__RESERVED_R_MASK                0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_3__RESERVED_R_SHIFT                        0U
#define USBSSP__XECP_CMDM_RESERVED_3__RESERVED_R_WIDTH                       32U

#define USBSSP__XECP_CMDM_RESERVED_4_READ_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_4_WRITE_MASK                      0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_4__RESERVED_R_MASK                0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_4__RESERVED_R_SHIFT                        0U
#define USBSSP__XECP_CMDM_RESERVED_4__RESERVED_R_WIDTH                       32U

#define USBSSP__XECP_CMDM_RESERVED_5_READ_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_5_WRITE_MASK                      0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_5__RESERVED_R_MASK                0xFFFFFFFFU
#define USBSSP__XECP_CMDM_RESERVED_5__RESERVED_R_SHIFT                        0U
#define USBSSP__XECP_CMDM_RESERVED_5__RESERVED_R_WIDTH                       32U

#define USBSSP__XECP_CMDM_CTRL_REG1_READ_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_CMDM_CTRL_REG1_WRITE_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_CMDM_CTRL_REG1__UPDATE_ENDPT_EVENT_ENABLE_MASK  0x00000001U
#define USBSSP__XECP_CMDM_CTRL_REG1__UPDATE_ENDPT_EVENT_ENABLE_SHIFT          0U
#define USBSSP__XECP_CMDM_CTRL_REG1__UPDATE_ENDPT_EVENT_ENABLE_WIDTH          1U
#define USBSSP__XECP_CMDM_CTRL_REG1__UPDATE_ENDPT_EVENT_ENABLE_WOCLR          0U
#define USBSSP__XECP_CMDM_CTRL_REG1__UPDATE_ENDPT_EVENT_ENABLE_WOSET          0U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_FAIL_MASK       0x00000002U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_FAIL_SHIFT               1U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_FAIL_WIDTH               1U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_FAIL_WOCLR               0U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_FAIL_WOSET               0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4SETDQPTR_MASK         0x00000004U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4SETDQPTR_SHIFT                 2U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4SETDQPTR_WIDTH                 1U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4SETDQPTR_WOCLR                 0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4SETDQPTR_WOSET                 0U
#define USBSSP__XECP_CMDM_CTRL_REG1__ADDR_DEV_SLST_BSR_CHECK_EN_MASK 0x00000008U
#define USBSSP__XECP_CMDM_CTRL_REG1__ADDR_DEV_SLST_BSR_CHECK_EN_SHIFT         3U
#define USBSSP__XECP_CMDM_CTRL_REG1__ADDR_DEV_SLST_BSR_CHECK_EN_WIDTH         1U
#define USBSSP__XECP_CMDM_CTRL_REG1__ADDR_DEV_SLST_BSR_CHECK_EN_WOCLR         0U
#define USBSSP__XECP_CMDM_CTRL_REG1__ADDR_DEV_SLST_BSR_CHECK_EN_WOSET         0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4RSTDEV_MASK           0x00000010U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4RSTDEV_SHIFT                   4U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4RSTDEV_WIDTH                   1U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4RSTDEV_WOCLR                   0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4RSTDEV_WOSET                   0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENSLOT_REG_MASK       0x00000020U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENSLOT_REG_SHIFT               5U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENSLOT_REG_WIDTH               1U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENSLOT_REG_WOCLR               0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENSLOT_REG_WOSET               0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENADDR_MASK           0x00000040U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENADDR_SHIFT                   6U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENADDR_WIDTH                   1U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENADDR_WOCLR                   0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENADDR_WOSET                   0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENCFGENDPT_MASK       0x00000080U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENCFGENDPT_SHIFT               7U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENCFGENDPT_WIDTH               1U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENCFGENDPT_WOCLR               0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_CNTX_4ENCFGENDPT_WOSET               0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4EN_SLOT_MASK       0x00000100U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4EN_SLOT_SHIFT               8U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4EN_SLOT_WIDTH               1U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4EN_SLOT_WOCLR               0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4EN_SLOT_WOSET               0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4RST_ENDPT_MASK     0x00000200U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4RST_ENDPT_SHIFT             9U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4RST_ENDPT_WIDTH             1U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4RST_ENDPT_WOCLR             0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4RST_ENDPT_WOSET             0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4RST_DEVICE_MASK    0x00000400U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4RST_DEVICE_SHIFT           10U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4RST_DEVICE_WIDTH            1U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4RST_DEVICE_WOCLR            0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4RST_DEVICE_WOSET            0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4CFG_ENDPT_MASK     0x00000800U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4CFG_ENDPT_SHIFT            11U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4CFG_ENDPT_WIDTH             1U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4CFG_ENDPT_WOCLR             0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4CFG_ENDPT_WOSET             0U
#define USBSSP__XECP_CMDM_CTRL_REG1__GLOB_TSP_EN_MASK                0x00001000U
#define USBSSP__XECP_CMDM_CTRL_REG1__GLOB_TSP_EN_SHIFT                       12U
#define USBSSP__XECP_CMDM_CTRL_REG1__GLOB_TSP_EN_WIDTH                        1U
#define USBSSP__XECP_CMDM_CTRL_REG1__GLOB_TSP_EN_WOCLR                        0U
#define USBSSP__XECP_CMDM_CTRL_REG1__GLOB_TSP_EN_WOSET                        0U
#define USBSSP__XECP_CMDM_CTRL_REG1__INIT_RETRY_MASK                 0x00002000U
#define USBSSP__XECP_CMDM_CTRL_REG1__INIT_RETRY_SHIFT                        13U
#define USBSSP__XECP_CMDM_CTRL_REG1__INIT_RETRY_WIDTH                         1U
#define USBSSP__XECP_CMDM_CTRL_REG1__INIT_RETRY_WOCLR                         0U
#define USBSSP__XECP_CMDM_CTRL_REG1__INIT_RETRY_WOSET                         0U
#define USBSSP__XECP_CMDM_CTRL_REG1__EVAL_EPST_CHECK_EN_MASK         0x00004000U
#define USBSSP__XECP_CMDM_CTRL_REG1__EVAL_EPST_CHECK_EN_SHIFT                14U
#define USBSSP__XECP_CMDM_CTRL_REG1__EVAL_EPST_CHECK_EN_WIDTH                 1U
#define USBSSP__XECP_CMDM_CTRL_REG1__EVAL_EPST_CHECK_EN_WOCLR                 0U
#define USBSSP__XECP_CMDM_CTRL_REG1__EVAL_EPST_CHECK_EN_WOSET                 0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4DIS_SLOT_MASK      0x00008000U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4DIS_SLOT_SHIFT             15U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4DIS_SLOT_WIDTH              1U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4DIS_SLOT_WOCLR              0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_EP_CNTX_4DIS_SLOT_WOSET              0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_SPLIT_STATE_WITH_TSPSET_MASK 0x00010000U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_SPLIT_STATE_WITH_TSPSET_SHIFT       16U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_SPLIT_STATE_WITH_TSPSET_WIDTH        1U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_SPLIT_STATE_WITH_TSPSET_WOCLR        0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CLR_SPLIT_STATE_WITH_TSPSET_WOSET        0U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_PASS_MASK       0x00020000U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_PASS_SHIFT              17U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_PASS_WIDTH               1U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_PASS_WOCLR               0U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_PASS_WOSET               0U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_SYS_PASS_MASK   0x00040000U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_SYS_PASS_SHIFT          18U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_SYS_PASS_WIDTH           1U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_SYS_PASS_WOCLR           0U
#define USBSSP__XECP_CMDM_CTRL_REG1__FORCE_BANDWIDTH_SYS_PASS_WOSET           0U
#define USBSSP__XECP_CMDM_CTRL_REG1__REPORT_BANDWIDTH_SKIP_SCAN_MASK 0x00080000U
#define USBSSP__XECP_CMDM_CTRL_REG1__REPORT_BANDWIDTH_SKIP_SCAN_SHIFT        19U
#define USBSSP__XECP_CMDM_CTRL_REG1__REPORT_BANDWIDTH_SKIP_SCAN_WIDTH         1U
#define USBSSP__XECP_CMDM_CTRL_REG1__REPORT_BANDWIDTH_SKIP_SCAN_WOCLR         0U
#define USBSSP__XECP_CMDM_CTRL_REG1__REPORT_BANDWIDTH_SKIP_SCAN_WOSET         0U
#define USBSSP__XECP_CMDM_CTRL_REG1__ENABLE_MAX_EP_CACHE_MASK        0x00100000U
#define USBSSP__XECP_CMDM_CTRL_REG1__ENABLE_MAX_EP_CACHE_SHIFT               20U
#define USBSSP__XECP_CMDM_CTRL_REG1__ENABLE_MAX_EP_CACHE_WIDTH                1U
#define USBSSP__XECP_CMDM_CTRL_REG1__ENABLE_MAX_EP_CACHE_WOCLR                0U
#define USBSSP__XECP_CMDM_CTRL_REG1__ENABLE_MAX_EP_CACHE_WOSET                0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CFG_ENDPT_CNTX_LOCK_DIS_MASK    0x00200000U
#define USBSSP__XECP_CMDM_CTRL_REG1__CFG_ENDPT_CNTX_LOCK_DIS_SHIFT           21U
#define USBSSP__XECP_CMDM_CTRL_REG1__CFG_ENDPT_CNTX_LOCK_DIS_WIDTH            1U
#define USBSSP__XECP_CMDM_CTRL_REG1__CFG_ENDPT_CNTX_LOCK_DIS_WOCLR            0U
#define USBSSP__XECP_CMDM_CTRL_REG1__CFG_ENDPT_CNTX_LOCK_DIS_WOSET            0U
#define USBSSP__XECP_CMDM_CTRL_REG1__FEATURE_RETRY_EN_MASK           0x00400000U
#define USBSSP__XECP_CMDM_CTRL_REG1__FEATURE_RETRY_EN_SHIFT                  22U
#define USBSSP__XECP_CMDM_CTRL_REG1__FEATURE_RETRY_EN_WIDTH                   1U
#define USBSSP__XECP_CMDM_CTRL_REG1__FEATURE_RETRY_EN_WOCLR                   0U
#define USBSSP__XECP_CMDM_CTRL_REG1__FEATURE_RETRY_EN_WOSET                   0U
#define USBSSP__XECP_CMDM_CTRL_REG1__EVAL_CNTX_BW_SCAN_EN_MASK       0x00800000U
#define USBSSP__XECP_CMDM_CTRL_REG1__EVAL_CNTX_BW_SCAN_EN_SHIFT              23U
#define USBSSP__XECP_CMDM_CTRL_REG1__EVAL_CNTX_BW_SCAN_EN_WIDTH               1U
#define USBSSP__XECP_CMDM_CTRL_REG1__EVAL_CNTX_BW_SCAN_EN_WOCLR               0U
#define USBSSP__XECP_CMDM_CTRL_REG1__EVAL_CNTX_BW_SCAN_EN_WOSET               0U
#define USBSSP__XECP_CMDM_CTRL_REG1__DEFAULT_ISOCH_EP_BANDWIDTH_MASK 0x0F000000U
#define USBSSP__XECP_CMDM_CTRL_REG1__DEFAULT_ISOCH_EP_BANDWIDTH_SHIFT        24U
#define USBSSP__XECP_CMDM_CTRL_REG1__DEFAULT_ISOCH_EP_BANDWIDTH_WIDTH         4U
#define USBSSP__XECP_CMDM_CTRL_REG1__DEFAULT_INTR_EP_BANDWIDTH_MASK  0xF0000000U
#define USBSSP__XECP_CMDM_CTRL_REG1__DEFAULT_INTR_EP_BANDWIDTH_SHIFT         28U
#define USBSSP__XECP_CMDM_CTRL_REG1__DEFAULT_INTR_EP_BANDWIDTH_WIDTH          4U

#define USBSSP__XECP_CMDM_CTRL_REG2_READ_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_CMDM_CTRL_REG2_WRITE_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_ST_MASK                     0x00003FFFU
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_ST_SHIFT                             0U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_ST_WIDTH                            14U
#define USBSSP__XECP_CMDM_CTRL_REG2__BURST_SIZE_DEFAULT_EN_MASK      0x00004000U
#define USBSSP__XECP_CMDM_CTRL_REG2__BURST_SIZE_DEFAULT_EN_SHIFT             14U
#define USBSSP__XECP_CMDM_CTRL_REG2__BURST_SIZE_DEFAULT_EN_WIDTH              1U
#define USBSSP__XECP_CMDM_CTRL_REG2__BURST_SIZE_DEFAULT_EN_WOCLR              0U
#define USBSSP__XECP_CMDM_CTRL_REG2__BURST_SIZE_DEFAULT_EN_WOSET              0U
#define USBSSP__XECP_CMDM_CTRL_REG2__DISABLE_STALL_CLR_EP_MASK       0x00008000U
#define USBSSP__XECP_CMDM_CTRL_REG2__DISABLE_STALL_CLR_EP_SHIFT              15U
#define USBSSP__XECP_CMDM_CTRL_REG2__DISABLE_STALL_CLR_EP_WIDTH               1U
#define USBSSP__XECP_CMDM_CTRL_REG2__DISABLE_STALL_CLR_EP_WOCLR               0U
#define USBSSP__XECP_CMDM_CTRL_REG2__DISABLE_STALL_CLR_EP_WOSET               0U
#define USBSSP__XECP_CMDM_CTRL_REG2__INCREASE_UPDATE_EP_PRIORITY_EN_MASK 0x00010000U
#define USBSSP__XECP_CMDM_CTRL_REG2__INCREASE_UPDATE_EP_PRIORITY_EN_SHIFT    16U
#define USBSSP__XECP_CMDM_CTRL_REG2__INCREASE_UPDATE_EP_PRIORITY_EN_WIDTH     1U
#define USBSSP__XECP_CMDM_CTRL_REG2__INCREASE_UPDATE_EP_PRIORITY_EN_WOCLR     0U
#define USBSSP__XECP_CMDM_CTRL_REG2__INCREASE_UPDATE_EP_PRIORITY_EN_WOSET     0U
#define USBSSP__XECP_CMDM_CTRL_REG2__TRM_BREAK_LOOP_EN_MASK          0x00020000U
#define USBSSP__XECP_CMDM_CTRL_REG2__TRM_BREAK_LOOP_EN_SHIFT                 17U
#define USBSSP__XECP_CMDM_CTRL_REG2__TRM_BREAK_LOOP_EN_WIDTH                  1U
#define USBSSP__XECP_CMDM_CTRL_REG2__TRM_BREAK_LOOP_EN_WOCLR                  0U
#define USBSSP__XECP_CMDM_CTRL_REG2__TRM_BREAK_LOOP_EN_WOSET                  0U
#define USBSSP__XECP_CMDM_CTRL_REG2__TSP_4SET_DQPTR_REG_MASK         0x00040000U
#define USBSSP__XECP_CMDM_CTRL_REG2__TSP_4SET_DQPTR_REG_SHIFT                18U
#define USBSSP__XECP_CMDM_CTRL_REG2__TSP_4SET_DQPTR_REG_WIDTH                 1U
#define USBSSP__XECP_CMDM_CTRL_REG2__TSP_4SET_DQPTR_REG_WOCLR                 0U
#define USBSSP__XECP_CMDM_CTRL_REG2__TSP_4SET_DQPTR_REG_WOSET                 0U
#define USBSSP__XECP_CMDM_CTRL_REG2__FORCE_RESET_ENDPT_REG_MASK      0x00080000U
#define USBSSP__XECP_CMDM_CTRL_REG2__FORCE_RESET_ENDPT_REG_SHIFT             19U
#define USBSSP__XECP_CMDM_CTRL_REG2__FORCE_RESET_ENDPT_REG_WIDTH              1U
#define USBSSP__XECP_CMDM_CTRL_REG2__FORCE_RESET_ENDPT_REG_WOCLR              0U
#define USBSSP__XECP_CMDM_CTRL_REG2__FORCE_RESET_ENDPT_REG_WOSET              0U
#define USBSSP__XECP_CMDM_CTRL_REG2__SET_DQPTR_CLR_EP_ARYS_MASK      0x00100000U
#define USBSSP__XECP_CMDM_CTRL_REG2__SET_DQPTR_CLR_EP_ARYS_SHIFT             20U
#define USBSSP__XECP_CMDM_CTRL_REG2__SET_DQPTR_CLR_EP_ARYS_WIDTH              1U
#define USBSSP__XECP_CMDM_CTRL_REG2__SET_DQPTR_CLR_EP_ARYS_WOCLR              0U
#define USBSSP__XECP_CMDM_CTRL_REG2__SET_DQPTR_CLR_EP_ARYS_WOSET              0U
#define USBSSP__XECP_CMDM_CTRL_REG2__CMD_ST_DIS_REG_MASK             0x00200000U
#define USBSSP__XECP_CMDM_CTRL_REG2__CMD_ST_DIS_REG_SHIFT                    21U
#define USBSSP__XECP_CMDM_CTRL_REG2__CMD_ST_DIS_REG_WIDTH                     1U
#define USBSSP__XECP_CMDM_CTRL_REG2__CMD_ST_DIS_REG_WOCLR                     0U
#define USBSSP__XECP_CMDM_CTRL_REG2__CMD_ST_DIS_REG_WOSET                     0U
#define USBSSP__XECP_CMDM_CTRL_REG2__ENABLE_BW_CAL_MASK              0x00400000U
#define USBSSP__XECP_CMDM_CTRL_REG2__ENABLE_BW_CAL_SHIFT                     22U
#define USBSSP__XECP_CMDM_CTRL_REG2__ENABLE_BW_CAL_WIDTH                      1U
#define USBSSP__XECP_CMDM_CTRL_REG2__ENABLE_BW_CAL_WOCLR                      0U
#define USBSSP__XECP_CMDM_CTRL_REG2__ENABLE_BW_CAL_WOSET                      0U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_CNTX_4RST_ENDPT_REG_MASK    0x00800000U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_CNTX_4RST_ENDPT_REG_SHIFT           23U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_CNTX_4RST_ENDPT_REG_WIDTH            1U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_CNTX_4RST_ENDPT_REG_WOCLR            0U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_CNTX_4RST_ENDPT_REG_WOSET            0U
#define USBSSP__XECP_CMDM_CTRL_REG2__MOVE_XFER_DQPTR_2CPL_DQPTR_EN_MASK 0x01000000U
#define USBSSP__XECP_CMDM_CTRL_REG2__MOVE_XFER_DQPTR_2CPL_DQPTR_EN_SHIFT     24U
#define USBSSP__XECP_CMDM_CTRL_REG2__MOVE_XFER_DQPTR_2CPL_DQPTR_EN_WIDTH      1U
#define USBSSP__XECP_CMDM_CTRL_REG2__MOVE_XFER_DQPTR_2CPL_DQPTR_EN_WOCLR      0U
#define USBSSP__XECP_CMDM_CTRL_REG2__MOVE_XFER_DQPTR_2CPL_DQPTR_EN_WOSET      0U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_EP_CNTX_4STALL_UPD_MASK     0x02000000U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_EP_CNTX_4STALL_UPD_SHIFT            25U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_EP_CNTX_4STALL_UPD_WIDTH             1U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_EP_CNTX_4STALL_UPD_WOCLR             0U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_EP_CNTX_4STALL_UPD_WOSET             0U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_EP_CNTX_4STOP_ENDPT_MASK    0x04000000U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_EP_CNTX_4STOP_ENDPT_SHIFT           26U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_EP_CNTX_4STOP_ENDPT_WIDTH            1U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_EP_CNTX_4STOP_ENDPT_WOCLR            0U
#define USBSSP__XECP_CMDM_CTRL_REG2__CLR_EP_CNTX_4STOP_ENDPT_WOSET            0U
#define USBSSP__XECP_CMDM_CTRL_REG2__ALL_CLK_GATE_DIS_MASK           0x08000000U
#define USBSSP__XECP_CMDM_CTRL_REG2__ALL_CLK_GATE_DIS_SHIFT                  27U
#define USBSSP__XECP_CMDM_CTRL_REG2__ALL_CLK_GATE_DIS_WIDTH                   1U
#define USBSSP__XECP_CMDM_CTRL_REG2__ALL_CLK_GATE_DIS_WOCLR                   0U
#define USBSSP__XECP_CMDM_CTRL_REG2__ALL_CLK_GATE_DIS_WOSET                   0U
#define USBSSP__XECP_CMDM_CTRL_REG2__SRE_MASK                        0x10000000U
#define USBSSP__XECP_CMDM_CTRL_REG2__SRE_SHIFT                               28U
#define USBSSP__XECP_CMDM_CTRL_REG2__SRE_WIDTH                                1U
#define USBSSP__XECP_CMDM_CTRL_REG2__SRE_WOCLR                                0U
#define USBSSP__XECP_CMDM_CTRL_REG2__SRE_WOSET                                0U
#define USBSSP__XECP_CMDM_CTRL_REG2__SLOT_ID_OVERIDE_EN_MASK         0x20000000U
#define USBSSP__XECP_CMDM_CTRL_REG2__SLOT_ID_OVERIDE_EN_SHIFT                29U
#define USBSSP__XECP_CMDM_CTRL_REG2__SLOT_ID_OVERIDE_EN_WIDTH                 1U
#define USBSSP__XECP_CMDM_CTRL_REG2__SLOT_ID_OVERIDE_EN_WOCLR                 0U
#define USBSSP__XECP_CMDM_CTRL_REG2__SLOT_ID_OVERIDE_EN_WOSET                 0U
#define USBSSP__XECP_CMDM_CTRL_REG2__STOP_ENDPT_2MS_TIMEOUT_EN_MASK  0x40000000U
#define USBSSP__XECP_CMDM_CTRL_REG2__STOP_ENDPT_2MS_TIMEOUT_EN_SHIFT         30U
#define USBSSP__XECP_CMDM_CTRL_REG2__STOP_ENDPT_2MS_TIMEOUT_EN_WIDTH          1U
#define USBSSP__XECP_CMDM_CTRL_REG2__STOP_ENDPT_2MS_TIMEOUT_EN_WOCLR          0U
#define USBSSP__XECP_CMDM_CTRL_REG2__STOP_ENDPT_2MS_TIMEOUT_EN_WOSET          0U
#define USBSSP__XECP_CMDM_CTRL_REG2__DOING_2DW_OCNTX_WR_EN_MASK      0x80000000U
#define USBSSP__XECP_CMDM_CTRL_REG2__DOING_2DW_OCNTX_WR_EN_SHIFT             31U
#define USBSSP__XECP_CMDM_CTRL_REG2__DOING_2DW_OCNTX_WR_EN_WIDTH              1U
#define USBSSP__XECP_CMDM_CTRL_REG2__DOING_2DW_OCNTX_WR_EN_WOCLR              0U
#define USBSSP__XECP_CMDM_CTRL_REG2__DOING_2DW_OCNTX_WR_EN_WOSET              0U

#define USBSSP__XECP_CMDM_CTRL_REG3_READ_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_CMDM_CTRL_REG3_WRITE_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_CMDM_CTRL_REG3__DEFAULT_PORT_BANDWD_AVAIL_MASK  0x000000FFU
#define USBSSP__XECP_CMDM_CTRL_REG3__DEFAULT_PORT_BANDWD_AVAIL_SHIFT          0U
#define USBSSP__XECP_CMDM_CTRL_REG3__DEFAULT_PORT_BANDWD_AVAIL_WIDTH          8U
#define USBSSP__XECP_CMDM_CTRL_REG3__DEFAULT_HS_BANDWD_AVAIL_MASK    0x0000FF00U
#define USBSSP__XECP_CMDM_CTRL_REG3__DEFAULT_HS_BANDWD_AVAIL_SHIFT            8U
#define USBSSP__XECP_CMDM_CTRL_REG3__DEFAULT_HS_BANDWD_AVAIL_WIDTH            8U
#define USBSSP__XECP_CMDM_CTRL_REG3__DISABLE_SLOT_TIMER_SELECT_MASK  0x00030000U
#define USBSSP__XECP_CMDM_CTRL_REG3__DISABLE_SLOT_TIMER_SELECT_SHIFT         16U
#define USBSSP__XECP_CMDM_CTRL_REG3__DISABLE_SLOT_TIMER_SELECT_WIDTH          2U
#define USBSSP__XECP_CMDM_CTRL_REG3__CLR_TRM_DMA_CNTX_EN_MASK        0x00040000U
#define USBSSP__XECP_CMDM_CTRL_REG3__CLR_TRM_DMA_CNTX_EN_SHIFT               18U
#define USBSSP__XECP_CMDM_CTRL_REG3__CLR_TRM_DMA_CNTX_EN_WIDTH                1U
#define USBSSP__XECP_CMDM_CTRL_REG3__CLR_TRM_DMA_CNTX_EN_WOCLR                0U
#define USBSSP__XECP_CMDM_CTRL_REG3__CLR_TRM_DMA_CNTX_EN_WOSET                0U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_2TIMEOUT_EN_MASK           0x00080000U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_2TIMEOUT_EN_SHIFT                  19U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_2TIMEOUT_EN_WIDTH                   1U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_2TIMEOUT_EN_WOCLR                   0U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_2TIMEOUT_EN_WOSET                   0U
#define USBSSP__XECP_CMDM_CTRL_REG3__BREAK_CNTX_LOCK_EN_MASK         0x00100000U
#define USBSSP__XECP_CMDM_CTRL_REG3__BREAK_CNTX_LOCK_EN_SHIFT                20U
#define USBSSP__XECP_CMDM_CTRL_REG3__BREAK_CNTX_LOCK_EN_WIDTH                 1U
#define USBSSP__XECP_CMDM_CTRL_REG3__BREAK_CNTX_LOCK_EN_WOCLR                 0U
#define USBSSP__XECP_CMDM_CTRL_REG3__BREAK_CNTX_LOCK_EN_WOSET                 0U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_EP_CLR_STREAM_ST_EN_MASK   0x00200000U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_EP_CLR_STREAM_ST_EN_SHIFT          21U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_EP_CLR_STREAM_ST_EN_WIDTH           1U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_EP_CLR_STREAM_ST_EN_WOCLR           0U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_EP_CLR_STREAM_ST_EN_WOSET           0U
#define USBSSP__XECP_CMDM_CTRL_REG3__ALLOW_CLR_4STOP_MASK            0x00400000U
#define USBSSP__XECP_CMDM_CTRL_REG3__ALLOW_CLR_4STOP_SHIFT                   22U
#define USBSSP__XECP_CMDM_CTRL_REG3__ALLOW_CLR_4STOP_WIDTH                    1U
#define USBSSP__XECP_CMDM_CTRL_REG3__ALLOW_CLR_4STOP_WOCLR                    0U
#define USBSSP__XECP_CMDM_CTRL_REG3__ALLOW_CLR_4STOP_WOSET                    0U
#define USBSSP__XECP_CMDM_CTRL_REG3__STREAM_ALWAYS_UPDATE_CNTX_MASK  0x00800000U
#define USBSSP__XECP_CMDM_CTRL_REG3__STREAM_ALWAYS_UPDATE_CNTX_SHIFT         23U
#define USBSSP__XECP_CMDM_CTRL_REG3__STREAM_ALWAYS_UPDATE_CNTX_WIDTH          1U
#define USBSSP__XECP_CMDM_CTRL_REG3__STREAM_ALWAYS_UPDATE_CNTX_WOCLR          0U
#define USBSSP__XECP_CMDM_CTRL_REG3__STREAM_ALWAYS_UPDATE_CNTX_WOSET          0U
#define USBSSP__XECP_CMDM_CTRL_REG3__SET_BURST_SIZE_4PRDC_DIS_MASK   0x01000000U
#define USBSSP__XECP_CMDM_CTRL_REG3__SET_BURST_SIZE_4PRDC_DIS_SHIFT          24U
#define USBSSP__XECP_CMDM_CTRL_REG3__SET_BURST_SIZE_4PRDC_DIS_WIDTH           1U
#define USBSSP__XECP_CMDM_CTRL_REG3__SET_BURST_SIZE_4PRDC_DIS_WOCLR           0U
#define USBSSP__XECP_CMDM_CTRL_REG3__SET_BURST_SIZE_4PRDC_DIS_WOSET           0U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_EP_CLR_LCSTREAM_ID_EN_MASK 0x02000000U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_EP_CLR_LCSTREAM_ID_EN_SHIFT        25U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_EP_CLR_LCSTREAM_ID_EN_WIDTH         1U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_EP_CLR_LCSTREAM_ID_EN_WOCLR         0U
#define USBSSP__XECP_CMDM_CTRL_REG3__STOP_EP_CLR_LCSTREAM_ID_EN_WOSET         0U
#define USBSSP__XECP_CMDM_CTRL_REG3__UPDATE_CNTX_WHEN_STOPPED_MASK   0x04000000U
#define USBSSP__XECP_CMDM_CTRL_REG3__UPDATE_CNTX_WHEN_STOPPED_SHIFT          26U
#define USBSSP__XECP_CMDM_CTRL_REG3__UPDATE_CNTX_WHEN_STOPPED_WIDTH           1U
#define USBSSP__XECP_CMDM_CTRL_REG3__UPDATE_CNTX_WHEN_STOPPED_WOCLR           0U
#define USBSSP__XECP_CMDM_CTRL_REG3__UPDATE_CNTX_WHEN_STOPPED_WOSET           0U
#define USBSSP__XECP_CMDM_CTRL_REG3__DISABLE_SETDQPTR_CLR_STREAM_ST_MASK 0x08000000U
#define USBSSP__XECP_CMDM_CTRL_REG3__DISABLE_SETDQPTR_CLR_STREAM_ST_SHIFT    27U
#define USBSSP__XECP_CMDM_CTRL_REG3__DISABLE_SETDQPTR_CLR_STREAM_ST_WIDTH     1U
#define USBSSP__XECP_CMDM_CTRL_REG3__DISABLE_SETDQPTR_CLR_STREAM_ST_WOCLR     0U
#define USBSSP__XECP_CMDM_CTRL_REG3__DISABLE_SETDQPTR_CLR_STREAM_ST_WOSET     0U
#define USBSSP__XECP_CMDM_CTRL_REG3__DISABLE_NON0EP_CNTX_CLR_MASK    0x10000000U
#define USBSSP__XECP_CMDM_CTRL_REG3__DISABLE_NON0EP_CNTX_CLR_SHIFT           28U
#define USBSSP__XECP_CMDM_CTRL_REG3__DISABLE_NON0EP_CNTX_CLR_WIDTH            1U
#define USBSSP__XECP_CMDM_CTRL_REG3__DISABLE_NON0EP_CNTX_CLR_WOCLR            0U
#define USBSSP__XECP_CMDM_CTRL_REG3__DISABLE_NON0EP_CNTX_CLR_WOSET            0U
#define USBSSP__XECP_CMDM_CTRL_REG3__EXTRA_DB_RM_4STOP_EN_MASK       0x20000000U
#define USBSSP__XECP_CMDM_CTRL_REG3__EXTRA_DB_RM_4STOP_EN_SHIFT              29U
#define USBSSP__XECP_CMDM_CTRL_REG3__EXTRA_DB_RM_4STOP_EN_WIDTH               1U
#define USBSSP__XECP_CMDM_CTRL_REG3__EXTRA_DB_RM_4STOP_EN_WOCLR               0U
#define USBSSP__XECP_CMDM_CTRL_REG3__EXTRA_DB_RM_4STOP_EN_WOSET               0U
#define USBSSP__XECP_CMDM_CTRL_REG3__IGNORE_HI_ATOMIC_EN_MASK        0x40000000U
#define USBSSP__XECP_CMDM_CTRL_REG3__IGNORE_HI_ATOMIC_EN_SHIFT               30U
#define USBSSP__XECP_CMDM_CTRL_REG3__IGNORE_HI_ATOMIC_EN_WIDTH                1U
#define USBSSP__XECP_CMDM_CTRL_REG3__IGNORE_HI_ATOMIC_EN_WOCLR                0U
#define USBSSP__XECP_CMDM_CTRL_REG3__IGNORE_HI_ATOMIC_EN_WOSET                0U
#define USBSSP__XECP_CMDM_CTRL_REG3__FRINDEX_WR_EN_MASK              0x80000000U
#define USBSSP__XECP_CMDM_CTRL_REG3__FRINDEX_WR_EN_SHIFT                     31U
#define USBSSP__XECP_CMDM_CTRL_REG3__FRINDEX_WR_EN_WIDTH                      1U
#define USBSSP__XECP_CMDM_CTRL_REG3__FRINDEX_WR_EN_WOCLR                      0U
#define USBSSP__XECP_CMDM_CTRL_REG3__FRINDEX_WR_EN_WOSET                      0U

#define USBSSP__XECP_HOST_CTRL_CAP_READ_MASK                         0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_CAP_WRITE_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_CAP__VEND_DEF_HOST_CAP_ID_192_MASK    0x000000FFU
#define USBSSP__XECP_HOST_CTRL_CAP__VEND_DEF_HOST_CAP_ID_192_SHIFT            0U
#define USBSSP__XECP_HOST_CTRL_CAP__VEND_DEF_HOST_CAP_ID_192_WIDTH            8U
#define USBSSP__XECP_HOST_CTRL_CAP__XECP_HOST_NEXT_CAP_OFFSET_MASK   0x0000FF00U
#define USBSSP__XECP_HOST_CTRL_CAP__XECP_HOST_NEXT_CAP_OFFSET_SHIFT           8U
#define USBSSP__XECP_HOST_CTRL_CAP__XECP_HOST_NEXT_CAP_OFFSET_WIDTH           8U
#define USBSSP__XECP_HOST_CTRL_CAP__RESERVED_R_MASK                  0xFFFF0000U
#define USBSSP__XECP_HOST_CTRL_CAP__RESERVED_R_SHIFT                         16U
#define USBSSP__XECP_HOST_CTRL_CAP__RESERVED_R_WIDTH                         16U

#define USBSSP__XECP_HOST_CTRL_RSVD_READ_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_RSVD_WRITE_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_RSVD__RESERVED_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_RSVD__RESERVED_SHIFT                           0U
#define USBSSP__XECP_HOST_CTRL_RSVD__RESERVED_WIDTH                          32U

#define USBSSP__XECP_HOST_CLR_MASK_REG_READ_MASK                     0xFFFFFC00U
#define USBSSP__XECP_HOST_CLR_MASK_REG_WRITE_MASK                    0xFFFFFC00U
#define USBSSP__XECP_HOST_CLR_MASK_REG__EP_DIR_MASK                  0x00000001U
#define USBSSP__XECP_HOST_CLR_MASK_REG__EP_DIR_SHIFT                          0U
#define USBSSP__XECP_HOST_CLR_MASK_REG__EP_DIR_WIDTH                          1U
#define USBSSP__XECP_HOST_CLR_MASK_REG__EP_DIR_WOCLR                          0U
#define USBSSP__XECP_HOST_CLR_MASK_REG__EP_DIR_WOSET                          0U
#define USBSSP__XECP_HOST_CLR_MASK_REG__EP_NUM_MASK                  0x0000001EU
#define USBSSP__XECP_HOST_CLR_MASK_REG__EP_NUM_SHIFT                          1U
#define USBSSP__XECP_HOST_CLR_MASK_REG__EP_NUM_WIDTH                          4U
#define USBSSP__XECP_HOST_CLR_MASK_REG__SLOT_NUM_MASK                0x000003E0U
#define USBSSP__XECP_HOST_CLR_MASK_REG__SLOT_NUM_SHIFT                        5U
#define USBSSP__XECP_HOST_CLR_MASK_REG__SLOT_NUM_WIDTH                        5U
#define USBSSP__XECP_HOST_CLR_MASK_REG__RESERVED_R_MASK              0xFFFFFC00U
#define USBSSP__XECP_HOST_CLR_MASK_REG__RESERVED_R_SHIFT                     10U
#define USBSSP__XECP_HOST_CLR_MASK_REG__RESERVED_R_WIDTH                     22U

#define USBSSP__XECP_HOST_CLR_IN_EP_VALID_REG__PORT_NUM_MASK         0xFFFFFFFFU
#define USBSSP__XECP_HOST_CLR_IN_EP_VALID_REG__PORT_NUM_SHIFT                 0U
#define USBSSP__XECP_HOST_CLR_IN_EP_VALID_REG__PORT_NUM_WIDTH                32U

#define USBSSP__XECP_HOST_CLR_PMASK_REG_READ_MASK                    0xFFFFFC00U
#define USBSSP__XECP_HOST_CLR_PMASK_REG_WRITE_MASK                   0xFFFFFC00U
#define USBSSP__XECP_HOST_CLR_PMASK_REG__EP_DIR_MASK                 0x00000001U
#define USBSSP__XECP_HOST_CLR_PMASK_REG__EP_DIR_SHIFT                         0U
#define USBSSP__XECP_HOST_CLR_PMASK_REG__EP_DIR_WIDTH                         1U
#define USBSSP__XECP_HOST_CLR_PMASK_REG__EP_DIR_WOCLR                         0U
#define USBSSP__XECP_HOST_CLR_PMASK_REG__EP_DIR_WOSET                         0U
#define USBSSP__XECP_HOST_CLR_PMASK_REG__EP_NUM_MASK                 0x0000001EU
#define USBSSP__XECP_HOST_CLR_PMASK_REG__EP_NUM_SHIFT                         1U
#define USBSSP__XECP_HOST_CLR_PMASK_REG__EP_NUM_WIDTH                         4U
#define USBSSP__XECP_HOST_CLR_PMASK_REG__SLOT_NUM_MASK               0x000003E0U
#define USBSSP__XECP_HOST_CLR_PMASK_REG__SLOT_NUM_SHIFT                       5U
#define USBSSP__XECP_HOST_CLR_PMASK_REG__SLOT_NUM_WIDTH                       5U
#define USBSSP__XECP_HOST_CLR_PMASK_REG__RESERVED_R_MASK             0xFFFFFC00U
#define USBSSP__XECP_HOST_CLR_PMASK_REG__RESERVED_R_SHIFT                    10U
#define USBSSP__XECP_HOST_CLR_PMASK_REG__RESERVED_R_WIDTH                    22U

#define USBSSP__XECP_HOST_CTRL_OCRD_REG_READ_MASK                    0x07FFFF00U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG_WRITE_MASK                   0x07FFFF00U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__PORT_NUM_MASK               0x000000FFU
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__PORT_NUM_SHIFT                       0U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__PORT_NUM_WIDTH                       8U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__RESERVED_R_MASK             0x03FFFF00U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__RESERVED_R_SHIFT                     8U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__RESERVED_R_WIDTH                    18U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__ST_UPD_REG_MASK             0x04000000U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__ST_UPD_REG_SHIFT                    26U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__ST_UPD_REG_WIDTH                     1U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__ST_UPD_REG_WOCLR                     0U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__ST_UPD_REG_WOSET                     0U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__MINUS_4RFIFO_MASK           0x08000000U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__MINUS_4RFIFO_SHIFT                  27U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__MINUS_4RFIFO_WIDTH                   1U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__MINUS_4RFIFO_WOCLR                   0U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__MINUS_4RFIFO_WOSET                   0U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__MINUS_OCRD_MASK             0x10000000U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__MINUS_OCRD_SHIFT                    28U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__MINUS_OCRD_WIDTH                     1U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__MINUS_OCRD_WOCLR                     0U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__MINUS_OCRD_WOSET                     0U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__PLUS_OCRD_MASK              0x20000000U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__PLUS_OCRD_SHIFT                     29U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__PLUS_OCRD_WIDTH                      1U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__PLUS_OCRD_WOCLR                      0U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__PLUS_OCRD_WOSET                      0U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__CLR_CPL_ST_MASK             0x40000000U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__CLR_CPL_ST_SHIFT                    30U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__CLR_CPL_ST_WIDTH                     1U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__CLR_CPL_ST_WOCLR                     0U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__CLR_CPL_ST_WOSET                     0U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__CLR_XFER_ST_MASK            0x80000000U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__CLR_XFER_ST_SHIFT                   31U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__CLR_XFER_ST_WIDTH                    1U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__CLR_XFER_ST_WOCLR                    0U
#define USBSSP__XECP_HOST_CTRL_OCRD_REG__CLR_XFER_ST_WOSET                    0U

#define USBSSP__XECP_HOST_CTRL_TEST_BUS_LO_READ_MASK                 0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TEST_BUS_LO_WRITE_MASK                0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TEST_BUS_LO__TEST_BUS_LO_MASK         0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TEST_BUS_LO__TEST_BUS_LO_SHIFT                 0U
#define USBSSP__XECP_HOST_CTRL_TEST_BUS_LO__TEST_BUS_LO_WIDTH                32U

#define USBSSP__XECP_HOST_CTRL_TEST_BUS_HI_READ_MASK                 0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TEST_BUS_HI_WRITE_MASK                0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TEST_BUS_HI__TEST_BUS_HI_MASK         0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TEST_BUS_HI__TEST_BUS_HI_SHIFT                 0U
#define USBSSP__XECP_HOST_CTRL_TEST_BUS_HI__TEST_BUS_HI_WIDTH                32U

#define USBSSP__XECP_HOST_CTRL_TRM_REG1_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TRM_REG1_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__IN_TD_PACE_ENABLE_MASK      0x00000001U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__IN_TD_PACE_ENABLE_SHIFT              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__IN_TD_PACE_ENABLE_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__IN_TD_PACE_ENABLE_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__IN_TD_PACE_ENABLE_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_FC_4INRDY_MASK      0x00000002U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_FC_4INRDY_SHIFT              1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_FC_4INRDY_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_FC_4INRDY_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_FC_4INRDY_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__LINK_NOP_SUCESS_EN_MASK     0x00000004U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__LINK_NOP_SUCESS_EN_SHIFT             2U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__LINK_NOP_SUCESS_EN_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__LINK_NOP_SUCESS_EN_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__LINK_NOP_SUCESS_EN_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_STALL_MASK          0x00000008U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_STALL_SHIFT                  3U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_STALL_WIDTH                  1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_STALL_WOCLR                  0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_STALL_WOSET                  0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__XPORT_CRD_DISABLE_MASK      0x00000010U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__XPORT_CRD_DISABLE_SHIFT              4U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__XPORT_CRD_DISABLE_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__XPORT_CRD_DISABLE_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__XPORT_CRD_DISABLE_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CPL_PKT_CLR_MASK_EN_MASK    0x00000020U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CPL_PKT_CLR_MASK_EN_SHIFT            5U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CPL_PKT_CLR_MASK_EN_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CPL_PKT_CLR_MASK_EN_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CPL_PKT_CLR_MASK_EN_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__EN_BB_PORT_DISABLE_MASK     0x00000040U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__EN_BB_PORT_DISABLE_SHIFT             6U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__EN_BB_PORT_DISABLE_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__EN_BB_PORT_DISABLE_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__EN_BB_PORT_DISABLE_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__NPKT0_FC_DISABLE_MASK       0x00000080U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__NPKT0_FC_DISABLE_SHIFT               7U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__NPKT0_FC_DISABLE_WIDTH               1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__NPKT0_FC_DISABLE_WOCLR               0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__NPKT0_FC_DISABLE_WOSET               0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_CACHE_INVALIDE_EN_MASK  0x00000100U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_CACHE_INVALIDE_EN_SHIFT          8U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_CACHE_INVALIDE_EN_WIDTH          1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_CACHE_INVALIDE_EN_WOCLR          0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_CACHE_INVALIDE_EN_WOSET          0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__IN_NPKT_PACE_DISABLE_MASK   0x00000200U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__IN_NPKT_PACE_DISABLE_SHIFT           9U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__IN_NPKT_PACE_DISABLE_WIDTH           1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__IN_NPKT_PACE_DISABLE_WOCLR           0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__IN_NPKT_PACE_DISABLE_WOSET           0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__FLUSH_2CLR_VALID_EN_MASK    0x00000400U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__FLUSH_2CLR_VALID_EN_SHIFT           10U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__FLUSH_2CLR_VALID_EN_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__FLUSH_2CLR_VALID_EN_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__FLUSH_2CLR_VALID_EN_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CTRL_REG_CLR_BNDRY_MASK     0x00000800U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CTRL_REG_CLR_BNDRY_SHIFT            11U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CTRL_REG_CLR_BNDRY_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CTRL_REG_CLR_BNDRY_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CTRL_REG_CLR_BNDRY_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ENT_EN_MASK                 0x00001000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ENT_EN_SHIFT                        12U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ENT_EN_WIDTH                         1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ENT_EN_WOCLR                         0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ENT_EN_WOSET                         0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SINGLE_BURST_EN_MASK        0x00002000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SINGLE_BURST_EN_SHIFT               13U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SINGLE_BURST_EN_WIDTH                1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SINGLE_BURST_EN_WOCLR                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SINGLE_BURST_EN_WOSET                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__XFER_BLOCK_EN_MASK          0x00004000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__XFER_BLOCK_EN_SHIFT                 14U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__XFER_BLOCK_EN_WIDTH                  1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__XFER_BLOCK_EN_WOCLR                  0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__XFER_BLOCK_EN_WOSET                  0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ISO_0LEN_LPF_EN_MASK        0x00008000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ISO_0LEN_LPF_EN_SHIFT               15U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ISO_0LEN_LPF_EN_WIDTH                1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ISO_0LEN_LPF_EN_WOCLR                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ISO_0LEN_LPF_EN_WOSET                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SET_ADDR_ERR_EN_MASK        0x00010000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SET_ADDR_ERR_EN_SHIFT               16U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SET_ADDR_ERR_EN_WIDTH                1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SET_ADDR_ERR_EN_WOCLR                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SET_ADDR_ERR_EN_WOSET                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__PHASE1_IMD_EN_MASK          0x00020000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__PHASE1_IMD_EN_SHIFT                 17U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__PHASE1_IMD_EN_WIDTH                  1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__PHASE1_IMD_EN_WOCLR                  0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__PHASE1_IMD_EN_WOSET                  0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__NO_OP_AS_TD_MASK            0x00040000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__NO_OP_AS_TD_SHIFT                   18U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__NO_OP_AS_TD_WIDTH                    1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__NO_OP_AS_TD_WOCLR                    0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__NO_OP_AS_TD_WOSET                    0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SHORT_ERR_4MSI_EN_MASK      0x00080000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SHORT_ERR_4MSI_EN_SHIFT             19U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SHORT_ERR_4MSI_EN_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SHORT_ERR_4MSI_EN_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__SHORT_ERR_4MSI_EN_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DEADLOCK_DETECT_EN_MASK     0x00100000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DEADLOCK_DETECT_EN_SHIFT            20U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DEADLOCK_DETECT_EN_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DEADLOCK_DETECT_EN_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DEADLOCK_DETECT_EN_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_ERDY_DROP_MASK      0x00200000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_ERDY_DROP_SHIFT             21U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_ERDY_DROP_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_ERDY_DROP_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_ERDY_DROP_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CPL_DB_RANG_EN_MASK         0x00400000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CPL_DB_RANG_EN_SHIFT                22U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CPL_DB_RANG_EN_WIDTH                 1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CPL_DB_RANG_EN_WOCLR                 0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__CPL_DB_RANG_EN_WOSET                 0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__WRITE_ERDP_LO_MASK          0x00800000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__WRITE_ERDP_LO_SHIFT                 23U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__WRITE_ERDP_LO_WIDTH                  1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__WRITE_ERDP_LO_WOCLR                  0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__WRITE_ERDP_LO_WOSET                  0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_IMD_4NODMA_MASK     0x01000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_IMD_4NODMA_SHIFT            24U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_IMD_4NODMA_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_IMD_4NODMA_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_IMD_4NODMA_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_ERR_RM_DB_EN_MASK       0x02000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_ERR_RM_DB_EN_SHIFT              25U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_ERR_RM_DB_EN_WIDTH               1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_ERR_RM_DB_EN_WOCLR               0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_ERR_RM_DB_EN_WOSET               0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__EP_HALT_2RETRY_EN_MASK      0x04000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__EP_HALT_2RETRY_EN_SHIFT             26U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__EP_HALT_2RETRY_EN_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__EP_HALT_2RETRY_EN_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__EP_HALT_2RETRY_EN_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ENABLE_NOOP_UPD_MASK        0x08000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ENABLE_NOOP_UPD_SHIFT               27U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ENABLE_NOOP_UPD_WIDTH                1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ENABLE_NOOP_UPD_WOCLR                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__ENABLE_NOOP_UPD_WOSET                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_CPL_SST_PPIPE_ERR_MASK 0x10000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_CPL_SST_PPIPE_ERR_SHIFT     28U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_CPL_SST_PPIPE_ERR_WIDTH      1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_CPL_SST_PPIPE_ERR_WOCLR      0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_CPL_SST_PPIPE_ERR_WOSET      0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_CPL_SST_MDATA_ERR_MASK 0x20000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_CPL_SST_MDATA_ERR_SHIFT     29U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_CPL_SST_MDATA_ERR_WIDTH      1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_CPL_SST_MDATA_ERR_WOCLR      0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__DISABLE_CPL_SST_MDATA_ERR_WOSET      0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__USB2_NAK_AUTO_DETECT_REG_EN_MASK 0x40000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__USB2_NAK_AUTO_DETECT_REG_EN_SHIFT   30U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__USB2_NAK_AUTO_DETECT_REG_EN_WIDTH    1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__USB2_NAK_AUTO_DETECT_REG_EN_WOCLR    0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__USB2_NAK_AUTO_DETECT_REG_EN_WOSET    0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_PACE_EN_MASK            0x80000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_PACE_EN_SHIFT                   31U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_PACE_EN_WIDTH                    1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_PACE_EN_WOCLR                    0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG1__TRB_PACE_EN_WOSET                    0U

#define USBSSP__XECP_HOST_CTRL_SCH_REG1_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_SCH_REG1_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__POLL_DELAY_DIS_MASK         0x00000001U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__POLL_DELAY_DIS_SHIFT                 0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__POLL_DELAY_DIS_WIDTH                 1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__POLL_DELAY_DIS_WOCLR                 0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__POLL_DELAY_DIS_WOSET                 0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TRM_ACTIVE_IN_EP_VALID_MASK 0x00000002U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TRM_ACTIVE_IN_EP_VALID_SHIFT         1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TRM_ACTIVE_IN_EP_VALID_WIDTH         1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TRM_ACTIVE_IN_EP_VALID_WOCLR         0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TRM_ACTIVE_IN_EP_VALID_WOSET         0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_2_MASK                  0x00000004U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_2_SHIFT                          2U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_2_WIDTH                          1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_2_WOCLR                          0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_2_WOSET                          0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_ENABLE_INTROUT_OVERLAP_STOP_MASK 0x00000008U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_ENABLE_INTROUT_OVERLAP_STOP_SHIFT 3U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_ENABLE_INTROUT_OVERLAP_STOP_WIDTH 1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_ENABLE_INTROUT_OVERLAP_STOP_WOCLR 0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_ENABLE_INTROUT_OVERLAP_STOP_WOSET 0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_SORT_PATTERN_MASK       0x00000030U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_SORT_PATTERN_SHIFT               4U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_SORT_PATTERN_WIDTH               2U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_OUT_MAX_PERF_MASK 0x00000040U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_OUT_MAX_PERF_SHIFT         6U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_OUT_MAX_PERF_WIDTH         1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_OUT_MAX_PERF_WOCLR         0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_OUT_MAX_PERF_WOSET         0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_1PKT_PERF_MASK    0x00000080U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_1PKT_PERF_SHIFT            7U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_1PKT_PERF_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_1PKT_PERF_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_1PKT_PERF_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCRATCH_PAD_EN_MASK         0x00000100U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCRATCH_PAD_EN_SHIFT                 8U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCRATCH_PAD_EN_WIDTH                 1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCRATCH_PAD_EN_WOCLR                 0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCRATCH_PAD_EN_WOSET                 0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__MAXEP_MASK                  0x00000600U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__MAXEP_SHIFT                          9U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__MAXEP_WIDTH                          2U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__CACHE_SIZE_CTRL_MASK        0x00001800U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__CACHE_SIZE_CTRL_SHIFT               11U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__CACHE_SIZE_CTRL_WIDTH                2U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_0_MASK                  0x00002000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_0_SHIFT                         13U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_0_WIDTH                          1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_0_WOCLR                          0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_0_WOSET                          0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_1_MASK                  0x00004000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_1_SHIFT                         14U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_1_WIDTH                          1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_1_WOCLR                          0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_1_WOSET                          0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_2_MASK                  0x00008000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_2_SHIFT                         15U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_2_WIDTH                          1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_2_WOCLR                          0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_2_WOSET                          0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_3_MASK                  0x00030000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_3_SHIFT                         16U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_3_WIDTH                          2U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__DISABLE_GL_HUB_ISO_FIX_MASK 0x00040000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__DISABLE_GL_HUB_ISO_FIX_SHIFT        18U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__DISABLE_GL_HUB_ISO_FIX_WIDTH         1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__DISABLE_GL_HUB_ISO_FIX_WOCLR         0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__DISABLE_GL_HUB_ISO_FIX_WOSET         0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__DISABLE_GL_HUB_INT_FIX_MASK 0x00080000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__DISABLE_GL_HUB_INT_FIX_SHIFT        19U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__DISABLE_GL_HUB_INT_FIX_WIDTH         1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__DISABLE_GL_HUB_INT_FIX_WOCLR         0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__DISABLE_GL_HUB_INT_FIX_WOSET         0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_4_MASK                  0x00100000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_4_SHIFT                         20U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_4_WIDTH                          1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_4_WOCLR                          0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__TTE_4_WOSET                          0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_STOP_SERVE_NC_MASK      0x00200000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_STOP_SERVE_NC_SHIFT             21U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_STOP_SERVE_NC_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_STOP_SERVE_NC_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_STOP_SERVE_NC_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_CCLK_PRDC_DONE_CHECK_MASK 0x00C00000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_CCLK_PRDC_DONE_CHECK_SHIFT      22U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_CCLK_PRDC_DONE_CHECK_WIDTH       2U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_PRDC_CC_DIS_MASK  0x01000000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_PRDC_CC_DIS_SHIFT         24U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_PRDC_CC_DIS_WIDTH          1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_PRDC_CC_DIS_WOCLR          0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_PRDC_CC_DIS_WOSET          0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_TT_OVERLAP_ALL_INS_MASK 0x02000000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_TT_OVERLAP_ALL_INS_SHIFT        25U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_TT_OVERLAP_ALL_INS_WIDTH         1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_TT_OVERLAP_ALL_INS_WOCLR         0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_TT_OVERLAP_ALL_INS_WOSET         0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_1PKT_SPLIT_PREF_MASK 0x04000000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_1PKT_SPLIT_PREF_SHIFT     26U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_1PKT_SPLIT_PREF_WIDTH      1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_1PKT_SPLIT_PREF_WOCLR      0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_ASYNC_1PKT_SPLIT_PREF_WOSET      0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_BLOCK_PENDING_EN_MASK   0x08000000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_BLOCK_PENDING_EN_SHIFT          27U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_BLOCK_PENDING_EN_WIDTH           1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_BLOCK_PENDING_EN_WOCLR           0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_BLOCK_PENDING_EN_WOSET           0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_LIMIT_PRDC_MASK         0xF0000000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_LIMIT_PRDC_SHIFT                28U
#define USBSSP__XECP_HOST_CTRL_SCH_REG1__SCH_LIMIT_PRDC_WIDTH                 4U

#define USBSSP__XECP_HOST_CTRL_ODMA_REG_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_ODMA_REG_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_TRANS_TIMEOUT_EN_MASK    0x00000001U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_TRANS_TIMEOUT_EN_SHIFT            0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_TRANS_TIMEOUT_EN_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_TRANS_TIMEOUT_EN_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_TRANS_TIMEOUT_EN_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_TRANS_TIMEOUT_LEN_MASK   0x00000006U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_TRANS_TIMEOUT_LEN_SHIFT           1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_TRANS_TIMEOUT_LEN_WIDTH           2U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_RD_TO_IDLE_MASK        0x00000008U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_RD_TO_IDLE_SHIFT                3U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_RD_TO_IDLE_WIDTH                1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_RD_TO_IDLE_WOCLR                0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_RD_TO_IDLE_WOSET                0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_RESP_TO_IDLE_MASK      0x00000010U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_RESP_TO_IDLE_SHIFT              4U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_RESP_TO_IDLE_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_RESP_TO_IDLE_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_RESP_TO_IDLE_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_COMPLETION_TO_IDLE_MASK 0x00000020U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_COMPLETION_TO_IDLE_SHIFT        5U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_COMPLETION_TO_IDLE_WIDTH        1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_COMPLETION_TO_IDLE_WOCLR        0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_COMPLETION_TO_IDLE_WOSET        0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_SET_ADDR_TO_IDLE_MASK  0x00000040U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_SET_ADDR_TO_IDLE_SHIFT          6U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_SET_ADDR_TO_IDLE_WIDTH          1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_SET_ADDR_TO_IDLE_WOCLR          0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_SET_ADDR_TO_IDLE_WOSET          0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_7_MASK                 0x00000080U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_7_SHIFT                         7U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_7_WIDTH                         1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_7_WOCLR                         0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_7_WOSET                         0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__CLEAR_CNTX_LOCKS_MASK       0x00000100U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__CLEAR_CNTX_LOCKS_SHIFT               8U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__CLEAR_CNTX_LOCKS_WIDTH               1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__CLEAR_CNTX_LOCKS_WOCLR               0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__CLEAR_CNTX_LOCKS_WOSET               0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_9_MASK                 0x00000200U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_9_SHIFT                         9U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_9_WIDTH                         1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_9_WOCLR                         0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_9_WOSET                         0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_TIMER_TICK_MASK          0x00000400U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_TIMER_TICK_SHIFT                 10U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_TIMER_TICK_WIDTH                  1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_TIMER_TICK_WOCLR                  0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_TIMER_TICK_WOSET                  0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_11_MASK                0x00000800U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_11_SHIFT                       11U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_11_WIDTH                        1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_11_WOCLR                        0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ODMA_11_WOSET                        0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_BASE_TIMER_MASK          0x00001000U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_BASE_TIMER_SHIFT                 12U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_BASE_TIMER_WIDTH                  1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_BASE_TIMER_WOCLR                  0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__EP_BASE_TIMER_WOSET                  0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ACK_CRD_CHECK_EN_MASK       0x00002000U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ACK_CRD_CHECK_EN_SHIFT              13U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ACK_CRD_CHECK_EN_WIDTH               1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ACK_CRD_CHECK_EN_WOCLR               0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__ACK_CRD_CHECK_EN_WOSET               0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__SPEED_UP_TIMEOUT_MASK       0x00004000U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__SPEED_UP_TIMEOUT_SHIFT              14U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__SPEED_UP_TIMEOUT_WIDTH               1U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__SPEED_UP_TIMEOUT_WOCLR               0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__SPEED_UP_TIMEOUT_WOSET               0U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__RESERVED_RW_MASK            0xFFFF8000U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__RESERVED_RW_SHIFT                   15U
#define USBSSP__XECP_HOST_CTRL_ODMA_REG__RESERVED_RW_WIDTH                   17U

#define USBSSP__XECP_HOST_CTRL_IDMA_REG_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_IDMA_REG_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EP_TRANS_TIMEOUT_EN_MASK    0x00000001U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EP_TRANS_TIMEOUT_EN_SHIFT            0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EP_TRANS_TIMEOUT_EN_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EP_TRANS_TIMEOUT_EN_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EP_TRANS_TIMEOUT_EN_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EP_TIMER_TICK_MASK          0x00000006U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EP_TIMER_TICK_SHIFT                  1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EP_TIMER_TICK_WIDTH                  2U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_PTR_BUF_ROOM_RESTORE_PULSE_MASK 0x00000008U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_PTR_BUF_ROOM_RESTORE_PULSE_SHIFT 3U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_PTR_BUF_ROOM_RESTORE_PULSE_WIDTH 1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_PTR_BUF_ROOM_RESTORE_PULSE_WOCLR 0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_PTR_BUF_ROOM_RESTORE_PULSE_WOSET 0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__RESTORE_RDP_CREDITS_PULSE_MASK 0x00000010U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__RESTORE_RDP_CREDITS_PULSE_SHIFT      4U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__RESTORE_RDP_CREDITS_PULSE_WIDTH      1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__RESTORE_RDP_CREDITS_PULSE_WOCLR      0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__RESTORE_RDP_CREDITS_PULSE_WOSET      0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__ACK_PST_CLR_PULSE_MASK      0x00000020U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__ACK_PST_CLR_PULSE_SHIFT              5U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__ACK_PST_CLR_PULSE_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__ACK_PST_CLR_PULSE_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__ACK_PST_CLR_PULSE_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__DM_PST_CLR_PULSE_MASK       0x00000040U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__DM_PST_CLR_PULSE_SHIFT               6U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__DM_PST_CLR_PULSE_WIDTH               1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__DM_PST_CLR_PULSE_WOCLR               0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__DM_PST_CLR_PULSE_WOSET               0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__CLEAR_CNTX_LOCKS_MASK       0x00000080U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__CLEAR_CNTX_LOCKS_SHIFT               7U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__CLEAR_CNTX_LOCKS_WIDTH               1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__CLEAR_CNTX_LOCKS_WOCLR               0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__CLEAR_CNTX_LOCKS_WOSET               0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__COMPLIANCE_ISO_ENABLE_MASK  0x00000100U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__COMPLIANCE_ISO_ENABLE_SHIFT          8U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__COMPLIANCE_ISO_ENABLE_WIDTH          1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__COMPLIANCE_ISO_ENABLE_WOCLR          0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__COMPLIANCE_ISO_ENABLE_WOSET          0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_9_MASK                 0x00000200U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_9_SHIFT                         9U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_9_WIDTH                         1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_9_WOCLR                         0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_9_WOSET                         0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__TIMER_TICK0_MASK            0x00000400U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__TIMER_TICK0_SHIFT                   10U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__TIMER_TICK0_WIDTH                    1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__TIMER_TICK0_WOCLR                    0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__TIMER_TICK0_WOSET                    0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__SEQ_NUM_ADJ_ON_NRDY_MASK    0x00000800U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__SEQ_NUM_ADJ_ON_NRDY_SHIFT           11U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__SEQ_NUM_ADJ_ON_NRDY_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__SEQ_NUM_ADJ_ON_NRDY_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__SEQ_NUM_ADJ_ON_NRDY_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__SPEED_UP_TIMEOUT_MASK       0x00001000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__SPEED_UP_TIMEOUT_SHIFT              12U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__SPEED_UP_TIMEOUT_WIDTH               1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__SPEED_UP_TIMEOUT_WOCLR               0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__SPEED_UP_TIMEOUT_WOSET               0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_13_MASK                0x00002000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_13_SHIFT                       13U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_13_WIDTH                        1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_13_WOCLR                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_13_WOSET                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_14_MASK                0x00004000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_14_SHIFT                       14U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_14_WIDTH                        1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_14_WOCLR                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_14_WOSET                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_15_MASK                0x00008000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_15_SHIFT                       15U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_15_WIDTH                        1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_15_WOCLR                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_15_WOSET                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_PTR_BUF_ROOM_SET_MASK  0x00010000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_PTR_BUF_ROOM_SET_SHIFT         16U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_PTR_BUF_ROOM_SET_WIDTH          1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_PTR_BUF_ROOM_SET_WOCLR          0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_PTR_BUF_ROOM_SET_WOSET          0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_17_MASK                0x00020000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_17_SHIFT                       17U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_17_WIDTH                        1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_17_WOCLR                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_17_WOSET                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_ADDR_FIFO_FLUSH_BIT_MASK 0x00040000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_ADDR_FIFO_FLUSH_BIT_SHIFT      18U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_ADDR_FIFO_FLUSH_BIT_WIDTH       1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_ADDR_FIFO_FLUSH_BIT_WOCLR       0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_ADDR_FIFO_FLUSH_BIT_WOSET       0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_23_19_MASK             0x00F80000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_23_19_SHIFT                    19U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_23_19_WIDTH                     5U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_24_MASK                0x01000000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_24_SHIFT                       24U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_24_WIDTH                        1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_24_WOCLR                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_24_WOSET                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_25_MASK                0x02000000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_25_SHIFT                       25U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_25_WIDTH                        1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_25_WOCLR                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_25_WOSET                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__TIMER_TICK1_MASK            0x04000000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__TIMER_TICK1_SHIFT                   26U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__TIMER_TICK1_WIDTH                    1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__TIMER_TICK1_WOCLR                    0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__TIMER_TICK1_WOSET                    0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_27_MASK                0x08000000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_27_SHIFT                       27U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_27_WIDTH                        1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_27_WOCLR                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_27_WOSET                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_28_MASK                0x10000000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_28_SHIFT                       28U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_28_WIDTH                        1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_28_WOCLR                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__IDMA_28_WOSET                        0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__DB_EVENT_GEN_EN_MASK        0x20000000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__DB_EVENT_GEN_EN_SHIFT               29U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__DB_EVENT_GEN_EN_WIDTH                1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__DB_EVENT_GEN_EN_WOCLR                0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__DB_EVENT_GEN_EN_WOSET                0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EVENT_PRIORITY_MASK         0x40000000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EVENT_PRIORITY_SHIFT                30U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EVENT_PRIORITY_WIDTH                 1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EVENT_PRIORITY_WOCLR                 0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EVENT_PRIORITY_WOSET                 0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EVENT_FIFO_DIS_MASK         0x80000000U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EVENT_FIFO_DIS_SHIFT                31U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EVENT_FIFO_DIS_WIDTH                 1U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EVENT_FIFO_DIS_WOCLR                 0U
#define USBSSP__XECP_HOST_CTRL_IDMA_REG__EVENT_FIFO_DIS_WOSET                 0U

#define USBSSP__XECP_HOST_CTRL_PORT_CTRL_READ_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL_WRITE_MASK                  0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RES1_MASK                  0x0000000FU
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RES1_SHIFT                          0U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RES1_WIDTH                          4U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__TEST_BUS_SEL_CTRL_BITS_MASK 0x000001F0U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__TEST_BUS_SEL_CTRL_BITS_SHIFT        4U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__TEST_BUS_SEL_CTRL_BITS_WIDTH        5U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RESERVED_RW_MASK           0x00000600U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RESERVED_RW_SHIFT                   9U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RESERVED_RW_WIDTH                   2U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__PCIE_GASKET_MASK           0x00000800U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__PCIE_GASKET_SHIFT                  11U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__PCIE_GASKET_WIDTH                   1U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__PCIE_GASKET_WOCLR                   0U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__PCIE_GASKET_WOSET                   0U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__ENABLE_ITP_XMT_MASK        0x00001000U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__ENABLE_ITP_XMT_SHIFT               12U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__ENABLE_ITP_XMT_WIDTH                1U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__ENABLE_ITP_XMT_WOCLR                0U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__ENABLE_ITP_XMT_WOSET                0U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__HBUF_WATER_MARK_REG_CCLK_MASK 0x0001E000U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__HBUF_WATER_MARK_REG_CCLK_SHIFT     13U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__HBUF_WATER_MARK_REG_CCLK_WIDTH      4U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__OVERFLOW_SYS_ERR_EN_MASK   0x00020000U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__OVERFLOW_SYS_ERR_EN_SHIFT          17U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__OVERFLOW_SYS_ERR_EN_WIDTH           1U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__OVERFLOW_SYS_ERR_EN_WOCLR           0U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__OVERFLOW_SYS_ERR_EN_WOSET           0U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RD_WR_ADDR_CONFLICT_EN_MASK 0x00040000U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RD_WR_ADDR_CONFLICT_EN_SHIFT       18U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RD_WR_ADDR_CONFLICT_EN_WIDTH        1U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RD_WR_ADDR_CONFLICT_EN_WOCLR        0U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RD_WR_ADDR_CONFLICT_EN_WOSET        0U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__LOCK_HEADER_DATA_EN_MASK   0x00080000U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__LOCK_HEADER_DATA_EN_SHIFT          19U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__LOCK_HEADER_DATA_EN_WIDTH           1U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__LOCK_HEADER_DATA_EN_WOCLR           0U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__LOCK_HEADER_DATA_EN_WOSET           0U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RESERVED_R_MASK            0xFFF00000U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RESERVED_R_SHIFT                   20U
#define USBSSP__XECP_HOST_CTRL_PORT_CTRL__RESERVED_R_WIDTH                   12U

#define USBSSP__XECP_AUX_CTRL_REG_READ_MASK                          0xFFFFFFFFU
#define USBSSP__XECP_AUX_CTRL_REG_WRITE_MASK                         0xFFFFFFFFU
#define USBSSP__XECP_AUX_CTRL_REG__FORCE_FD_RST_MASK                 0x00000003U
#define USBSSP__XECP_AUX_CTRL_REG__FORCE_FD_RST_SHIFT                         0U
#define USBSSP__XECP_AUX_CTRL_REG__FORCE_FD_RST_WIDTH                         2U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_4FD_RST_MASK         0x00000004U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_4FD_RST_SHIFT                 2U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_4FD_RST_WIDTH                 1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_4FD_RST_WOCLR                 0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_4FD_RST_WOSET                 0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_4MAIN_PWRUP_MASK     0x00000008U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_4MAIN_PWRUP_SHIFT             3U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_4MAIN_PWRUP_WIDTH             1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_4MAIN_PWRUP_WOCLR             0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_4MAIN_PWRUP_WOSET             0U
#define USBSSP__XECP_AUX_CTRL_REG__PM_CTRL_MAIN_RST_EN_MASK          0x00000010U
#define USBSSP__XECP_AUX_CTRL_REG__PM_CTRL_MAIN_RST_EN_SHIFT                  4U
#define USBSSP__XECP_AUX_CTRL_REG__PM_CTRL_MAIN_RST_EN_WIDTH                  1U
#define USBSSP__XECP_AUX_CTRL_REG__PM_CTRL_MAIN_RST_EN_WOCLR                  0U
#define USBSSP__XECP_AUX_CTRL_REG__PM_CTRL_MAIN_RST_EN_WOSET                  0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_RST_MASK        0x00000020U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_RST_SHIFT                5U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_RST_WIDTH                1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_RST_WOCLR                0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_RST_WOSET                0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_2USB_PHY_MASK     0x00000040U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_2USB_PHY_SHIFT             6U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_2USB_PHY_WIDTH             1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_2USB_PHY_WOCLR             0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_2USB_PHY_WOSET             0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_WARM_RST_2USB_PHY_MASK  0x00000080U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_WARM_RST_2USB_PHY_SHIFT          7U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_WARM_RST_2USB_PHY_WIDTH          1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_WARM_RST_2USB_PHY_WOCLR          0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_WARM_RST_2USB_PHY_WOSET          0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2PCIE_PHY_MASK  0x00000100U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2PCIE_PHY_SHIFT          8U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2PCIE_PHY_WIDTH          1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2PCIE_PHY_WOCLR          0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2PCIE_PHY_WOSET          0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2PCORE_MASK     0x00000200U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2PCORE_SHIFT             9U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2PCORE_WIDTH             1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2PCORE_WOCLR             0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2PCORE_WOSET             0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_4U2PORT_MASK    0x00000400U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_4U2PORT_SHIFT           10U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_4U2PORT_WIDTH            1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_4U2PORT_WOCLR            0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_4U2PORT_WOSET            0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_4U3PORT_MASK    0x00000800U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_4U3PORT_SHIFT           11U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_4U3PORT_WIDTH            1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_4U3PORT_WOCLR            0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_4U3PORT_WOSET            0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_4U3PORT_MASK      0x00001000U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_4U3PORT_SHIFT             12U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_4U3PORT_WIDTH              1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_4U3PORT_WOCLR              0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_4U3PORT_WOSET              0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HOT_RST_4U3PORT_MASK       0x00002000U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HOT_RST_4U3PORT_SHIFT              13U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HOT_RST_4U3PORT_WIDTH               1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HOT_RST_4U3PORT_WOCLR               0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HOT_RST_4U3PORT_WOSET               0U
#define USBSSP__XECP_AUX_CTRL_REG__PCIE_LINKDOWN_RST_EN_MASK         0x00004000U
#define USBSSP__XECP_AUX_CTRL_REG__PCIE_LINKDOWN_RST_EN_SHIFT                14U
#define USBSSP__XECP_AUX_CTRL_REG__PCIE_LINKDOWN_RST_EN_WIDTH                 1U
#define USBSSP__XECP_AUX_CTRL_REG__PCIE_LINKDOWN_RST_EN_WOCLR                 0U
#define USBSSP__XECP_AUX_CTRL_REG__PCIE_LINKDOWN_RST_EN_WOSET                 0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_4UPHY_PON_MASK    0x00008000U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_4UPHY_PON_SHIFT           15U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_4UPHY_PON_WIDTH            1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_4UPHY_PON_WOCLR            0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_WARM_RST_4UPHY_PON_WOSET            0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAC_PHY_PIPE_RST_MASK      0x00010000U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAC_PHY_PIPE_RST_SHIFT             16U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAC_PHY_PIPE_RST_WIDTH              1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAC_PHY_PIPE_RST_WOCLR              0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAC_PHY_PIPE_RST_WOSET              0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_RST_2PCIE_PHY_MASK      0x00020000U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_RST_2PCIE_PHY_SHIFT             17U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_RST_2PCIE_PHY_WIDTH              1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_RST_2PCIE_PHY_WOCLR              0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_RST_2PCIE_PHY_WOSET              0U
#define USBSSP__XECP_AUX_CTRL_REG__EEPROM_LOAD_ON_MAIN_MASK          0x00040000U
#define USBSSP__XECP_AUX_CTRL_REG__EEPROM_LOAD_ON_MAIN_SHIFT                 18U
#define USBSSP__XECP_AUX_CTRL_REG__EEPROM_LOAD_ON_MAIN_WIDTH                  1U
#define USBSSP__XECP_AUX_CTRL_REG__EEPROM_LOAD_ON_MAIN_WOCLR                  0U
#define USBSSP__XECP_AUX_CTRL_REG__EEPROM_LOAD_ON_MAIN_WOSET                  0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_HC_2PCORE_MASK  0x00080000U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_HC_2PCORE_SHIFT         19U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_HC_2PCORE_WIDTH          1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_HC_2PCORE_WOCLR          0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_HC_2PCORE_WOSET          0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_WARM_RST_4UPHY_PON_MASK 0x00100000U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_WARM_RST_4UPHY_PON_SHIFT        20U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_WARM_RST_4UPHY_PON_WIDTH         1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_WARM_RST_4UPHY_PON_WOCLR         0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HC_WARM_RST_4UPHY_PON_WOSET         0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HCRESET_4USB2_MASK         0x00200000U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HCRESET_4USB2_SHIFT                21U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HCRESET_4USB2_WIDTH                 1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HCRESET_4USB2_WOCLR                 0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_HCRESET_4USB2_WOSET                 0U
#define USBSSP__XECP_AUX_CTRL_REG__COLD_RST_N_PULSE_MASK             0x00400000U
#define USBSSP__XECP_AUX_CTRL_REG__COLD_RST_N_PULSE_SHIFT                    22U
#define USBSSP__XECP_AUX_CTRL_REG__COLD_RST_N_PULSE_WIDTH                     1U
#define USBSSP__XECP_AUX_CTRL_REG__COLD_RST_N_PULSE_WOCLR                     0U
#define USBSSP__XECP_AUX_CTRL_REG__COLD_RST_N_PULSE_WOSET                     0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2USB_PHY_MASK   0x00800000U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2USB_PHY_SHIFT          23U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2USB_PHY_WIDTH           1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2USB_PHY_WOCLR           0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_MAIN_PWRUP_2USB_PHY_WOSET           0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_LINKDOWN_RST_4UPORT_MASK   0x01000000U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_LINKDOWN_RST_4UPORT_SHIFT          24U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_LINKDOWN_RST_4UPORT_WIDTH           1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_LINKDOWN_RST_4UPORT_WOCLR           0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_LINKDOWN_RST_4UPORT_WOSET           0U
#define USBSSP__XECP_AUX_CTRL_REG__FAST_SIM_RST_MASK                 0x02000000U
#define USBSSP__XECP_AUX_CTRL_REG__FAST_SIM_RST_SHIFT                        25U
#define USBSSP__XECP_AUX_CTRL_REG__FAST_SIM_RST_WIDTH                         1U
#define USBSSP__XECP_AUX_CTRL_REG__FAST_SIM_RST_WOCLR                         0U
#define USBSSP__XECP_AUX_CTRL_REG__FAST_SIM_RST_WOSET                         0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_EN_MASK              0x04000000U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_EN_SHIFT                     26U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_EN_WIDTH                      1U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_EN_WOCLR                      0U
#define USBSSP__XECP_AUX_CTRL_REG__IGNORE_PERST_EN_WOSET                      0U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_4MAIN_EN_MASK               0x08000000U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_4MAIN_EN_SHIFT                      27U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_4MAIN_EN_WIDTH                       1U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_4MAIN_EN_WOCLR                       0U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_4MAIN_EN_WOSET                       0U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_2PWDOWN_EN_MASK             0x10000000U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_2PWDOWN_EN_SHIFT                    28U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_2PWDOWN_EN_WIDTH                     1U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_2PWDOWN_EN_WOCLR                     0U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_2PWDOWN_EN_WOSET                     0U
#define USBSSP__XECP_AUX_CTRL_REG__PCIE_PHY_RST_SEL_MASK             0x20000000U
#define USBSSP__XECP_AUX_CTRL_REG__PCIE_PHY_RST_SEL_SHIFT                    29U
#define USBSSP__XECP_AUX_CTRL_REG__PCIE_PHY_RST_SEL_WIDTH                     1U
#define USBSSP__XECP_AUX_CTRL_REG__PCIE_PHY_RST_SEL_WOCLR                     0U
#define USBSSP__XECP_AUX_CTRL_REG__PCIE_PHY_RST_SEL_WOSET                     0U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_FILTER_DIS_MASK             0x40000000U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_FILTER_DIS_SHIFT                    30U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_FILTER_DIS_WIDTH                     1U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_FILTER_DIS_WOCLR                     0U
#define USBSSP__XECP_AUX_CTRL_REG__PERST_FILTER_DIS_WOSET                     0U
#define USBSSP__XECP_AUX_CTRL_REG__RESERVED_R_MASK                   0x80000000U
#define USBSSP__XECP_AUX_CTRL_REG__RESERVED_R_SHIFT                          31U
#define USBSSP__XECP_AUX_CTRL_REG__RESERVED_R_WIDTH                           1U
#define USBSSP__XECP_AUX_CTRL_REG__RESERVED_R_WOCLR                           0U
#define USBSSP__XECP_AUX_CTRL_REG__RESERVED_R_WOSET                           0U

#define USBSSP__XECP_HOST_BW_OV_SS_REG_READ_MASK                     0xFFFFFFFFU
#define USBSSP__XECP_HOST_BW_OV_SS_REG_WRITE_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_BW_OV_SS_REG__SS_BW_CALC_MASK              0x00000FFFU
#define USBSSP__XECP_HOST_BW_OV_SS_REG__SS_BW_CALC_SHIFT                      0U
#define USBSSP__XECP_HOST_BW_OV_SS_REG__SS_BW_CALC_WIDTH                     12U
#define USBSSP__XECP_HOST_BW_OV_SS_REG__MAX_TT_BW_MASK               0x00FFF000U
#define USBSSP__XECP_HOST_BW_OV_SS_REG__MAX_TT_BW_SHIFT                      12U
#define USBSSP__XECP_HOST_BW_OV_SS_REG__MAX_TT_BW_WIDTH                      12U
#define USBSSP__XECP_HOST_BW_OV_SS_REG__RESERVED_R_MASK              0xFF000000U
#define USBSSP__XECP_HOST_BW_OV_SS_REG__RESERVED_R_SHIFT                     24U
#define USBSSP__XECP_HOST_BW_OV_SS_REG__RESERVED_R_WIDTH                      8U

#define USBSSP__XECP_HOST_BW_OV_HS_REG_READ_MASK                     0xFFFFFFFFU
#define USBSSP__XECP_HOST_BW_OV_HS_REG_WRITE_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_BW_OV_HS_REG__BW_OV_HS_TT_MASK             0x00000FFFU
#define USBSSP__XECP_HOST_BW_OV_HS_REG__BW_OV_HS_TT_SHIFT                     0U
#define USBSSP__XECP_HOST_BW_OV_HS_REG__BW_OV_HS_TT_WIDTH                    12U
#define USBSSP__XECP_HOST_BW_OV_HS_REG__BW_OV_HS_MASK                0x00FFF000U
#define USBSSP__XECP_HOST_BW_OV_HS_REG__BW_OV_HS_SHIFT                       12U
#define USBSSP__XECP_HOST_BW_OV_HS_REG__BW_OV_HS_WIDTH                       12U
#define USBSSP__XECP_HOST_BW_OV_HS_REG__RESERVED_R_MASK              0xFF000000U
#define USBSSP__XECP_HOST_BW_OV_HS_REG__RESERVED_R_SHIFT                     24U
#define USBSSP__XECP_HOST_BW_OV_HS_REG__RESERVED_R_WIDTH                      8U

#define USBSSP__XECP_HOST_BW_OV_FS_LS_REG_READ_MASK                  0xFFFFFFFFU
#define USBSSP__XECP_HOST_BW_OV_FS_LS_REG_WRITE_MASK                 0xFFFFFFFFU
#define USBSSP__XECP_HOST_BW_OV_FS_LS_REG__LS_BW_CALC_MASK           0x00000FFFU
#define USBSSP__XECP_HOST_BW_OV_FS_LS_REG__LS_BW_CALC_SHIFT                   0U
#define USBSSP__XECP_HOST_BW_OV_FS_LS_REG__LS_BW_CALC_WIDTH                  12U
#define USBSSP__XECP_HOST_BW_OV_FS_LS_REG__FS_BW_CALC_MASK           0x00FFF000U
#define USBSSP__XECP_HOST_BW_OV_FS_LS_REG__FS_BW_CALC_SHIFT                  12U
#define USBSSP__XECP_HOST_BW_OV_FS_LS_REG__FS_BW_CALC_WIDTH                  12U
#define USBSSP__XECP_HOST_BW_OV_FS_LS_REG__RESERVED_R_MASK           0xFF000000U
#define USBSSP__XECP_HOST_BW_OV_FS_LS_REG__RESERVED_R_SHIFT                  24U
#define USBSSP__XECP_HOST_BW_OV_FS_LS_REG__RESERVED_R_WIDTH                   8U

#define USBSSP__XECP_HOST_BW_OV_SYS_REG_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_BW_OV_SYS_REG_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_BW_OV_SYS_REG__SYS_BW_CALC_MASK            0x00000FFFU
#define USBSSP__XECP_HOST_BW_OV_SYS_REG__SYS_BW_CALC_SHIFT                    0U
#define USBSSP__XECP_HOST_BW_OV_SYS_REG__SYS_BW_CALC_WIDTH                   12U
#define USBSSP__XECP_HOST_BW_OV_SYS_REG__BW_OV_SYS_TT_MASK           0x00FFF000U
#define USBSSP__XECP_HOST_BW_OV_SYS_REG__BW_OV_SYS_TT_SHIFT                  12U
#define USBSSP__XECP_HOST_BW_OV_SYS_REG__BW_OV_SYS_TT_WIDTH                  12U
#define USBSSP__XECP_HOST_BW_OV_SYS_REG__RESERVED_R_MASK             0xFF000000U
#define USBSSP__XECP_HOST_BW_OV_SYS_REG__RESERVED_R_SHIFT                    24U
#define USBSSP__XECP_HOST_BW_OV_SYS_REG__RESERVED_R_WIDTH                     8U

#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG_READ_MASK         0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG_WRITE_MASK        0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__LS_CTRL_DELAY_DEF_MASK 0x00000007U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__LS_CTRL_DELAY_DEF_SHIFT   0U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__LS_CTRL_DELAY_DEF_WIDTH   3U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__LS_CTRL_DELAY_EN_MASK 0x00000008U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__LS_CTRL_DELAY_EN_SHIFT    3U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__LS_CTRL_DELAY_EN_WIDTH    1U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__LS_CTRL_DELAY_EN_WOCLR    0U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__LS_CTRL_DELAY_EN_WOSET    0U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_CTRL_DELAY_DEF_MASK 0x00000070U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_CTRL_DELAY_DEF_SHIFT   4U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_CTRL_DELAY_DEF_WIDTH   3U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_CTRL_DELAY_EN_MASK 0x00000080U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_CTRL_DELAY_EN_SHIFT    7U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_CTRL_DELAY_EN_WIDTH    1U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_CTRL_DELAY_EN_WOCLR    0U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_CTRL_DELAY_EN_WOSET    0U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_CTRL_DELAY_DEF_MASK 0x00000700U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_CTRL_DELAY_DEF_SHIFT   8U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_CTRL_DELAY_DEF_WIDTH   3U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_CTRL_DELAY_EN_MASK 0x00000800U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_CTRL_DELAY_EN_SHIFT   11U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_CTRL_DELAY_EN_WIDTH    1U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_CTRL_DELAY_EN_WOCLR    0U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_CTRL_DELAY_EN_WOSET    0U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_BULK_DELAY_DEF_MASK 0x00007000U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_BULK_DELAY_DEF_SHIFT  12U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_BULK_DELAY_DEF_WIDTH   3U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_BULK_DELAY_EN_MASK 0x00008000U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_BULK_DELAY_EN_SHIFT   15U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_BULK_DELAY_EN_WIDTH    1U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_BULK_DELAY_EN_WOCLR    0U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__FS_BULK_DELAY_EN_WOSET    0U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_BULK_DELAY_DEF_MASK 0x00070000U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_BULK_DELAY_DEF_SHIFT  16U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_BULK_DELAY_DEF_WIDTH   3U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_BULK_DELAY_EN_MASK 0x00080000U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_BULK_DELAY_EN_SHIFT   19U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_BULK_DELAY_EN_WIDTH    1U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_BULK_DELAY_EN_WOCLR    0U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__HS_BULK_DELAY_EN_WOSET    0U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__RESERVED_R_MASK  0xFFF00000U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__RESERVED_R_SHIFT         20U
#define USBSSP__XECP_HOST_CTRL_SCH_ASYNC_DELAY_REG__RESERVED_R_WIDTH         12U

#define USBSSP__XECP_UPORTS_PON_RST_REG_READ_MASK                    0xFFFFFFF0U
#define USBSSP__XECP_UPORTS_PON_RST_REG_WRITE_MASK                   0xFFFFFFF0U
#define USBSSP__XECP_UPORTS_PON_RST_REG__USB_PHY_PORT_NUM_MASK       0x0000000FU
#define USBSSP__XECP_UPORTS_PON_RST_REG__USB_PHY_PORT_NUM_SHIFT               0U
#define USBSSP__XECP_UPORTS_PON_RST_REG__USB_PHY_PORT_NUM_WIDTH               4U
#define USBSSP__XECP_UPORTS_PON_RST_REG__RESERVED_R_MASK             0xFFFFFFF0U
#define USBSSP__XECP_UPORTS_PON_RST_REG__RESERVED_R_SHIFT                     4U
#define USBSSP__XECP_UPORTS_PON_RST_REG__RESERVED_R_WIDTH                    28U

#define USBSSP__XECP_HOST_CTRL_TRM_REG3_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TRM_REG3_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_CACHE_MASK           0x00000001U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_CACHE_SHIFT                   0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_CACHE_WIDTH                   1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_CACHE_WOCLR                   0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_CACHE_WOSET                   0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_LOOKAHEAD_MASK       0x00000002U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_LOOKAHEAD_SHIFT               1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_LOOKAHEAD_WIDTH               1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_LOOKAHEAD_WOCLR               0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_LOOKAHEAD_WOSET               0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_HIT_INVALID_MASK     0x00000004U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_HIT_INVALID_SHIFT             2U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_HIT_INVALID_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_HIT_INVALID_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_HIT_INVALID_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_CACHE_DEBUG_MASK        0x00000008U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_CACHE_DEBUG_SHIFT                3U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_CACHE_DEBUG_WIDTH                1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_CACHE_DEBUG_WOCLR                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_CACHE_DEBUG_WOSET                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_LOOK_POS_MASK        0x00000030U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_LOOK_POS_SHIFT                4U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_LOOK_POS_WIDTH                2U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_DEFER_BC_MASK        0x00000040U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_DEFER_BC_SHIFT                6U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_DEFER_BC_WIDTH                1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_DEFER_BC_WOCLR                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_DEFER_BC_WOSET                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_MISS_DOUBLE_MASK     0x00000080U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_MISS_DOUBLE_SHIFT             7U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_MISS_DOUBLE_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_MISS_DOUBLE_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CFG_EN_MISS_DOUBLE_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CPL_EXTRA_DB_RANG_EN_MASK   0x00000100U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CPL_EXTRA_DB_RANG_EN_SHIFT           8U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CPL_EXTRA_DB_RANG_EN_WIDTH           1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CPL_EXTRA_DB_RANG_EN_WOCLR           0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__CPL_EXTRA_DB_RANG_EN_WOSET           0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__RESERVED_RW_MASK            0x0000FE00U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__RESERVED_RW_SHIFT                    9U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__RESERVED_RW_WIDTH                    7U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__RESERVED_R_MASK             0xFFFF0000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__RESERVED_R_SHIFT                    16U
#define USBSSP__XECP_HOST_CTRL_TRM_REG3__RESERVED_R_WIDTH                    16U

#define USBSSP__XECP_AUX_CTRL_REG1_READ_MASK                         0xFFFFFFFFU
#define USBSSP__XECP_AUX_CTRL_REG1_WRITE_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_AUX_CTRL_REG1__FORCE_PM_STATE_MASK              0x00000001U
#define USBSSP__XECP_AUX_CTRL_REG1__FORCE_PM_STATE_SHIFT                      0U
#define USBSSP__XECP_AUX_CTRL_REG1__FORCE_PM_STATE_WIDTH                      1U
#define USBSSP__XECP_AUX_CTRL_REG1__FORCE_PM_STATE_WOCLR                      0U
#define USBSSP__XECP_AUX_CTRL_REG1__FORCE_PM_STATE_WOSET                      0U
#define USBSSP__XECP_AUX_CTRL_REG1__PM_STATE_MASK                    0x0000001EU
#define USBSSP__XECP_AUX_CTRL_REG1__PM_STATE_SHIFT                            1U
#define USBSSP__XECP_AUX_CTRL_REG1__PM_STATE_WIDTH                            4U
#define USBSSP__XECP_AUX_CTRL_REG1__ENABLE_P2_ENTER_MASK             0x00000020U
#define USBSSP__XECP_AUX_CTRL_REG1__ENABLE_P2_ENTER_SHIFT                     5U
#define USBSSP__XECP_AUX_CTRL_REG1__ENABLE_P2_ENTER_WIDTH                     1U
#define USBSSP__XECP_AUX_CTRL_REG1__ENABLE_P2_ENTER_WOCLR                     0U
#define USBSSP__XECP_AUX_CTRL_REG1__ENABLE_P2_ENTER_WOSET                     0U
#define USBSSP__XECP_AUX_CTRL_REG1__P2_OVERWRITE_P1_EN_MASK          0x00000040U
#define USBSSP__XECP_AUX_CTRL_REG1__P2_OVERWRITE_P1_EN_SHIFT                  6U
#define USBSSP__XECP_AUX_CTRL_REG1__P2_OVERWRITE_P1_EN_WIDTH                  1U
#define USBSSP__XECP_AUX_CTRL_REG1__P2_OVERWRITE_P1_EN_WOCLR                  0U
#define USBSSP__XECP_AUX_CTRL_REG1__P2_OVERWRITE_P1_EN_WOSET                  0U
#define USBSSP__XECP_AUX_CTRL_REG1__IGNORE_AUX_PME_EN_MASK           0x00000080U
#define USBSSP__XECP_AUX_CTRL_REG1__IGNORE_AUX_PME_EN_SHIFT                   7U
#define USBSSP__XECP_AUX_CTRL_REG1__IGNORE_AUX_PME_EN_WIDTH                   1U
#define USBSSP__XECP_AUX_CTRL_REG1__IGNORE_AUX_PME_EN_WOCLR                   0U
#define USBSSP__XECP_AUX_CTRL_REG1__IGNORE_AUX_PME_EN_WOSET                   0U
#define USBSSP__XECP_AUX_CTRL_REG1__PHYSTATUS_FALL_TIMEOUT_EN_MASK   0x00000100U
#define USBSSP__XECP_AUX_CTRL_REG1__PHYSTATUS_FALL_TIMEOUT_EN_SHIFT           8U
#define USBSSP__XECP_AUX_CTRL_REG1__PHYSTATUS_FALL_TIMEOUT_EN_WIDTH           1U
#define USBSSP__XECP_AUX_CTRL_REG1__PHYSTATUS_FALL_TIMEOUT_EN_WOCLR           0U
#define USBSSP__XECP_AUX_CTRL_REG1__PHYSTATUS_FALL_TIMEOUT_EN_WOSET           0U
#define USBSSP__XECP_AUX_CTRL_REG1__CCLK_GATE_DISABLE_MASK           0x00000200U
#define USBSSP__XECP_AUX_CTRL_REG1__CCLK_GATE_DISABLE_SHIFT                   9U
#define USBSSP__XECP_AUX_CTRL_REG1__CCLK_GATE_DISABLE_WIDTH                   1U
#define USBSSP__XECP_AUX_CTRL_REG1__CCLK_GATE_DISABLE_WOCLR                   0U
#define USBSSP__XECP_AUX_CTRL_REG1__CCLK_GATE_DISABLE_WOSET                   0U
#define USBSSP__XECP_AUX_CTRL_REG1__NEW_OW_EN_MASK                   0x00000400U
#define USBSSP__XECP_AUX_CTRL_REG1__NEW_OW_EN_SHIFT                          10U
#define USBSSP__XECP_AUX_CTRL_REG1__NEW_OW_EN_WIDTH                           1U
#define USBSSP__XECP_AUX_CTRL_REG1__NEW_OW_EN_WOCLR                           0U
#define USBSSP__XECP_AUX_CTRL_REG1__NEW_OW_EN_WOSET                           0U
#define USBSSP__XECP_AUX_CTRL_REG1__ISOLATION_EN_MASK                0x00000800U
#define USBSSP__XECP_AUX_CTRL_REG1__ISOLATION_EN_SHIFT                       11U
#define USBSSP__XECP_AUX_CTRL_REG1__ISOLATION_EN_WIDTH                        1U
#define USBSSP__XECP_AUX_CTRL_REG1__ISOLATION_EN_WOCLR                        0U
#define USBSSP__XECP_AUX_CTRL_REG1__ISOLATION_EN_WOSET                        0U
#define USBSSP__XECP_AUX_CTRL_REG1__PME_STATUS_EN_MASK               0x00001000U
#define USBSSP__XECP_AUX_CTRL_REG1__PME_STATUS_EN_SHIFT                      12U
#define USBSSP__XECP_AUX_CTRL_REG1__PME_STATUS_EN_WIDTH                       1U
#define USBSSP__XECP_AUX_CTRL_REG1__PME_STATUS_EN_WOCLR                       0U
#define USBSSP__XECP_AUX_CTRL_REG1__PME_STATUS_EN_WOSET                       0U
#define USBSSP__XECP_AUX_CTRL_REG1__ELECIDLE_MASK_EN_MASK            0x00002000U
#define USBSSP__XECP_AUX_CTRL_REG1__ELECIDLE_MASK_EN_SHIFT                   13U
#define USBSSP__XECP_AUX_CTRL_REG1__ELECIDLE_MASK_EN_WIDTH                    1U
#define USBSSP__XECP_AUX_CTRL_REG1__ELECIDLE_MASK_EN_WOCLR                    0U
#define USBSSP__XECP_AUX_CTRL_REG1__ELECIDLE_MASK_EN_WOSET                    0U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_PIPE_RST_EN_MASK             0x00004000U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_PIPE_RST_EN_SHIFT                    14U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_PIPE_RST_EN_WIDTH                     1U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_PIPE_RST_EN_WOCLR                     0U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_PIPE_RST_EN_WOSET                     0U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_RXDET_P3_EN_MASK             0x00008000U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_RXDET_P3_EN_SHIFT                    15U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_RXDET_P3_EN_WIDTH                     1U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_RXDET_P3_EN_WOCLR                     0U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_RXDET_P3_EN_WOSET                     0U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_CLK_GATE_DIS_MASK            0x00010000U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_CLK_GATE_DIS_SHIFT                   16U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_CLK_GATE_DIS_WIDTH                    1U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_CLK_GATE_DIS_WOCLR                    0U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_CLK_GATE_DIS_WOSET                    0U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_USB_P2_EN_MASK               0x00020000U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_USB_P2_EN_SHIFT                      17U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_USB_P2_EN_WIDTH                       1U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_USB_P2_EN_WOCLR                       0U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_USB_P2_EN_WOSET                       0U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_IOB_DRIVESTRENGTH_MASK       0x000C0000U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_IOB_DRIVESTRENGTH_SHIFT              18U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_IOB_DRIVESTRENGTH_WIDTH               2U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_PCIE_TXREG_PD_MASK           0x00100000U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_PCIE_TXREG_PD_SHIFT                  20U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_PCIE_TXREG_PD_WIDTH                   1U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_PCIE_TXREG_PD_WOCLR                   0U
#define USBSSP__XECP_AUX_CTRL_REG1__CFG_PCIE_TXREG_PD_WOSET                   0U
#define USBSSP__XECP_AUX_CTRL_REG1__CLR_SAVE_FLAG_MASK               0x00200000U
#define USBSSP__XECP_AUX_CTRL_REG1__CLR_SAVE_FLAG_SHIFT                      21U
#define USBSSP__XECP_AUX_CTRL_REG1__CLR_SAVE_FLAG_WIDTH                       1U
#define USBSSP__XECP_AUX_CTRL_REG1__CLR_SAVE_FLAG_WOCLR                       0U
#define USBSSP__XECP_AUX_CTRL_REG1__CLR_SAVE_FLAG_WOSET                       0U
#define USBSSP__XECP_AUX_CTRL_REG1__RESERVEDRW_MASK                  0x00400000U
#define USBSSP__XECP_AUX_CTRL_REG1__RESERVEDRW_SHIFT                         22U
#define USBSSP__XECP_AUX_CTRL_REG1__RESERVEDRW_WIDTH                          1U
#define USBSSP__XECP_AUX_CTRL_REG1__RESERVEDRW_WOCLR                          0U
#define USBSSP__XECP_AUX_CTRL_REG1__RESERVEDRW_WOSET                          0U
#define USBSSP__XECP_AUX_CTRL_REG1__SR_CMD_SAVE_EN_MASK              0x00800000U
#define USBSSP__XECP_AUX_CTRL_REG1__SR_CMD_SAVE_EN_SHIFT                     23U
#define USBSSP__XECP_AUX_CTRL_REG1__SR_CMD_SAVE_EN_WIDTH                      1U
#define USBSSP__XECP_AUX_CTRL_REG1__SR_CMD_SAVE_EN_WOCLR                      0U
#define USBSSP__XECP_AUX_CTRL_REG1__SR_CMD_SAVE_EN_WOSET                      0U
#define USBSSP__XECP_AUX_CTRL_REG1__CLR_SSV_EN_MASK                  0x01000000U
#define USBSSP__XECP_AUX_CTRL_REG1__CLR_SSV_EN_SHIFT                         24U
#define USBSSP__XECP_AUX_CTRL_REG1__CLR_SSV_EN_WIDTH                          1U
#define USBSSP__XECP_AUX_CTRL_REG1__CLR_SSV_EN_WOCLR                          0U
#define USBSSP__XECP_AUX_CTRL_REG1__CLR_SSV_EN_WOSET                          0U
#define USBSSP__XECP_AUX_CTRL_REG1__SET_SSV_EN_MASK                  0x02000000U
#define USBSSP__XECP_AUX_CTRL_REG1__SET_SSV_EN_SHIFT                         25U
#define USBSSP__XECP_AUX_CTRL_REG1__SET_SSV_EN_WIDTH                          1U
#define USBSSP__XECP_AUX_CTRL_REG1__SET_SSV_EN_WOCLR                          0U
#define USBSSP__XECP_AUX_CTRL_REG1__SET_SSV_EN_WOSET                          0U
#define USBSSP__XECP_AUX_CTRL_REG1__POWERDOWN_P1_EN_MASK             0x04000000U
#define USBSSP__XECP_AUX_CTRL_REG1__POWERDOWN_P1_EN_SHIFT                    26U
#define USBSSP__XECP_AUX_CTRL_REG1__POWERDOWN_P1_EN_WIDTH                     1U
#define USBSSP__XECP_AUX_CTRL_REG1__POWERDOWN_P1_EN_WOCLR                     0U
#define USBSSP__XECP_AUX_CTRL_REG1__POWERDOWN_P1_EN_WOSET                     0U
#define USBSSP__XECP_AUX_CTRL_REG1__USE_PERST_4FD_RST_MASK           0x08000000U
#define USBSSP__XECP_AUX_CTRL_REG1__USE_PERST_4FD_RST_SHIFT                  27U
#define USBSSP__XECP_AUX_CTRL_REG1__USE_PERST_4FD_RST_WIDTH                   1U
#define USBSSP__XECP_AUX_CTRL_REG1__USE_PERST_4FD_RST_WOCLR                   0U
#define USBSSP__XECP_AUX_CTRL_REG1__USE_PERST_4FD_RST_WOSET                   0U
#define USBSSP__XECP_AUX_CTRL_REG1__DIRECT_RATE_PASS_EN_MASK         0x10000000U
#define USBSSP__XECP_AUX_CTRL_REG1__DIRECT_RATE_PASS_EN_SHIFT                28U
#define USBSSP__XECP_AUX_CTRL_REG1__DIRECT_RATE_PASS_EN_WIDTH                 1U
#define USBSSP__XECP_AUX_CTRL_REG1__DIRECT_RATE_PASS_EN_WOCLR                 0U
#define USBSSP__XECP_AUX_CTRL_REG1__DIRECT_RATE_PASS_EN_WOSET                 0U
#define USBSSP__XECP_AUX_CTRL_REG1__EXTEND_PHYSTATUS_EN_MASK         0x20000000U
#define USBSSP__XECP_AUX_CTRL_REG1__EXTEND_PHYSTATUS_EN_SHIFT                29U
#define USBSSP__XECP_AUX_CTRL_REG1__EXTEND_PHYSTATUS_EN_WIDTH                 1U
#define USBSSP__XECP_AUX_CTRL_REG1__EXTEND_PHYSTATUS_EN_WOCLR                 0U
#define USBSSP__XECP_AUX_CTRL_REG1__EXTEND_PHYSTATUS_EN_WOSET                 0U
#define USBSSP__XECP_AUX_CTRL_REG1__LOW_PWR_CCLK_GATE_EN_MASK        0x40000000U
#define USBSSP__XECP_AUX_CTRL_REG1__LOW_PWR_CCLK_GATE_EN_SHIFT               30U
#define USBSSP__XECP_AUX_CTRL_REG1__LOW_PWR_CCLK_GATE_EN_WIDTH                1U
#define USBSSP__XECP_AUX_CTRL_REG1__LOW_PWR_CCLK_GATE_EN_WOCLR                0U
#define USBSSP__XECP_AUX_CTRL_REG1__LOW_PWR_CCLK_GATE_EN_WOSET                0U
#define USBSSP__XECP_AUX_CTRL_REG1__D3_HOT_PME_EN_MASK               0x80000000U
#define USBSSP__XECP_AUX_CTRL_REG1__D3_HOT_PME_EN_SHIFT                      31U
#define USBSSP__XECP_AUX_CTRL_REG1__D3_HOT_PME_EN_WIDTH                       1U
#define USBSSP__XECP_AUX_CTRL_REG1__D3_HOT_PME_EN_WOCLR                       0U
#define USBSSP__XECP_AUX_CTRL_REG1__D3_HOT_PME_EN_WOSET                       0U

#define USBSSP__XECP_HOST_CTRL_WATERMARK_REG_READ_MASK               0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_WATERMARK_REG_WRITE_MASK              0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_WATERMARK_REG__XBUF_WATER_MARK_MASK   0x0000FFFFU
#define USBSSP__XECP_HOST_CTRL_WATERMARK_REG__XBUF_WATER_MARK_SHIFT           0U
#define USBSSP__XECP_HOST_CTRL_WATERMARK_REG__XBUF_WATER_MARK_WIDTH          16U
#define USBSSP__XECP_HOST_CTRL_WATERMARK_REG__RBUF_WATER_MARK_MASK   0xFFFF0000U
#define USBSSP__XECP_HOST_CTRL_WATERMARK_REG__RBUF_WATER_MARK_SHIFT          16U
#define USBSSP__XECP_HOST_CTRL_WATERMARK_REG__RBUF_WATER_MARK_WIDTH          16U

#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG_READ_MASK               0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG_WRITE_MASK              0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_DIS_COMP_MASK      0x00000001U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_DIS_COMP_SHIFT              0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_DIS_COMP_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_DIS_COMP_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_DIS_COMP_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_LPBK_MODE_MASK     0x00000002U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_LPBK_MODE_SHIFT             1U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_LPBK_MODE_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_LPBK_MODE_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_LPBK_MODE_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_U1_ENABLE_MASK     0x00000004U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_U1_ENABLE_SHIFT             2U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_U1_ENABLE_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_U1_ENABLE_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_U1_ENABLE_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_U2_ENABLE_MASK     0x00000008U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_U2_ENABLE_SHIFT             3U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_U2_ENABLE_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_U2_ENABLE_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_U2_ENABLE_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_SYMBOL_ERR_EN_MASK 0x00000010U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_SYMBOL_ERR_EN_SHIFT         4U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_SYMBOL_ERR_EN_WIDTH         1U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_SYMBOL_ERR_EN_WOCLR         0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_SYMBOL_ERR_EN_WOSET         0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_DIS_SCRMB_MASK     0x00000020U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_DIS_SCRMB_SHIFT             5U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_DIS_SCRMB_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_DIS_SCRMB_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_DIS_SCRMB_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_FAST_TRAINING_MASK 0x00000040U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_FAST_TRAINING_SHIFT         6U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_FAST_TRAINING_WIDTH         1U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_FAST_TRAINING_WOCLR         0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_FAST_TRAINING_WOSET         0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_RECOVERY_MASK      0x00000080U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_RECOVERY_SHIFT              7U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_RECOVERY_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_RECOVERY_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_RECOVERY_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_FORCE_PM_ACCEPT_MASK 0x00000100U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_FORCE_PM_ACCEPT_SHIFT       8U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_FORCE_PM_ACCEPT_WIDTH       1U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_FORCE_PM_ACCEPT_WOCLR       0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_FORCE_PM_ACCEPT_WOSET       0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_U3_RECOV_VAL_MASK  0x00000E00U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_U3_RECOV_VAL_SHIFT          9U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_U3_RECOV_VAL_WIDTH          3U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_NORM_RECOV_VAL_MASK 0x00007000U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_NORM_RECOV_VAL_SHIFT       12U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_NORM_RECOV_VAL_WIDTH        3U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_LOWPOWER_LATENCY_MASK 0x00018000U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_LOWPOWER_LATENCY_SHIFT     15U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__CFG_LOWPOWER_LATENCY_WIDTH      2U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__DBG_MODE_SEL_MASK      0x000E0000U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__DBG_MODE_SEL_SHIFT             17U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__DBG_MODE_SEL_WIDTH              3U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__LINK_ERR_CNT_SLV_EN_MASK 0x00100000U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__LINK_ERR_CNT_SLV_EN_SHIFT      20U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__LINK_ERR_CNT_SLV_EN_WIDTH       1U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__LINK_ERR_CNT_SLV_EN_WOCLR       0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__LINK_ERR_CNT_SLV_EN_WOSET       0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_COMP_PATTERN_MASK 0x01E00000U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_COMP_PATTERN_SHIFT       21U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_COMP_PATTERN_WIDTH        4U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_LTSSM_U0_MASK    0x02000000U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_LTSSM_U0_SHIFT           25U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_LTSSM_U0_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_LTSSM_U0_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_LTSSM_U0_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_LTSSM_MASK       0x04000000U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_LTSSM_SHIFT              26U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_LTSSM_WIDTH               1U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_LTSSM_WOCLR               0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_LTSSM_WOSET               0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_LTSSM_STATE_MASK 0xF8000000U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_LTSSM_STATE_SHIFT        27U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG__FORCE_LTSSM_STATE_WIDTH         5U

#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1_READ_MASK               0xFFFFFFFFU
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1_WRITE_MASK              0xFFFFFFFFU
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_QUICK_SIM_MASK 0x00000001U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_QUICK_SIM_SHIFT   0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_QUICK_SIM_WIDTH   1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_QUICK_SIM_WOCLR   0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_QUICK_SIM_WOSET   0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_RST_MASK 0x00000002U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_RST_SHIFT     1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_RST_WIDTH     1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_RST_WOCLR     0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_RST_WOSET     0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_RSTDISCON_MASK 0x00000004U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_RSTDISCON_SHIFT 2U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_RSTDISCON_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_RSTDISCON_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_RSTDISCON_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_CLKGATEDIS_MASK 0x00000008U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_CLKGATEDIS_SHIFT 3U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_CLKGATEDIS_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_CLKGATEDIS_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_CLKGATEDIS_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_SUSDISALL_MASK 0x00000010U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_SUSDISALL_SHIFT 4U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_SUSDISALL_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_SUSDISALL_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_PHY_SUSDISALL_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_AUTOPING_MASK 0x00000020U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_AUTOPING_SHIFT    5U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_AUTOPING_WIDTH    1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_AUTOPING_WOCLR    0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_AUTOPING_WOSET    0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FORCEPING_MASK 0x00000040U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FORCEPING_SHIFT   6U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FORCEPING_WIDTH   1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FORCEPING_WOCLR   0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FORCEPING_WOSET   0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DROPPING_MASK 0x00000080U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DROPPING_SHIFT    7U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DROPPING_WIDTH    1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DROPPING_WOCLR    0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DROPPING_WOSET    0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIRECT_RESUME_MASK 0x00000100U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIRECT_RESUME_SHIFT 8U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIRECT_RESUME_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIRECT_RESUME_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIRECT_RESUME_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIS_ISO_PEEK_MASK 0x00000200U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIS_ISO_PEEK_SHIFT 9U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIS_ISO_PEEK_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIS_ISO_PEEK_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIS_ISO_PEEK_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIS_PORT_ERR_MASK 0x00000400U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIS_PORT_ERR_SHIFT 10U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIS_PORT_ERR_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIS_PORT_ERR_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_DIS_PORT_ERR_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_ENABLE_DISC_WIN_MASK 0x00000800U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_ENABLE_DISC_WIN_SHIFT 11U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_ENABLE_DISC_WIN_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_ENABLE_DISC_WIN_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_ENABLE_DISC_WIN_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_UTMIRST1_MASK 0x00001000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_UTMIRST1_SHIFT   12U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_UTMIRST1_WIDTH    1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_UTMIRST1_WOCLR    0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_UTMIRST1_WOSET    0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_UTMIRST2_MASK 0x00002000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_UTMIRST2_SHIFT   13U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_UTMIRST2_WIDTH    1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_UTMIRST2_WOCLR    0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_UTMIRST2_WOSET    0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FS_LS_EXT_DISCON_MASK 0x00004000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FS_LS_EXT_DISCON_SHIFT 14U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FS_LS_EXT_DISCON_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FS_LS_EXT_DISCON_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FS_LS_EXT_DISCON_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_SPLIT_192_LIMITDIS_MASK 0x00008000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_SPLIT_192_LIMITDIS_SHIFT 15U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_SPLIT_192_LIMITDIS_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_SPLIT_192_LIMITDIS_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_SPLIT_192_LIMITDIS_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FORCE_FULL_SPEED_MASK 0x00010000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FORCE_FULL_SPEED_SHIFT 16U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FORCE_FULL_SPEED_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FORCE_FULL_SPEED_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_FORCE_FULL_SPEED_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_EOP_DETECT_MASK 0x00020000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_EOP_DETECT_SHIFT 17U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_EOP_DETECT_WIDTH  1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_EOP_DETECT_WOCLR  0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_EOP_DETECT_WOSET  0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_ENABLE_FLUSH_TO_MASK 0x00040000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_ENABLE_FLUSH_TO_SHIFT 18U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_ENABLE_FLUSH_TO_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_ENABLE_FLUSH_TO_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_ENABLE_FLUSH_TO_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_HW_LPM_ERRATA1_MASK 0x00080000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_HW_LPM_ERRATA1_SHIFT 19U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_HW_LPM_ERRATA1_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_HW_LPM_ERRATA1_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_HW_LPM_ERRATA1_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_HW_LPM_ERRATA_MASK 0x00100000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_HW_LPM_ERRATA_SHIFT 20U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_HW_LPM_ERRATA_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_HW_LPM_ERRATA_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_HW_LPM_ERRATA_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_RESUME_DEB_DIS_MASK 0x00200000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_RESUME_DEB_DIS_SHIFT 21U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_RESUME_DEB_DIS_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_RESUME_DEB_DIS_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_RESUME_DEB_DIS_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_LATENCY_TOL_MSG_MASK 0x00400000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_LATENCY_TOL_MSG_SHIFT 22U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_LATENCY_TOL_MSG_WIDTH 1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_LATENCY_TOL_MSG_WOCLR 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_LATENCY_TOL_MSG_WOSET 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_MASK     0x00800000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_SHIFT            23U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_WIDTH             1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_WOCLR             0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__USB2_PM_DEBUG_WOSET             0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__TIMER_DISCONNECT_DETECT_LO_MASK 0xFF000000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__TIMER_DISCONNECT_DETECT_LO_SHIFT 24U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG1__TIMER_DISCONNECT_DETECT_LO_WIDTH 8U

#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2_READ_MASK               0xFFFFFFFFU
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2_WRITE_MASK              0xFFFFFFFFU
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_DISCONNECT_DETECT_HI_MASK 0x0000001FU
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_DISCONNECT_DETECT_HI_SHIFT 0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_DISCONNECT_DETECT_HI_WIDTH 5U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_CONNECT_DETECT_MASK 0x0003FFE0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_CONNECT_DETECT_SHIFT      5U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_CONNECT_DETECT_WIDTH     13U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_CHIRP_K_DETECT_MASK 0x7FFC0000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_CHIRP_K_DETECT_SHIFT     18U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_CHIRP_K_DETECT_WIDTH     13U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_RESET_0_MASK     0x80000000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_RESET_0_SHIFT            31U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_RESET_0_WIDTH             1U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_RESET_0_WOCLR             0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG2__TIMER_RESET_0_WOSET             0U

#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG3_READ_MASK               0xFFFFFFFFU
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG3_WRITE_MASK              0xFFFFFFFFU
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG3__TIMER_RESET_MASK       0x00007FFFU
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG3__TIMER_RESET_SHIFT               0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG3__TIMER_RESET_WIDTH              15U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG3__TIMER_U3_SETTLE_MASK   0x0FFF8000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG3__TIMER_U3_SETTLE_SHIFT          15U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG3__TIMER_U3_SETTLE_WIDTH          13U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG3__TIMER_U2_SETTLE_MASK   0xF0000000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG3__TIMER_U2_SETTLE_SHIFT          28U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG3__TIMER_U2_SETTLE_WIDTH           4U

#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG4_READ_MASK               0xFFFFFFFFU
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG4_WRITE_MASK              0xFFFFFFFFU
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG4__TIMER_U2_SETTLE_MASK   0x000001FFU
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG4__TIMER_U2_SETTLE_SHIFT           0U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG4__TIMER_U2_SETTLE_WIDTH           9U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG4__TIMER_RESUME_U2_REFLECT_MASK 0x01FFFE00U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG4__TIMER_RESUME_U2_REFLECT_SHIFT   9U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG4__TIMER_RESUME_U2_REFLECT_WIDTH  16U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG4__RESERVED_R_MASK        0xFE000000U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG4__RESERVED_R_SHIFT               25U
#define USBSSP__XECP_USB2_LINK_MGR_CTRL_REG4__RESERVED_R_WIDTH                7U

#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG_READ_MASK                  0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG_WRITE_MASK                 0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG__FSLS_MAX_BW_MASK          0x000000FFU
#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG__FSLS_MAX_BW_SHIFT                  0U
#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG__FSLS_MAX_BW_WIDTH                  8U
#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG__HS_MAX_BW_MASK            0x0000FF00U
#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG__HS_MAX_BW_SHIFT                    8U
#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG__HS_MAX_BW_WIDTH                    8U
#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG__SS_MAX_BW_MASK            0x00FF0000U
#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG__SS_MAX_BW_SHIFT                   16U
#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG__SS_MAX_BW_WIDTH                    8U
#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG__FSLS_BHUB_MAX_BW_MASK     0xFF000000U
#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG__FSLS_BHUB_MAX_BW_SHIFT            24U
#define USBSSP__XECP_HOST_CTRL_BW_MAX_REG__FSLS_BHUB_MAX_BW_WIDTH             8U

#define USBSSP__XECP_FPGA_REVISION_REG_READ_MASK                     0xFFFFFFFFU
#define USBSSP__XECP_FPGA_REVISION_REG_WRITE_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_FPGA_REVISION_REG__FPGA_REVISION_REG_DEFAULT_MASK 0xFFFFFFFFU
#define USBSSP__XECP_FPGA_REVISION_REG__FPGA_REVISION_REG_DEFAULT_SHIFT       0U
#define USBSSP__XECP_FPGA_REVISION_REG__FPGA_REVISION_REG_DEFAULT_WIDTH      32U

#define USBSSP__XECP_HOST_INTF_CTRL_REG_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_INTF_CTRL_REG_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_INTF_CTRL_REG__HOST_ERR_MASK_MASK          0x00000001U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__HOST_ERR_MASK_SHIFT                  0U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__HOST_ERR_MASK_WIDTH                  1U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__HOST_ERR_MASK_WOCLR                  0U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__HOST_ERR_MASK_WOSET                  0U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__HC_HALT_TIMEOUT_EN_MASK     0x00000002U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__HC_HALT_TIMEOUT_EN_SHIFT             1U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__HC_HALT_TIMEOUT_EN_WIDTH             1U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__HC_HALT_TIMEOUT_EN_WOCLR             0U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__HC_HALT_TIMEOUT_EN_WOSET             0U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__HOST_INTF_CTRL_MASK         0x0000003CU
#define USBSSP__XECP_HOST_INTF_CTRL_REG__HOST_INTF_CTRL_SHIFT                 2U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__HOST_INTF_CTRL_WIDTH                 4U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__CFG_MAX_NUM_OF_RD_MASK      0x000000C0U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__CFG_MAX_NUM_OF_RD_SHIFT              6U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__CFG_MAX_NUM_OF_RD_WIDTH              2U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__PROT_HDR_RBUF_OVERFLOW_CCLK_MASK 0x00000100U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__PROT_HDR_RBUF_OVERFLOW_CCLK_SHIFT    8U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__PROT_HDR_RBUF_OVERFLOW_CCLK_WIDTH    1U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__PROT_HDR_RBUF_OVERFLOW_CCLK_WOCLR    0U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__PROT_HDR_RBUF_OVERFLOW_CCLK_WOSET    0U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__RESERVED_R_MASK             0xFFFFFE00U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__RESERVED_R_SHIFT                     9U
#define USBSSP__XECP_HOST_INTF_CTRL_REG__RESERVED_R_WIDTH                    23U

#define USBSSP__XECP_BW_OV_SS_BURST_REG_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_BW_OV_SS_BURST_REG_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_BW_OV_SS_BURST_REG__BW_OV_SS_BURST_MASK         0x00000FFFU
#define USBSSP__XECP_BW_OV_SS_BURST_REG__BW_OV_SS_BURST_SHIFT                 0U
#define USBSSP__XECP_BW_OV_SS_BURST_REG__BW_OV_SS_BURST_WIDTH                12U
#define USBSSP__XECP_BW_OV_SS_BURST_REG__BW_OV_SYS_BURST_MASK        0x00FFF000U
#define USBSSP__XECP_BW_OV_SS_BURST_REG__BW_OV_SYS_BURST_SHIFT               12U
#define USBSSP__XECP_BW_OV_SS_BURST_REG__BW_OV_SYS_BURST_WIDTH               12U
#define USBSSP__XECP_BW_OV_SS_BURST_REG__RESERVED_MASK               0xFF000000U
#define USBSSP__XECP_BW_OV_SS_BURST_REG__RESERVED_SHIFT                      24U
#define USBSSP__XECP_BW_OV_SS_BURST_REG__RESERVED_WIDTH                       8U

#define USBSSP__XECP_HOST_CTRL_TRM_REG2_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TRM_REG2_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__RESERVE_TRB_EN_MASK         0x00000001U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__RESERVE_TRB_EN_SHIFT                 0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__RESERVE_TRB_EN_WIDTH                 1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__RESERVE_TRB_EN_WOCLR                 0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__RESERVE_TRB_EN_WOSET                 0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ISO_CNT_2NODMA_EN_MASK      0x00000002U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ISO_CNT_2NODMA_EN_SHIFT              1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ISO_CNT_2NODMA_EN_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ISO_CNT_2NODMA_EN_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ISO_CNT_2NODMA_EN_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__UPORT_CRD_UPD_EN_MASK       0x00000004U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__UPORT_CRD_UPD_EN_SHIFT               2U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__UPORT_CRD_UPD_EN_WIDTH               1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__UPORT_CRD_UPD_EN_WOCLR               0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__UPORT_CRD_UPD_EN_WOSET               0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__CNTX_1ST_TD_EN_MASK         0x00000008U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__CNTX_1ST_TD_EN_SHIFT                 3U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__CNTX_1ST_TD_EN_WIDTH                 1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__CNTX_1ST_TD_EN_WOCLR                 0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__CNTX_1ST_TD_EN_WOSET                 0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__USE_EMPTY_4TTE_OVERLAP_MASK 0x00000010U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__USE_EMPTY_4TTE_OVERLAP_SHIFT         4U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__USE_EMPTY_4TTE_OVERLAP_WIDTH         1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__USE_EMPTY_4TTE_OVERLAP_WOCLR         0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__USE_EMPTY_4TTE_OVERLAP_WOSET         0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SETADDR_OVERRIDE_MASK       0x00000020U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SETADDR_OVERRIDE_SHIFT               5U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SETADDR_OVERRIDE_WIDTH               1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SETADDR_OVERRIDE_WOCLR               0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SETADDR_OVERRIDE_WOSET               0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__FC_ON_2INCOMPLET_EN_MASK    0x00000040U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__FC_ON_2INCOMPLET_EN_SHIFT            6U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__FC_ON_2INCOMPLET_EN_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__FC_ON_2INCOMPLET_EN_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__FC_ON_2INCOMPLET_EN_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__PKT_BNDRY_2IGNORE_NTRB_EN_MASK 0x00000080U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__PKT_BNDRY_2IGNORE_NTRB_EN_SHIFT      7U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__PKT_BNDRY_2IGNORE_NTRB_EN_WIDTH      1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__PKT_BNDRY_2IGNORE_NTRB_EN_WOCLR      0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__PKT_BNDRY_2IGNORE_NTRB_EN_WOSET      0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SUPPORT_0LEN_TTE_EN_MASK    0x00000100U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SUPPORT_0LEN_TTE_EN_SHIFT            8U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SUPPORT_0LEN_TTE_EN_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SUPPORT_0LEN_TTE_EN_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SUPPORT_0LEN_TTE_EN_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TRM_ADV_DETECT_EN_MASK      0x00000200U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TRM_ADV_DETECT_EN_SHIFT              9U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TRM_ADV_DETECT_EN_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TRM_ADV_DETECT_EN_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TRM_ADV_DETECT_EN_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STREAM_ID_MATCH_EN_MASK     0x00000400U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STREAM_ID_MATCH_EN_SHIFT            10U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STREAM_ID_MATCH_EN_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STREAM_ID_MATCH_EN_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STREAM_ID_MATCH_EN_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STREAM_IDLE2PRIME_EN_MASK   0x00000800U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STREAM_IDLE2PRIME_EN_SHIFT          11U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STREAM_IDLE2PRIME_EN_WIDTH           1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STREAM_IDLE2PRIME_EN_WOCLR           0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STREAM_IDLE2PRIME_EN_WOSET           0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DISABLE_CPL_SST_IDEQ0_ERR_MASK 0x00001000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DISABLE_CPL_SST_IDEQ0_ERR_SHIFT     12U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DISABLE_CPL_SST_IDEQ0_ERR_WIDTH      1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DISABLE_CPL_SST_IDEQ0_ERR_WOCLR      0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DISABLE_CPL_SST_IDEQ0_ERR_WOSET      0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__RPORT_CRD_CHECK_DIS_MASK    0x00002000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__RPORT_CRD_CHECK_DIS_SHIFT           13U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__RPORT_CRD_CHECK_DIS_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__RPORT_CRD_CHECK_DIS_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__RPORT_CRD_CHECK_DIS_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ODMA_CRD_CAL_EN_MASK        0x00004000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ODMA_CRD_CAL_EN_SHIFT               14U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ODMA_CRD_CAL_EN_WIDTH                1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ODMA_CRD_CAL_EN_WOCLR                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ODMA_CRD_CAL_EN_WOSET                0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SKIP_INTR_4RESP_EN_MASK     0x00008000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SKIP_INTR_4RESP_EN_SHIFT            15U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SKIP_INTR_4RESP_EN_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SKIP_INTR_4RESP_EN_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SKIP_INTR_4RESP_EN_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__MSI_CNT_EN_MASK             0x00010000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__MSI_CNT_EN_SHIFT                    16U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__MSI_CNT_EN_WIDTH                     1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__MSI_CNT_EN_WOCLR                     0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__MSI_CNT_EN_WOSET                     0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ENT_AT_END_OF_TD_EN_MASK    0x00020000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ENT_AT_END_OF_TD_EN_SHIFT           17U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ENT_AT_END_OF_TD_EN_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ENT_AT_END_OF_TD_EN_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ENT_AT_END_OF_TD_EN_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__MULTI_NON0_CTRL_EP_EN_MASK  0x00040000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__MULTI_NON0_CTRL_EP_EN_SHIFT         18U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__MULTI_NON0_CTRL_EP_EN_WIDTH          1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__MULTI_NON0_CTRL_EP_EN_WOCLR          0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__MULTI_NON0_CTRL_EP_EN_WOSET          0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DEADLOCK_TRB_ERR_EN_MASK    0x00080000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DEADLOCK_TRB_ERR_EN_SHIFT           19U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DEADLOCK_TRB_ERR_EN_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DEADLOCK_TRB_ERR_EN_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DEADLOCK_TRB_ERR_EN_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DEV_MBS_CAP_EN_MASK         0x00100000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DEV_MBS_CAP_EN_SHIFT                20U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DEV_MBS_CAP_EN_WIDTH                 1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DEV_MBS_CAP_EN_WOCLR                 0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DEV_MBS_CAP_EN_WOSET                 0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SECOND_EVENT_FOR_ISP_EN_MASK 0x00200000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SECOND_EVENT_FOR_ISP_EN_SHIFT       21U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SECOND_EVENT_FOR_ISP_EN_WIDTH        1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SECOND_EVENT_FOR_ISP_EN_WOCLR        0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__SECOND_EVENT_FOR_ISP_EN_WOSET        0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STOP_2MS_4TTE_EN_MASK       0x00400000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STOP_2MS_4TTE_EN_SHIFT              22U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STOP_2MS_4TTE_EN_WIDTH               1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STOP_2MS_4TTE_EN_WOCLR               0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__STOP_2MS_4TTE_EN_WOSET               0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DOUBLE_CLR_MASK_DIS_MASK    0x00800000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DOUBLE_CLR_MASK_DIS_SHIFT           23U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DOUBLE_CLR_MASK_DIS_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DOUBLE_CLR_MASK_DIS_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__DOUBLE_CLR_MASK_DIS_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__IGNORE_NPKT_4PRDC_MASK      0x01000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__IGNORE_NPKT_4PRDC_SHIFT             24U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__IGNORE_NPKT_4PRDC_WIDTH              1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__IGNORE_NPKT_4PRDC_WOCLR              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__IGNORE_NPKT_4PRDC_WOSET              0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TTE_IN_EP_BLOCK_EN_MASK     0x02000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TTE_IN_EP_BLOCK_EN_SHIFT            25U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TTE_IN_EP_BLOCK_EN_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TTE_IN_EP_BLOCK_EN_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TTE_IN_EP_BLOCK_EN_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TTE_PKT_BNDRY_EXIT_MASK     0x04000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TTE_PKT_BNDRY_EXIT_SHIFT            26U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TTE_PKT_BNDRY_EXIT_WIDTH             1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TTE_PKT_BNDRY_EXIT_WOCLR             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TTE_PKT_BNDRY_EXIT_WOSET             0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TRM_ODMA_FIFO_DISABLE_MASK  0x08000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TRM_ODMA_FIFO_DISABLE_SHIFT         27U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TRM_ODMA_FIFO_DISABLE_WIDTH          1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TRM_ODMA_FIFO_DISABLE_WOCLR          0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__TRM_ODMA_FIFO_DISABLE_WOSET          0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ERR_CPL_CODE_STORE_EN_MASK  0x10000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ERR_CPL_CODE_STORE_EN_SHIFT         28U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ERR_CPL_CODE_STORE_EN_WIDTH          1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ERR_CPL_CODE_STORE_EN_WOCLR          0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__ERR_CPL_CODE_STORE_EN_WOSET          0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__NON_DMA_IMD_EN_MASK         0x20000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__NON_DMA_IMD_EN_SHIFT                29U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__NON_DMA_IMD_EN_WIDTH                 1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__NON_DMA_IMD_EN_WOCLR                 0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__NON_DMA_IMD_EN_WOSET                 0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__PKT_BNDRY_BLOCK_HALT_EN_MASK 0x40000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__PKT_BNDRY_BLOCK_HALT_EN_SHIFT       30U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__PKT_BNDRY_BLOCK_HALT_EN_WIDTH        1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__PKT_BNDRY_BLOCK_HALT_EN_WOCLR        0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__PKT_BNDRY_BLOCK_HALT_EN_WOSET        0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__INSERT_CPL_IDMA_WAIT_EN_MASK 0x80000000U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__INSERT_CPL_IDMA_WAIT_EN_SHIFT       31U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__INSERT_CPL_IDMA_WAIT_EN_WIDTH        1U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__INSERT_CPL_IDMA_WAIT_EN_WOCLR        0U
#define USBSSP__XECP_HOST_CTRL_TRM_REG2__INSERT_CPL_IDMA_WAIT_EN_WOSET        0U

#define USBSSP__XECP_HOST_CTRL_BW_MAX1_REG_READ_MASK                 0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_BW_MAX1_REG_WRITE_MASK                0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_BW_MAX1_REG__BW_MAX_REG31_0_MASK      0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_BW_MAX1_REG__BW_MAX_REG31_0_SHIFT              0U
#define USBSSP__XECP_HOST_CTRL_BW_MAX1_REG__BW_MAX_REG31_0_WIDTH             32U

#define USBSSP__XECP_HOST_CTRL_BW_MAX2_REG_READ_MASK                 0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_BW_MAX2_REG_WRITE_MASK                0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_BW_MAX2_REG__BW_MAX_REG59_32_MASK     0x0FFFFFFFU
#define USBSSP__XECP_HOST_CTRL_BW_MAX2_REG__BW_MAX_REG59_32_SHIFT             0U
#define USBSSP__XECP_HOST_CTRL_BW_MAX2_REG__BW_MAX_REG59_32_WIDTH            28U
#define USBSSP__XECP_HOST_CTRL_BW_MAX2_REG__RESERVED_R_MASK          0xF0000000U
#define USBSSP__XECP_HOST_CTRL_BW_MAX2_REG__RESERVED_R_SHIFT                 28U
#define USBSSP__XECP_HOST_CTRL_BW_MAX2_REG__RESERVED_R_WIDTH                  4U

#define USBSSP__XECP_USB2_LINESTATE_REG_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_USB2_LINESTATE_REG_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_USB2_LINESTATE_REG__UTMI_LINESTATE_MASK         0x000000FFU
#define USBSSP__XECP_USB2_LINESTATE_REG__UTMI_LINESTATE_SHIFT                 0U
#define USBSSP__XECP_USB2_LINESTATE_REG__UTMI_LINESTATE_WIDTH                 8U
#define USBSSP__XECP_USB2_LINESTATE_REG__PDOWN_STATUS_MASK           0x00FFFF00U
#define USBSSP__XECP_USB2_LINESTATE_REG__PDOWN_STATUS_SHIFT                   8U
#define USBSSP__XECP_USB2_LINESTATE_REG__PDOWN_STATUS_WIDTH                  16U
#define USBSSP__XECP_USB2_LINESTATE_REG__RESERVED_R_MASK             0xFF000000U
#define USBSSP__XECP_USB2_LINESTATE_REG__RESERVED_R_SHIFT                    24U
#define USBSSP__XECP_USB2_LINESTATE_REG__RESERVED_R_WIDTH                     8U

#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG_READ_MASK             0xFFFFFFFFU
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG_WRITE_MASK            0xFFFFFFFFU
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG__USB2_PROTO_PKT_GAP_HS_MASK 0x000000FFU
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG__USB2_PROTO_PKT_GAP_HS_SHIFT   0U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG__USB2_PROTO_PKT_GAP_HS_WIDTH   8U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG__USB2_PROTO_PKT_GAP_HS_SOF_MASK 0x0000FF00U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG__USB2_PROTO_PKT_GAP_HS_SOF_SHIFT 8U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG__USB2_PROTO_PKT_GAP_HS_SOF_WIDTH 8U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG__USB2_PROTO_PKT_GAP_HS_RX_MASK 0x00FF0000U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG__USB2_PROTO_PKT_GAP_HS_RX_SHIFT 16U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG__USB2_PROTO_PKT_GAP_HS_RX_WIDTH 8U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG__USB2_PROTO_PKT_GAP_FS_MASK 0xFF000000U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG__USB2_PROTO_PKT_GAP_FS_SHIFT  24U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER1_REG__USB2_PROTO_PKT_GAP_FS_WIDTH   8U

#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG_READ_MASK             0xFFFFFFFFU
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG_WRITE_MASK            0xFFFFFFFFU
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG__USB2_PROTO_PKT_GAP_LS_MASK 0x000000FFU
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG__USB2_PROTO_PKT_GAP_LS_SHIFT   0U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG__USB2_PROTO_PKT_GAP_LS_WIDTH   8U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG__USB2_PROTO_PKT_GAP_LS_HRX_MASK 0x0000FF00U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG__USB2_PROTO_PKT_GAP_LS_HRX_SHIFT 8U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG__USB2_PROTO_PKT_GAP_LS_HRX_WIDTH 8U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG__USB2_PROTO_PKT_GAP_LS_HTX_MASK 0x00FF0000U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG__USB2_PROTO_PKT_GAP_LS_HTX_SHIFT 16U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG__USB2_PROTO_PKT_GAP_LS_HTX_WIDTH 8U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG__RESERVED_R_MASK      0xFF000000U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG__RESERVED_R_SHIFT             24U
#define USBSSP__XECP_HOST_PROTO_GAP_TIMER2_REG__RESERVED_R_WIDTH              8U

#define USBSSP__XECP_HOST_PROTO_BTO_TIMER_REG_READ_MASK              0xFFFFFFFFU
#define USBSSP__XECP_HOST_PROTO_BTO_TIMER_REG_WRITE_MASK             0xFFFFFFFFU
#define USBSSP__XECP_HOST_PROTO_BTO_TIMER_REG__USB2_PROTO_BTO_HS_MASK 0x000003FFU
#define USBSSP__XECP_HOST_PROTO_BTO_TIMER_REG__USB2_PROTO_BTO_HS_SHIFT        0U
#define USBSSP__XECP_HOST_PROTO_BTO_TIMER_REG__USB2_PROTO_BTO_HS_WIDTH       10U
#define USBSSP__XECP_HOST_PROTO_BTO_TIMER_REG__USB2_PROTO_BTO_FS_MASK 0x001FFC00U
#define USBSSP__XECP_HOST_PROTO_BTO_TIMER_REG__USB2_PROTO_BTO_FS_SHIFT       10U
#define USBSSP__XECP_HOST_PROTO_BTO_TIMER_REG__USB2_PROTO_BTO_FS_WIDTH       11U
#define USBSSP__XECP_HOST_PROTO_BTO_TIMER_REG__USB2_PROTO_BTO_LS_MASK 0xFFE00000U
#define USBSSP__XECP_HOST_PROTO_BTO_TIMER_REG__USB2_PROTO_BTO_LS_SHIFT       21U
#define USBSSP__XECP_HOST_PROTO_BTO_TIMER_REG__USB2_PROTO_BTO_LS_WIDTH       11U

#define USBSSP__XECP_HOST_CTRL_PSCH_REG_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_PSCH_REG_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_PSCH_REG__RESERVED_RW_MASK            0x00FFFFFFU
#define USBSSP__XECP_HOST_CTRL_PSCH_REG__RESERVED_RW_SHIFT                    0U
#define USBSSP__XECP_HOST_CTRL_PSCH_REG__RESERVED_RW_WIDTH                   24U
#define USBSSP__XECP_HOST_CTRL_PSCH_REG__PSCH_HOST_CTRL_REG_I_31_24_MASK 0xFF000000U
#define USBSSP__XECP_HOST_CTRL_PSCH_REG__PSCH_HOST_CTRL_REG_I_31_24_SHIFT    24U
#define USBSSP__XECP_HOST_CTRL_PSCH_REG__PSCH_HOST_CTRL_REG_I_31_24_WIDTH     8U

#define USBSSP__XECP_HOST_CTRL_PSCH1_REG_READ_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_PSCH1_REG_WRITE_MASK                  0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_PSCH1_REG__RESERVED_RW1_MASK          0x000003FFU
#define USBSSP__XECP_HOST_CTRL_PSCH1_REG__RESERVED_RW1_SHIFT                  0U
#define USBSSP__XECP_HOST_CTRL_PSCH1_REG__RESERVED_RW1_WIDTH                 10U
#define USBSSP__XECP_HOST_CTRL_PSCH1_REG__IDLE_SCALE_MASK            0x00000C00U
#define USBSSP__XECP_HOST_CTRL_PSCH1_REG__IDLE_SCALE_SHIFT                   10U
#define USBSSP__XECP_HOST_CTRL_PSCH1_REG__IDLE_SCALE_WIDTH                    2U
#define USBSSP__XECP_HOST_CTRL_PSCH1_REG__RESERVED_RW2_MASK          0x0000F000U
#define USBSSP__XECP_HOST_CTRL_PSCH1_REG__RESERVED_RW2_SHIFT                 12U
#define USBSSP__XECP_HOST_CTRL_PSCH1_REG__RESERVED_RW2_WIDTH                  4U
#define USBSSP__XECP_HOST_CTRL_PSCH1_REG__RESERVED_R_MASK            0xFFFF0000U
#define USBSSP__XECP_HOST_CTRL_PSCH1_REG__RESERVED_R_SHIFT                   16U
#define USBSSP__XECP_HOST_CTRL_PSCH1_REG__RESERVED_R_WIDTH                   16U

#define USBSSP__XECP_HOST_CTRL_LTM_REG_READ_MASK                     0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_LTM_REG_WRITE_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_LTM_REG__BELT_SELECTED_MASK           0x00000FFFU
#define USBSSP__XECP_HOST_CTRL_LTM_REG__BELT_SELECTED_SHIFT                   0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG__BELT_SELECTED_WIDTH                  12U
#define USBSSP__XECP_HOST_CTRL_LTM_REG__RESERVED_R_MASK              0xFFFFF000U
#define USBSSP__XECP_HOST_CTRL_LTM_REG__RESERVED_R_SHIFT                     12U
#define USBSSP__XECP_HOST_CTRL_LTM_REG__RESERVED_R_WIDTH                     20U

#define USBSSP__XECP_AUX_CTRL_REG2_READ_MASK                         0xFFFFFFFFU
#define USBSSP__XECP_AUX_CTRL_REG2_WRITE_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_AUX_CTRL_REG2__AUTO_P2_OW_EN_REG_MASK           0x00000001U
#define USBSSP__XECP_AUX_CTRL_REG2__AUTO_P2_OW_EN_REG_SHIFT                   0U
#define USBSSP__XECP_AUX_CTRL_REG2__AUTO_P2_OW_EN_REG_WIDTH                   1U
#define USBSSP__XECP_AUX_CTRL_REG2__AUTO_P2_OW_EN_REG_WOCLR                   0U
#define USBSSP__XECP_AUX_CTRL_REG2__AUTO_P2_OW_EN_REG_WOSET                   0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_FAST_SIMS_MASK               0x00000002U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_FAST_SIMS_SHIFT                       1U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_FAST_SIMS_WIDTH                       1U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_FAST_SIMS_WOCLR                       0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_FAST_SIMS_WOSET                       0U
#define USBSSP__XECP_AUX_CTRL_REG2__P0_DRIVE_DIS_MASK                0x00000004U
#define USBSSP__XECP_AUX_CTRL_REG2__P0_DRIVE_DIS_SHIFT                        2U
#define USBSSP__XECP_AUX_CTRL_REG2__P0_DRIVE_DIS_WIDTH                        1U
#define USBSSP__XECP_AUX_CTRL_REG2__P0_DRIVE_DIS_WOCLR                        0U
#define USBSSP__XECP_AUX_CTRL_REG2__P0_DRIVE_DIS_WOSET                        0U
#define USBSSP__XECP_AUX_CTRL_REG2__IDLE_WAKEUP_EN_MASK              0x00000008U
#define USBSSP__XECP_AUX_CTRL_REG2__IDLE_WAKEUP_EN_SHIFT                      3U
#define USBSSP__XECP_AUX_CTRL_REG2__IDLE_WAKEUP_EN_WIDTH                      1U
#define USBSSP__XECP_AUX_CTRL_REG2__IDLE_WAKEUP_EN_WOCLR                      0U
#define USBSSP__XECP_AUX_CTRL_REG2__IDLE_WAKEUP_EN_WOSET                      0U
#define USBSSP__XECP_AUX_CTRL_REG2__RESERVED_RW1_MASK                0x000001F0U
#define USBSSP__XECP_AUX_CTRL_REG2__RESERVED_RW1_SHIFT                        4U
#define USBSSP__XECP_AUX_CTRL_REG2__RESERVED_RW1_WIDTH                        5U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_PSCEG_SEL_MASK               0x00000200U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_PSCEG_SEL_SHIFT                       9U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_PSCEG_SEL_WIDTH                       1U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_PSCEG_SEL_WOCLR                       0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_PSCEG_SEL_WOSET                       0U
#define USBSSP__XECP_AUX_CTRL_REG2__PRDC_PREVENT_L1_EN_MASK          0x00000400U
#define USBSSP__XECP_AUX_CTRL_REG2__PRDC_PREVENT_L1_EN_SHIFT                 10U
#define USBSSP__XECP_AUX_CTRL_REG2__PRDC_PREVENT_L1_EN_WIDTH                  1U
#define USBSSP__XECP_AUX_CTRL_REG2__PRDC_PREVENT_L1_EN_WOCLR                  0U
#define USBSSP__XECP_AUX_CTRL_REG2__PRDC_PREVENT_L1_EN_WOSET                  0U
#define USBSSP__XECP_AUX_CTRL_REG2__RESERVED_RW2_MASK                0x00001800U
#define USBSSP__XECP_AUX_CTRL_REG2__RESERVED_RW2_SHIFT                       11U
#define USBSSP__XECP_AUX_CTRL_REG2__RESERVED_RW2_WIDTH                        2U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U2_P3_EN_MASK                0x00002000U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U2_P3_EN_SHIFT                       13U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U2_P3_EN_WIDTH                        1U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U2_P3_EN_WOCLR                        0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U2_P3_EN_WOSET                        0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U2_P3_TIMEOUT_MASK           0x0000C000U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U2_P3_TIMEOUT_SHIFT                  14U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U2_P3_TIMEOUT_WIDTH                   2U
#define USBSSP__XECP_AUX_CTRL_REG2__WAKE_EXIT_USE_LVL_EN_MASK        0x00010000U
#define USBSSP__XECP_AUX_CTRL_REG2__WAKE_EXIT_USE_LVL_EN_SHIFT               16U
#define USBSSP__XECP_AUX_CTRL_REG2__WAKE_EXIT_USE_LVL_EN_WIDTH                1U
#define USBSSP__XECP_AUX_CTRL_REG2__WAKE_EXIT_USE_LVL_EN_WOCLR                0U
#define USBSSP__XECP_AUX_CTRL_REG2__WAKE_EXIT_USE_LVL_EN_WOSET                0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U2_P3_LFPS_TIME_MASK         0x00020000U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U2_P3_LFPS_TIME_SHIFT                17U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U2_P3_LFPS_TIME_WIDTH                 1U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U2_P3_LFPS_TIME_WOCLR                 0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U2_P3_LFPS_TIME_WOSET                 0U
#define USBSSP__XECP_AUX_CTRL_REG2__U0_WAKE_TIMEOUT_EN_MASK          0x00040000U
#define USBSSP__XECP_AUX_CTRL_REG2__U0_WAKE_TIMEOUT_EN_SHIFT                 18U
#define USBSSP__XECP_AUX_CTRL_REG2__U0_WAKE_TIMEOUT_EN_WIDTH                  1U
#define USBSSP__XECP_AUX_CTRL_REG2__U0_WAKE_TIMEOUT_EN_WOCLR                  0U
#define USBSSP__XECP_AUX_CTRL_REG2__U0_WAKE_TIMEOUT_EN_WOSET                  0U
#define USBSSP__XECP_AUX_CTRL_REG2__PDOWN_2LINK_RST_EN_REG_MASK      0x00080000U
#define USBSSP__XECP_AUX_CTRL_REG2__PDOWN_2LINK_RST_EN_REG_SHIFT             19U
#define USBSSP__XECP_AUX_CTRL_REG2__PDOWN_2LINK_RST_EN_REG_WIDTH              1U
#define USBSSP__XECP_AUX_CTRL_REG2__PDOWN_2LINK_RST_EN_REG_WOCLR              0U
#define USBSSP__XECP_AUX_CTRL_REG2__PDOWN_2LINK_RST_EN_REG_WOSET              0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U3_AUTO_MASK                 0x00100000U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U3_AUTO_SHIFT                        20U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U3_AUTO_WIDTH                         1U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U3_AUTO_WOCLR                         0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_U3_AUTO_WOSET                         0U
#define USBSSP__XECP_AUX_CTRL_REG2__P2_OVERWRITE_WHENL1_EN_MASK      0x00200000U
#define USBSSP__XECP_AUX_CTRL_REG2__P2_OVERWRITE_WHENL1_EN_SHIFT             21U
#define USBSSP__XECP_AUX_CTRL_REG2__P2_OVERWRITE_WHENL1_EN_WIDTH              1U
#define USBSSP__XECP_AUX_CTRL_REG2__P2_OVERWRITE_WHENL1_EN_WOCLR              0U
#define USBSSP__XECP_AUX_CTRL_REG2__P2_OVERWRITE_WHENL1_EN_WOSET              0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_LTSSM_IDLE2TS2_MASK          0x00400000U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_LTSSM_IDLE2TS2_SHIFT                 22U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_LTSSM_IDLE2TS2_WIDTH                  1U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_LTSSM_IDLE2TS2_WOCLR                  0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_LTSSM_IDLE2TS2_WOSET                  0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_PSCEG_DIS_SEL_MASK           0x00800000U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_PSCEG_DIS_SEL_SHIFT                  23U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_PSCEG_DIS_SEL_WIDTH                   1U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_PSCEG_DIS_SEL_WOCLR                   0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_PSCEG_DIS_SEL_WOSET                   0U
#define USBSSP__XECP_AUX_CTRL_REG2__AUTO_PM_EXIT_L1_EN_MASK          0x01000000U
#define USBSSP__XECP_AUX_CTRL_REG2__AUTO_PM_EXIT_L1_EN_SHIFT                 24U
#define USBSSP__XECP_AUX_CTRL_REG2__AUTO_PM_EXIT_L1_EN_WIDTH                  1U
#define USBSSP__XECP_AUX_CTRL_REG2__AUTO_PM_EXIT_L1_EN_WOCLR                  0U
#define USBSSP__XECP_AUX_CTRL_REG2__AUTO_PM_EXIT_L1_EN_WOSET                  0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_DBGP_DIS_AUTO_MASK           0x02000000U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_DBGP_DIS_AUTO_SHIFT                  25U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_DBGP_DIS_AUTO_WIDTH                   1U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_DBGP_DIS_AUTO_WOCLR                   0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_DBGP_DIS_AUTO_WOSET                   0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_DEBOUNCE_EN_MASK             0x04000000U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_DEBOUNCE_EN_SHIFT                    26U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_DEBOUNCE_EN_WIDTH                     1U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_DEBOUNCE_EN_WOCLR                     0U
#define USBSSP__XECP_AUX_CTRL_REG2__CFG_DEBOUNCE_EN_WOSET                     0U
#define USBSSP__XECP_AUX_CTRL_REG2__BATT_CHARGE_D3_EN_MASK           0x08000000U
#define USBSSP__XECP_AUX_CTRL_REG2__BATT_CHARGE_D3_EN_SHIFT                  27U
#define USBSSP__XECP_AUX_CTRL_REG2__BATT_CHARGE_D3_EN_WIDTH                   1U
#define USBSSP__XECP_AUX_CTRL_REG2__BATT_CHARGE_D3_EN_WOCLR                   0U
#define USBSSP__XECP_AUX_CTRL_REG2__BATT_CHARGE_D3_EN_WOSET                   0U
#define USBSSP__XECP_AUX_CTRL_REG2__SHADOW_DECODE_DIS_MASK           0x10000000U
#define USBSSP__XECP_AUX_CTRL_REG2__SHADOW_DECODE_DIS_SHIFT                  28U
#define USBSSP__XECP_AUX_CTRL_REG2__SHADOW_DECODE_DIS_WIDTH                   1U
#define USBSSP__XECP_AUX_CTRL_REG2__SHADOW_DECODE_DIS_WOCLR                   0U
#define USBSSP__XECP_AUX_CTRL_REG2__SHADOW_DECODE_DIS_WOSET                   0U
#define USBSSP__XECP_AUX_CTRL_REG2__SNPS_PHYSTATUS_DONE_L1_DIS_MASK  0x20000000U
#define USBSSP__XECP_AUX_CTRL_REG2__SNPS_PHYSTATUS_DONE_L1_DIS_SHIFT         29U
#define USBSSP__XECP_AUX_CTRL_REG2__SNPS_PHYSTATUS_DONE_L1_DIS_WIDTH          1U
#define USBSSP__XECP_AUX_CTRL_REG2__SNPS_PHYSTATUS_DONE_L1_DIS_WOCLR          0U
#define USBSSP__XECP_AUX_CTRL_REG2__SNPS_PHYSTATUS_DONE_L1_DIS_WOSET          0U
#define USBSSP__XECP_AUX_CTRL_REG2__SNPS_PHYSTATUS_DONE_L23_DIS_MASK 0x40000000U
#define USBSSP__XECP_AUX_CTRL_REG2__SNPS_PHYSTATUS_DONE_L23_DIS_SHIFT        30U
#define USBSSP__XECP_AUX_CTRL_REG2__SNPS_PHYSTATUS_DONE_L23_DIS_WIDTH         1U
#define USBSSP__XECP_AUX_CTRL_REG2__SNPS_PHYSTATUS_DONE_L23_DIS_WOCLR         0U
#define USBSSP__XECP_AUX_CTRL_REG2__SNPS_PHYSTATUS_DONE_L23_DIS_WOSET         0U
#define USBSSP__XECP_AUX_CTRL_REG2__UPORTS_CHANGE_DETECT_EN_MASK     0x80000000U
#define USBSSP__XECP_AUX_CTRL_REG2__UPORTS_CHANGE_DETECT_EN_SHIFT            31U
#define USBSSP__XECP_AUX_CTRL_REG2__UPORTS_CHANGE_DETECT_EN_WIDTH             1U
#define USBSSP__XECP_AUX_CTRL_REG2__UPORTS_CHANGE_DETECT_EN_WOCLR             0U
#define USBSSP__XECP_AUX_CTRL_REG2__UPORTS_CHANGE_DETECT_EN_WOSET             0U

#define USBSSP__XECP_AUX_CTRL_REG3_READ_MASK                         0xFFFFFFFFU
#define USBSSP__XECP_AUX_CTRL_REG3_WRITE_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_AUX_CTRL_REG3__PHY_MISC_CTRL_REG_1_0_MASK       0x00000003U
#define USBSSP__XECP_AUX_CTRL_REG3__PHY_MISC_CTRL_REG_1_0_SHIFT               0U
#define USBSSP__XECP_AUX_CTRL_REG3__PHY_MISC_CTRL_REG_1_0_WIDTH               2U
#define USBSSP__XECP_AUX_CTRL_REG3__PHY_MISC_CTRL_REG_4_2_MASK       0x0000001CU
#define USBSSP__XECP_AUX_CTRL_REG3__PHY_MISC_CTRL_REG_4_2_SHIFT               2U
#define USBSSP__XECP_AUX_CTRL_REG3__PHY_MISC_CTRL_REG_4_2_WIDTH               3U
#define USBSSP__XECP_AUX_CTRL_REG3__STA_MASK                         0x000000E0U
#define USBSSP__XECP_AUX_CTRL_REG3__STA_SHIFT                                 5U
#define USBSSP__XECP_AUX_CTRL_REG3__STA_WIDTH                                 3U
#define USBSSP__XECP_AUX_CTRL_REG3__TRANS_HS_CROSS_ADJ_MASK          0x00000300U
#define USBSSP__XECP_AUX_CTRL_REG3__TRANS_HS_CROSS_ADJ_SHIFT                  8U
#define USBSSP__XECP_AUX_CTRL_REG3__TRANS_HS_CROSS_ADJ_WIDTH                  2U
#define USBSSP__XECP_AUX_CTRL_REG3__HS_TRANS_RS_TIME_ADJ_MASK        0x00000400U
#define USBSSP__XECP_AUX_CTRL_REG3__HS_TRANS_RS_TIME_ADJ_SHIFT               10U
#define USBSSP__XECP_AUX_CTRL_REG3__HS_TRANS_RS_TIME_ADJ_WIDTH                1U
#define USBSSP__XECP_AUX_CTRL_REG3__HS_TRANS_RS_TIME_ADJ_WOCLR                0U
#define USBSSP__XECP_AUX_CTRL_REG3__HS_TRANS_RS_TIME_ADJ_WOSET                0U
#define USBSSP__XECP_AUX_CTRL_REG3__HS_TRANS_PRE_EMPH_EN_MASK        0x00000800U
#define USBSSP__XECP_AUX_CTRL_REG3__HS_TRANS_PRE_EMPH_EN_SHIFT               11U
#define USBSSP__XECP_AUX_CTRL_REG3__HS_TRANS_PRE_EMPH_EN_WIDTH                1U
#define USBSSP__XECP_AUX_CTRL_REG3__HS_TRANS_PRE_EMPH_EN_WOCLR                0U
#define USBSSP__XECP_AUX_CTRL_REG3__HS_TRANS_PRE_EMPH_EN_WOSET                0U
#define USBSSP__XECP_AUX_CTRL_REG3__FSLS_SRC_IMPD_ADJ_MASK           0x0000F000U
#define USBSSP__XECP_AUX_CTRL_REG3__FSLS_SRC_IMPD_ADJ_SHIFT                  12U
#define USBSSP__XECP_AUX_CTRL_REG3__FSLS_SRC_IMPD_ADJ_WIDTH                   4U
#define USBSSP__XECP_AUX_CTRL_REG3__HS_DC_V_LVL_ADJ_MASK             0x000F0000U
#define USBSSP__XECP_AUX_CTRL_REG3__HS_DC_V_LVL_ADJ_SHIFT                    16U
#define USBSSP__XECP_AUX_CTRL_REG3__HS_DC_V_LVL_ADJ_WIDTH                     4U
#define USBSSP__XECP_AUX_CTRL_REG3__RESERVED_R_MASK                  0xFFF00000U
#define USBSSP__XECP_AUX_CTRL_REG3__RESERVED_R_SHIFT                         20U
#define USBSSP__XECP_AUX_CTRL_REG3__RESERVED_R_WIDTH                         12U

#define USBSSP__XECP_DEBUG_CTRL_REG_READ_MASK                        0xFFFFFFFFU
#define USBSSP__XECP_DEBUG_CTRL_REG_WRITE_MASK                       0xFFFFFFFFU
#define USBSSP__XECP_DEBUG_CTRL_REG__DEBUG_MODE_SEL_MASK             0x0000001FU
#define USBSSP__XECP_DEBUG_CTRL_REG__DEBUG_MODE_SEL_SHIFT                     0U
#define USBSSP__XECP_DEBUG_CTRL_REG__DEBUG_MODE_SEL_WIDTH                     5U
#define USBSSP__XECP_DEBUG_CTRL_REG__DEBUG_FINE_MODE_SEL_MASK        0x00000060U
#define USBSSP__XECP_DEBUG_CTRL_REG__DEBUG_FINE_MODE_SEL_SHIFT                5U
#define USBSSP__XECP_DEBUG_CTRL_REG__DEBUG_FINE_MODE_SEL_WIDTH                2U
#define USBSSP__XECP_DEBUG_CTRL_REG__DEBUG_EN_TOGGLE_MASK            0x00000080U
#define USBSSP__XECP_DEBUG_CTRL_REG__DEBUG_EN_TOGGLE_SHIFT                    7U
#define USBSSP__XECP_DEBUG_CTRL_REG__DEBUG_EN_TOGGLE_WIDTH                    1U
#define USBSSP__XECP_DEBUG_CTRL_REG__DEBUG_EN_TOGGLE_WOCLR                    0U
#define USBSSP__XECP_DEBUG_CTRL_REG__DEBUG_EN_TOGGLE_WOSET                    0U
#define USBSSP__XECP_DEBUG_CTRL_REG__PORT_PWR_CTRL_TOGGLE_MASK       0x00000100U
#define USBSSP__XECP_DEBUG_CTRL_REG__PORT_PWR_CTRL_TOGGLE_SHIFT               8U
#define USBSSP__XECP_DEBUG_CTRL_REG__PORT_PWR_CTRL_TOGGLE_WIDTH               1U
#define USBSSP__XECP_DEBUG_CTRL_REG__PORT_PWR_CTRL_TOGGLE_WOCLR               0U
#define USBSSP__XECP_DEBUG_CTRL_REG__PORT_PWR_CTRL_TOGGLE_WOSET               0U
#define USBSSP__XECP_DEBUG_CTRL_REG__SW_EEPROM_EN_MASK               0x00000200U
#define USBSSP__XECP_DEBUG_CTRL_REG__SW_EEPROM_EN_SHIFT                       9U
#define USBSSP__XECP_DEBUG_CTRL_REG__SW_EEPROM_EN_WIDTH                       1U
#define USBSSP__XECP_DEBUG_CTRL_REG__SW_EEPROM_EN_WOCLR                       0U
#define USBSSP__XECP_DEBUG_CTRL_REG__SW_EEPROM_EN_WOSET                       0U
#define USBSSP__XECP_DEBUG_CTRL_REG__RESERVED_RW_MASK                0x00003C00U
#define USBSSP__XECP_DEBUG_CTRL_REG__RESERVED_RW_SHIFT                       10U
#define USBSSP__XECP_DEBUG_CTRL_REG__RESERVED_RW_WIDTH                        4U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_RESUME_TIMER_EN_MASK        0x00004000U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_RESUME_TIMER_EN_SHIFT               14U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_RESUME_TIMER_EN_WIDTH                1U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_RESUME_TIMER_EN_WOCLR                0U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_RESUME_TIMER_EN_WOSET                0U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_RESUME_WAKE_DIS_MASK        0x00008000U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_RESUME_WAKE_DIS_SHIFT               15U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_RESUME_WAKE_DIS_WIDTH                1U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_RESUME_WAKE_DIS_WOCLR                0U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_RESUME_WAKE_DIS_WOSET                0U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_PM_DEBUG_CTRL_MASK          0x000F0000U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_PM_DEBUG_CTRL_SHIFT                 16U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_PM_DEBUG_CTRL_WIDTH                  4U
#define USBSSP__XECP_DEBUG_CTRL_REG__NEW_NB_CTRL_REG_MASK            0x01F00000U
#define USBSSP__XECP_DEBUG_CTRL_REG__NEW_NB_CTRL_REG_SHIFT                   20U
#define USBSSP__XECP_DEBUG_CTRL_REG__NEW_NB_CTRL_REG_WIDTH                    5U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_L1_L0S_CTRL_MASK            0x1E000000U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_L1_L0S_CTRL_SHIFT                   25U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_L1_L0S_CTRL_WIDTH                    4U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_PCIE_GASKET_CTRL_MASK       0xE0000000U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_PCIE_GASKET_CTRL_SHIFT              29U
#define USBSSP__XECP_DEBUG_CTRL_REG__CFG_PCIE_GASKET_CTRL_WIDTH               3U

#define USBSSP__XECP_HOST_CTRL_SCH_REG2_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_SCH_REG2_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_PRDC_RETRY_USB2_DIS_MASK 0x00000001U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_PRDC_RETRY_USB2_DIS_SHIFT        0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_PRDC_RETRY_USB2_DIS_WIDTH        1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_PRDC_RETRY_USB2_DIS_WOCLR        0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_PRDC_RETRY_USB2_DIS_WOSET        0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_POLL_RESERVATION_DIS_MASK 0x00000002U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_POLL_RESERVATION_DIS_SHIFT       1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_POLL_RESERVATION_DIS_WIDTH       1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_POLL_RESERVATION_DIS_WOCLR       0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_POLL_RESERVATION_DIS_WOSET       0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_ALWAYS_RESERVE_DIS_MASK 0x00000004U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_ALWAYS_RESERVE_DIS_SHIFT         2U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_ALWAYS_RESERVE_DIS_WIDTH         1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_ALWAYS_RESERVE_DIS_WOCLR         0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_ALWAYS_RESERVE_DIS_WOSET         0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_POLL_DBRANG_DIS_MASK    0x00000008U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_POLL_DBRANG_DIS_SHIFT            3U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_POLL_DBRANG_DIS_WIDTH            1U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_POLL_DBRANG_DIS_WOCLR            0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SCH_POLL_DBRANG_DIS_WOSET            0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__RESERVED_RW0_MASK           0x000000F0U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__RESERVED_RW0_SHIFT                   4U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__RESERVED_RW0_WIDTH                   4U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SERVICE_TIME_WATERMARK_MASK 0x00007F00U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SERVICE_TIME_WATERMARK_SHIFT         8U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__SERVICE_TIME_WATERMARK_WIDTH         7U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__RESERVED_RW1_MASK           0x00FF8000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__RESERVED_RW1_SHIFT                  15U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__RESERVED_RW1_WIDTH                   9U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__RESERVED_R_MASK             0xFF000000U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__RESERVED_R_SHIFT                    24U
#define USBSSP__XECP_HOST_CTRL_SCH_REG2__RESERVED_R_WIDTH                     8U

#define USBSSP__XECP_AUX_DEBUG_READ_ONLY_READ_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY_WRITE_MASK                  0xFFFFFFFFU
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY__ALL_UPORTS_IN_U3NC_MASK    0x00000001U
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY__ALL_UPORTS_IN_U3NC_SHIFT            0U
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY__ALL_UPORTS_IN_U3NC_WIDTH            1U
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY__ALL_UPORTS_IN_U3NC_WOCLR            0U
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY__ALL_UPORTS_IN_U3NC_WOSET            0U
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY__P2_OVERWRITE_ENTER_MASK    0x00000002U
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY__P2_OVERWRITE_ENTER_SHIFT            1U
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY__P2_OVERWRITE_ENTER_WIDTH            1U
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY__P2_OVERWRITE_ENTER_WOCLR            0U
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY__P2_OVERWRITE_ENTER_WOSET            0U
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY__RESERVED_R_MASK            0xFFFFFFFCU
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY__RESERVED_R_SHIFT                    2U
#define USBSSP__XECP_AUX_DEBUG_READ_ONLY__RESERVED_R_WIDTH                   30U

#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG_READ_MASK                  0xFFFFFFFFU
#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG_WRITE_MASK                 0xFFFFFFFFU
#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG__LIMIT_NPORTS_USB2_MASK    0x000000FFU
#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG__LIMIT_NPORTS_USB2_SHIFT            0U
#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG__LIMIT_NPORTS_USB2_WIDTH            8U
#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG__LIMIT_NPORTS_USB3_MASK    0x0000FF00U
#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG__LIMIT_NPORTS_USB3_SHIFT            8U
#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG__LIMIT_NPORTS_USB3_WIDTH            8U
#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG__LIMIT_MAX_NPORTS_MASK     0x00FF0000U
#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG__LIMIT_MAX_NPORTS_SHIFT            16U
#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG__LIMIT_MAX_NPORTS_WIDTH             8U
#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG__LIMIT_MAX_SLOTS_MASK      0xFF000000U
#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG__LIMIT_MAX_SLOTS_SHIFT             24U
#define USBSSP__XECP_AUX_CTRL_PORTNUM_REG__LIMIT_MAX_SLOTS_WIDTH              8U

#define USBSSP__XECP_AUX_CTRL_DEV_REMOVE_REG_READ_MASK               0xFFFFFFFFU
#define USBSSP__XECP_AUX_CTRL_DEV_REMOVE_REG_WRITE_MASK              0xFFFFFFFFU
#define USBSSP__XECP_AUX_CTRL_DEV_REMOVE_REG__DEVICE_REMOVABLE_USB2_MASK 0x000000FFU
#define USBSSP__XECP_AUX_CTRL_DEV_REMOVE_REG__DEVICE_REMOVABLE_USB2_SHIFT     0U
#define USBSSP__XECP_AUX_CTRL_DEV_REMOVE_REG__DEVICE_REMOVABLE_USB2_WIDTH     8U
#define USBSSP__XECP_AUX_CTRL_DEV_REMOVE_REG__DEVICE_REMOVABLE_USB3_MASK 0x0000FF00U
#define USBSSP__XECP_AUX_CTRL_DEV_REMOVE_REG__DEVICE_REMOVABLE_USB3_SHIFT     8U
#define USBSSP__XECP_AUX_CTRL_DEV_REMOVE_REG__DEVICE_REMOVABLE_USB3_WIDTH     8U
#define USBSSP__XECP_AUX_CTRL_DEV_REMOVE_REG__RESERVED_R_MASK        0xFFFF0000U
#define USBSSP__XECP_AUX_CTRL_DEV_REMOVE_REG__RESERVED_R_SHIFT               16U
#define USBSSP__XECP_AUX_CTRL_DEV_REMOVE_REG__RESERVED_R_WIDTH               16U

#define USBSSP__XECP_HOST_CTRL_TTE_REG1_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TTE_REG1_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__EOB_ISO_DIS_MASK            0x00000001U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__EOB_ISO_DIS_SHIFT                    0U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__EOB_ISO_DIS_WIDTH                    1U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__EOB_ISO_DIS_WOCLR                    0U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__EOB_ISO_DIS_WOSET                    0U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__EOB_INT_DIS_MASK            0x00000002U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__EOB_INT_DIS_SHIFT                    1U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__EOB_INT_DIS_WIDTH                    1U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__EOB_INT_DIS_WOCLR                    0U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__EOB_INT_DIS_WOSET                    0U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__RESERVED_RW_MASK            0x000000FCU
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__RESERVED_RW_SHIFT                    2U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__RESERVED_RW_WIDTH                    6U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__RESERVED_R_MASK             0xFFFFFF00U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__RESERVED_R_SHIFT                     8U
#define USBSSP__XECP_HOST_CTRL_TTE_REG1__RESERVED_R_WIDTH                    24U

#define USBSSP__XECP_HOST_CTRL_LTM_REG1_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_LTM_REG1_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_SLOT_SELECT_MASK       0x0000FFFFU
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_SLOT_SELECT_SHIFT               0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_SLOT_SELECT_WIDTH              16U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_PORT_SELECT_MASK       0x00FF0000U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_PORT_SELECT_SHIFT              16U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_PORT_SELECT_WIDTH               8U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_DISABLESLOT_MASK 0x01000000U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_DISABLESLOT_SHIFT        24U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_DISABLESLOT_WIDTH         1U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_DISABLESLOT_WOCLR         0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_DISABLESLOT_WOSET         0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_DISABLEALL_MASK  0x02000000U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_DISABLEALL_SHIFT         25U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_DISABLEALL_WIDTH          1U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_DISABLEALL_WOCLR          0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_DISABLEALL_WOSET          0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_RECOMPUTE_MASK   0x04000000U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_RECOMPUTE_SHIFT          26U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_RECOMPUTE_WIDTH           1U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_RECOMPUTE_WOCLR           0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_FORCE_RECOMPUTE_WOSET           0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_PCIE_EN_MASK           0x08000000U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_PCIE_EN_SHIFT                  27U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_PCIE_EN_WIDTH                   1U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_PCIE_EN_WOCLR                   0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_PCIE_EN_WOSET                   0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_USB3_EN_MASK           0x10000000U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_USB3_EN_SHIFT                  28U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_USB3_EN_WIDTH                   1U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_USB3_EN_WOCLR                   0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_USB3_EN_WOSET                   0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_USB2_EN_MASK           0x20000000U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_USB2_EN_SHIFT                  29U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_USB2_EN_WIDTH                   1U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_USB2_EN_WOCLR                   0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_USB2_EN_WOSET                   0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_SELECT_MASK            0xC0000000U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_SELECT_SHIFT                   30U
#define USBSSP__XECP_HOST_CTRL_LTM_REG1__BELT_SELECT_WIDTH                    2U

#define USBSSP__XECP_HOST_CTRL_LTM_REG2_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_LTM_REG2_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_LTM_REG2__DEFAULT_PCIE_LTM_MASK       0x00000FFFU
#define USBSSP__XECP_HOST_CTRL_LTM_REG2__DEFAULT_PCIE_LTM_SHIFT               0U
#define USBSSP__XECP_HOST_CTRL_LTM_REG2__DEFAULT_PCIE_LTM_WIDTH              12U
#define USBSSP__XECP_HOST_CTRL_LTM_REG2__RESERVED_R_MASK             0xFFFFF000U
#define USBSSP__XECP_HOST_CTRL_LTM_REG2__RESERVED_R_SHIFT                    12U
#define USBSSP__XECP_HOST_CTRL_LTM_REG2__RESERVED_R_WIDTH                    20U

#define USBSSP__XECP_AUX_SCRATCHPAD_0_READ_MASK                      0xFFFFFFFFU
#define USBSSP__XECP_AUX_SCRATCHPAD_0_WRITE_MASK                     0xFFFFFFFFU
#define USBSSP__XECP_AUX_SCRATCHPAD_0__RESERVED_RW_MASK              0xFFFFFFFFU
#define USBSSP__XECP_AUX_SCRATCHPAD_0__RESERVED_RW_SHIFT                      0U
#define USBSSP__XECP_AUX_SCRATCHPAD_0__RESERVED_RW_WIDTH                     32U

#define USBSSP__XECP_AUX_SCRATCHPAD_1_READ_MASK                      0xFFFFFFFFU
#define USBSSP__XECP_AUX_SCRATCHPAD_1_WRITE_MASK                     0xFFFFFFFFU
#define USBSSP__XECP_AUX_SCRATCHPAD_1__RESERVED_RW_MASK              0xFFFFFFFFU
#define USBSSP__XECP_AUX_SCRATCHPAD_1__RESERVED_RW_SHIFT                      0U
#define USBSSP__XECP_AUX_SCRATCHPAD_1__RESERVED_RW_WIDTH                     32U

#define USBSSP__XECP_BATTERY_CHARGE_REG_READ_MASK                    0xFFFFFFFFU
#define USBSSP__XECP_BATTERY_CHARGE_REG_WRITE_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_BATTERY_CHARGE_REG__BATTERY_CHARGE_MODE_REG_MASK 0x00000001U
#define USBSSP__XECP_BATTERY_CHARGE_REG__BATTERY_CHARGE_MODE_REG_SHIFT        0U
#define USBSSP__XECP_BATTERY_CHARGE_REG__BATTERY_CHARGE_MODE_REG_WIDTH        1U
#define USBSSP__XECP_BATTERY_CHARGE_REG__BATTERY_CHARGE_MODE_REG_WOCLR        0U
#define USBSSP__XECP_BATTERY_CHARGE_REG__BATTERY_CHARGE_MODE_REG_WOSET        0U
#define USBSSP__XECP_BATTERY_CHARGE_REG__RESERVEDR_MASK              0x01FFFFFEU
#define USBSSP__XECP_BATTERY_CHARGE_REG__RESERVEDR_SHIFT                      1U
#define USBSSP__XECP_BATTERY_CHARGE_REG__RESERVEDR_WIDTH                     24U
#define USBSSP__XECP_BATTERY_CHARGE_REG__BATTERY_CHARGE_MODE_EN_REG_MASK 0xFE000000U
#define USBSSP__XECP_BATTERY_CHARGE_REG__BATTERY_CHARGE_MODE_EN_REG_SHIFT    25U
#define USBSSP__XECP_BATTERY_CHARGE_REG__BATTERY_CHARGE_MODE_EN_REG_WIDTH     7U

#define USBSSP__XECP_BATTERY_CHARGE_REG1_READ_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_BATTERY_CHARGE_REG1_WRITE_MASK                  0xFFFFFFFFU
#define USBSSP__XECP_BATTERY_CHARGE_REG1__BATTERY_CHARGE_CTRL_REG1_DEFAULT_MASK 0x7FFFFFFFU
#define USBSSP__XECP_BATTERY_CHARGE_REG1__BATTERY_CHARGE_CTRL_REG1_DEFAULT_SHIFT 0U
#define USBSSP__XECP_BATTERY_CHARGE_REG1__BATTERY_CHARGE_CTRL_REG1_DEFAULT_WIDTH 31U
#define USBSSP__XECP_BATTERY_CHARGE_REG1__RESERVED_R_MASK            0x80000000U
#define USBSSP__XECP_BATTERY_CHARGE_REG1__RESERVED_R_SHIFT                   31U
#define USBSSP__XECP_BATTERY_CHARGE_REG1__RESERVED_R_WIDTH                    1U
#define USBSSP__XECP_BATTERY_CHARGE_REG1__RESERVED_R_WOCLR                    0U
#define USBSSP__XECP_BATTERY_CHARGE_REG1__RESERVED_R_WOSET                    0U

#define USBSSP__XECP_BATTERY_CHARGE_REG2_READ_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_BATTERY_CHARGE_REG2_WRITE_MASK                  0xFFFFFFFFU
#define USBSSP__XECP_BATTERY_CHARGE_REG2__BATTERY_CHARGE_CTRL_REG2_DEFAULT_MASK 0x00FFFFFFU
#define USBSSP__XECP_BATTERY_CHARGE_REG2__BATTERY_CHARGE_CTRL_REG2_DEFAULT_SHIFT 0U
#define USBSSP__XECP_BATTERY_CHARGE_REG2__BATTERY_CHARGE_CTRL_REG2_DEFAULT_WIDTH 24U
#define USBSSP__XECP_BATTERY_CHARGE_REG2__RESERVED_R_MASK            0xFF000000U
#define USBSSP__XECP_BATTERY_CHARGE_REG2__RESERVED_R_SHIFT                   24U
#define USBSSP__XECP_BATTERY_CHARGE_REG2__RESERVED_R_WIDTH                    8U

#define USBSSP__XECP_BATTERY_CHARGE_REG3_READ_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_BATTERY_CHARGE_REG3_WRITE_MASK                  0xFFFFFFFFU
#define USBSSP__XECP_BATTERY_CHARGE_REG3__BATTERY_CHARGE_DEBUG_MASK  0x00FFFFFFU
#define USBSSP__XECP_BATTERY_CHARGE_REG3__BATTERY_CHARGE_DEBUG_SHIFT          0U
#define USBSSP__XECP_BATTERY_CHARGE_REG3__BATTERY_CHARGE_DEBUG_WIDTH         24U
#define USBSSP__XECP_BATTERY_CHARGE_REG3__RESERVED_R_MASK            0xFF000000U
#define USBSSP__XECP_BATTERY_CHARGE_REG3__RESERVED_R_SHIFT                   24U
#define USBSSP__XECP_BATTERY_CHARGE_REG3__RESERVED_R_WIDTH                    8U

#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1_READ_MASK              0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1_WRITE_MASK             0xFFFFFFFFU
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__LINK_8B_DEBUG_CTRL_MASK 0x00000003U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__LINK_8B_DEBUG_CTRL_SHIFT       0U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__LINK_8B_DEBUG_CTRL_WIDTH       2U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__LINK_LTSSM_DEBUG_CTRL_MASK 0x000000FCU
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__LINK_LTSSM_DEBUG_CTRL_SHIFT    2U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__LINK_LTSSM_DEBUG_CTRL_WIDTH    6U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__CFG_TIEBREAK_VAL_MASK 0x00000F00U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__CFG_TIEBREAK_VAL_SHIFT         8U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__CFG_TIEBREAK_VAL_WIDTH         4U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__CFG_TIEBREAK_MODE_MASK 0x00003000U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__CFG_TIEBREAK_MODE_SHIFT       12U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__CFG_TIEBREAK_MODE_WIDTH        2U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__RESERVED_RW_MASK      0xFFFFC000U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__RESERVED_RW_SHIFT             14U
#define USBSSP__XECP_HOST_CTRL_PORT_LINK_REG1__RESERVED_RW_WIDTH             18U

#define USBSSP__XECP_USBLEGSUP_READ_MASK                             0xFFFFFFFFU
#define USBSSP__XECP_USBLEGSUP_WRITE_MASK                            0xFFFFFFFFU
#define USBSSP__XECP_USBLEGSUP__CID_MASK                             0x000000FFU
#define USBSSP__XECP_USBLEGSUP__CID_SHIFT                                     0U
#define USBSSP__XECP_USBLEGSUP__CID_WIDTH                                     8U
#define USBSSP__XECP_USBLEGSUP__NEXTCP_MASK                          0x0000FF00U
#define USBSSP__XECP_USBLEGSUP__NEXTCP_SHIFT                                  8U
#define USBSSP__XECP_USBLEGSUP__NEXTCP_WIDTH                                  8U
#define USBSSP__XECP_USBLEGSUP__HCBIOSOS_MASK                        0x00010000U
#define USBSSP__XECP_USBLEGSUP__HCBIOSOS_SHIFT                               16U
#define USBSSP__XECP_USBLEGSUP__HCBIOSOS_WIDTH                                1U
#define USBSSP__XECP_USBLEGSUP__HCBIOSOS_WOCLR                                0U
#define USBSSP__XECP_USBLEGSUP__HCBIOSOS_WOSET                                0U
#define USBSSP__XECP_USBLEGSUP__RSVD1_MASK                           0x00FE0000U
#define USBSSP__XECP_USBLEGSUP__RSVD1_SHIFT                                  17U
#define USBSSP__XECP_USBLEGSUP__RSVD1_WIDTH                                   7U
#define USBSSP__XECP_USBLEGSUP__HCOSOS_MASK                          0x01000000U
#define USBSSP__XECP_USBLEGSUP__HCOSOS_SHIFT                                 24U
#define USBSSP__XECP_USBLEGSUP__HCOSOS_WIDTH                                  1U
#define USBSSP__XECP_USBLEGSUP__HCOSOS_WOCLR                                  0U
#define USBSSP__XECP_USBLEGSUP__HCOSOS_WOSET                                  0U
#define USBSSP__XECP_USBLEGSUP__RSVD2_MASK                           0xFE000000U
#define USBSSP__XECP_USBLEGSUP__RSVD2_SHIFT                                  25U
#define USBSSP__XECP_USBLEGSUP__RSVD2_WIDTH                                   7U

#define USBSSP__XECP_USBLEGCTLSTS_READ_MASK                          0xFFFFFFFFU
#define USBSSP__XECP_USBLEGCTLSTS_WRITE_MASK                         0xFFFFFFFFU
#define USBSSP__XECP_USBLEGCTLSTS_WOCLR_MASK                         0xE0000000U
#define USBSSP__XECP_USBLEGCTLSTS__USBSMIE_MASK                      0x00000001U
#define USBSSP__XECP_USBLEGCTLSTS__USBSMIE_SHIFT                              0U
#define USBSSP__XECP_USBLEGCTLSTS__USBSMIE_WIDTH                              1U
#define USBSSP__XECP_USBLEGCTLSTS__USBSMIE_WOCLR                              0U
#define USBSSP__XECP_USBLEGCTLSTS__USBSMIE_WOSET                              0U
#define USBSSP__XECP_USBLEGCTLSTS__RSVD1_MASK                        0x0000000EU
#define USBSSP__XECP_USBLEGCTLSTS__RSVD1_SHIFT                                1U
#define USBSSP__XECP_USBLEGCTLSTS__RSVD1_WIDTH                                3U
#define USBSSP__XECP_USBLEGCTLSTS__SMIHSEE_MASK                      0x00000010U
#define USBSSP__XECP_USBLEGCTLSTS__SMIHSEE_SHIFT                              4U
#define USBSSP__XECP_USBLEGCTLSTS__SMIHSEE_WIDTH                              1U
#define USBSSP__XECP_USBLEGCTLSTS__SMIHSEE_WOCLR                              0U
#define USBSSP__XECP_USBLEGCTLSTS__SMIHSEE_WOSET                              0U
#define USBSSP__XECP_USBLEGCTLSTS__RSVD2_MASK                        0x00001FE0U
#define USBSSP__XECP_USBLEGCTLSTS__RSVD2_SHIFT                                5U
#define USBSSP__XECP_USBLEGCTLSTS__RSVD2_WIDTH                                8U
#define USBSSP__XECP_USBLEGCTLSTS__SMIOSOE_MASK                      0x00002000U
#define USBSSP__XECP_USBLEGCTLSTS__SMIOSOE_SHIFT                             13U
#define USBSSP__XECP_USBLEGCTLSTS__SMIOSOE_WIDTH                              1U
#define USBSSP__XECP_USBLEGCTLSTS__SMIOSOE_WOCLR                              0U
#define USBSSP__XECP_USBLEGCTLSTS__SMIOSOE_WOSET                              0U
#define USBSSP__XECP_USBLEGCTLSTS__SMIPCICE_MASK                     0x00004000U
#define USBSSP__XECP_USBLEGCTLSTS__SMIPCICE_SHIFT                            14U
#define USBSSP__XECP_USBLEGCTLSTS__SMIPCICE_WIDTH                             1U
#define USBSSP__XECP_USBLEGCTLSTS__SMIPCICE_WOCLR                             0U
#define USBSSP__XECP_USBLEGCTLSTS__SMIPCICE_WOSET                             0U
#define USBSSP__XECP_USBLEGCTLSTS__SMIBARE_MASK                      0x00008000U
#define USBSSP__XECP_USBLEGCTLSTS__SMIBARE_SHIFT                             15U
#define USBSSP__XECP_USBLEGCTLSTS__SMIBARE_WIDTH                              1U
#define USBSSP__XECP_USBLEGCTLSTS__SMIBARE_WOCLR                              0U
#define USBSSP__XECP_USBLEGCTLSTS__SMIBARE_WOSET                              0U
#define USBSSP__XECP_USBLEGCTLSTS__SMIEI_MASK                        0x00010000U
#define USBSSP__XECP_USBLEGCTLSTS__SMIEI_SHIFT                               16U
#define USBSSP__XECP_USBLEGCTLSTS__SMIEI_WIDTH                                1U
#define USBSSP__XECP_USBLEGCTLSTS__SMIEI_WOCLR                                0U
#define USBSSP__XECP_USBLEGCTLSTS__SMIEI_WOSET                                0U
#define USBSSP__XECP_USBLEGCTLSTS__RSVD3_MASK                        0x000E0000U
#define USBSSP__XECP_USBLEGCTLSTS__RSVD3_SHIFT                               17U
#define USBSSP__XECP_USBLEGCTLSTS__RSVD3_WIDTH                                3U
#define USBSSP__XECP_USBLEGCTLSTS__SMIHSE_MASK                       0x00100000U
#define USBSSP__XECP_USBLEGCTLSTS__SMIHSE_SHIFT                              20U
#define USBSSP__XECP_USBLEGCTLSTS__SMIHSE_WIDTH                               1U
#define USBSSP__XECP_USBLEGCTLSTS__SMIHSE_WOCLR                               0U
#define USBSSP__XECP_USBLEGCTLSTS__SMIHSE_WOSET                               0U
#define USBSSP__XECP_USBLEGCTLSTS__RSVD4_MASK                        0x1FE00000U
#define USBSSP__XECP_USBLEGCTLSTS__RSVD4_SHIFT                               21U
#define USBSSP__XECP_USBLEGCTLSTS__RSVD4_WIDTH                                8U
#define USBSSP__XECP_USBLEGCTLSTS__SMIOSOC_MASK                      0x20000000U
#define USBSSP__XECP_USBLEGCTLSTS__SMIOSOC_SHIFT                             29U
#define USBSSP__XECP_USBLEGCTLSTS__SMIOSOC_WIDTH                              1U
#define USBSSP__XECP_USBLEGCTLSTS__SMIOSOC_WOCLR                              1U
#define USBSSP__XECP_USBLEGCTLSTS__SMIOSOC_WOSET                              0U
#define USBSSP__XECP_USBLEGCTLSTS__SMIPCIC_MASK                      0x40000000U
#define USBSSP__XECP_USBLEGCTLSTS__SMIPCIC_SHIFT                             30U
#define USBSSP__XECP_USBLEGCTLSTS__SMIPCIC_WIDTH                              1U
#define USBSSP__XECP_USBLEGCTLSTS__SMIPCIC_WOCLR                              1U
#define USBSSP__XECP_USBLEGCTLSTS__SMIPCIC_WOSET                              0U
#define USBSSP__XECP_USBLEGCTLSTS__SMIBAR_MASK                       0x80000000U
#define USBSSP__XECP_USBLEGCTLSTS__SMIBAR_SHIFT                              31U
#define USBSSP__XECP_USBLEGCTLSTS__SMIBAR_WIDTH                               1U
#define USBSSP__XECP_USBLEGCTLSTS__SMIBAR_WOCLR                               1U
#define USBSSP__XECP_USBLEGCTLSTS__SMIBAR_WOSET                               0U

#define USBSSP__XECP_USB3_TEST_PORT0_REG_READ_MASK                   0xFFFFFFFFU
#define USBSSP__XECP_USB3_TEST_PORT0_REG_WRITE_MASK                  0xFFFFFFFFU
#define USBSSP__XECP_USB3_TEST_PORT0_REG__USB3_TEST_CTRL_MASK        0x00000001U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__USB3_TEST_CTRL_SHIFT                0U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__USB3_TEST_CTRL_WIDTH                1U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__USB3_TEST_CTRL_WOCLR                0U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__USB3_TEST_CTRL_WOSET                0U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__USB3_TEST_LOOP_NUM_MASK    0x0000FFFEU
#define USBSSP__XECP_USB3_TEST_PORT0_REG__USB3_TEST_LOOP_NUM_SHIFT            1U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__USB3_TEST_LOOP_NUM_WIDTH           15U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__LINK_TEST_DONE_MASK        0x00010000U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__LINK_TEST_DONE_SHIFT               16U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__LINK_TEST_DONE_WIDTH                1U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__LINK_TEST_DONE_WOCLR                0U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__LINK_TEST_DONE_WOSET                0U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__LINK_TEST_LOOP_PASS_MASK   0xFFFE0000U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__LINK_TEST_LOOP_PASS_SHIFT          17U
#define USBSSP__XECP_USB3_TEST_PORT0_REG__LINK_TEST_LOOP_PASS_WIDTH          15U

#define USBSSP__USB_CONF_READ_MASK                                   0xF0900084U
#define USBSSP__USB_CONF_WRITE_MASK                                  0xF0900084U
#define USBSSP__USB_CONF__CFGRST_MASK                                0x00000001U
#define USBSSP__USB_CONF__CFGRST_SHIFT                                        0U
#define USBSSP__USB_CONF__CFGRST_WIDTH                                        1U
#define USBSSP__USB_CONF__CFGRST_WOCLR                                        0U
#define USBSSP__USB_CONF__CFGRST_WOSET                                        0U
#define USBSSP__USB_CONF__CFGSET_MASK                                0x00000002U
#define USBSSP__USB_CONF__CFGSET_SHIFT                                        1U
#define USBSSP__USB_CONF__CFGSET_WIDTH                                        1U
#define USBSSP__USB_CONF__CFGSET_WOCLR                                        0U
#define USBSSP__USB_CONF__CFGSET_WOSET                                        0U
#define USBSSP__USB_CONF__RESERVED0_MASK                             0x00000004U
#define USBSSP__USB_CONF__RESERVED0_SHIFT                                     2U
#define USBSSP__USB_CONF__RESERVED0_WIDTH                                     1U
#define USBSSP__USB_CONF__RESERVED0_WOCLR                                     0U
#define USBSSP__USB_CONF__RESERVED0_WOSET                                     0U
#define USBSSP__USB_CONF__USB3DIS_MASK                               0x00000008U
#define USBSSP__USB_CONF__USB3DIS_SHIFT                                       3U
#define USBSSP__USB_CONF__USB3DIS_WIDTH                                       1U
#define USBSSP__USB_CONF__USB3DIS_WOCLR                                       0U
#define USBSSP__USB_CONF__USB3DIS_WOSET                                       0U
#define USBSSP__USB_CONF__USB2DIS_MASK                               0x00000010U
#define USBSSP__USB_CONF__USB2DIS_SHIFT                                       4U
#define USBSSP__USB_CONF__USB2DIS_WIDTH                                       1U
#define USBSSP__USB_CONF__USB2DIS_WOCLR                                       0U
#define USBSSP__USB_CONF__USB2DIS_WOSET                                       0U
#define USBSSP__USB_CONF__LENDIAN_MASK                               0x00000020U
#define USBSSP__USB_CONF__LENDIAN_SHIFT                                       5U
#define USBSSP__USB_CONF__LENDIAN_WIDTH                                       1U
#define USBSSP__USB_CONF__LENDIAN_WOCLR                                       0U
#define USBSSP__USB_CONF__LENDIAN_WOSET                                       0U
#define USBSSP__USB_CONF__BENDIAN_MASK                               0x00000040U
#define USBSSP__USB_CONF__BENDIAN_SHIFT                                       6U
#define USBSSP__USB_CONF__BENDIAN_WIDTH                                       1U
#define USBSSP__USB_CONF__BENDIAN_WOCLR                                       0U
#define USBSSP__USB_CONF__BENDIAN_WOSET                                       0U
#define USBSSP__USB_CONF__SWRST_MASK                                 0x00000080U
#define USBSSP__USB_CONF__SWRST_SHIFT                                         7U
#define USBSSP__USB_CONF__SWRST_WIDTH                                         1U
#define USBSSP__USB_CONF__SWRST_WOCLR                                         0U
#define USBSSP__USB_CONF__SWRST_WOSET                                         0U
#define USBSSP__USB_CONF__DSING_MASK                                 0x00000100U
#define USBSSP__USB_CONF__DSING_SHIFT                                         8U
#define USBSSP__USB_CONF__DSING_WIDTH                                         1U
#define USBSSP__USB_CONF__DSING_WOCLR                                         0U
#define USBSSP__USB_CONF__DSING_WOSET                                         0U
#define USBSSP__USB_CONF__DMULT_MASK                                 0x00000200U
#define USBSSP__USB_CONF__DMULT_SHIFT                                         9U
#define USBSSP__USB_CONF__DMULT_WIDTH                                         1U
#define USBSSP__USB_CONF__DMULT_WOCLR                                         0U
#define USBSSP__USB_CONF__DMULT_WOSET                                         0U
#define USBSSP__USB_CONF__DMAOFFEN_MASK                              0x00000400U
#define USBSSP__USB_CONF__DMAOFFEN_SHIFT                                     10U
#define USBSSP__USB_CONF__DMAOFFEN_WIDTH                                      1U
#define USBSSP__USB_CONF__DMAOFFEN_WOCLR                                      0U
#define USBSSP__USB_CONF__DMAOFFEN_WOSET                                      0U
#define USBSSP__USB_CONF__DMAOFFDS_MASK                              0x00000800U
#define USBSSP__USB_CONF__DMAOFFDS_SHIFT                                     11U
#define USBSSP__USB_CONF__DMAOFFDS_WIDTH                                      1U
#define USBSSP__USB_CONF__DMAOFFDS_WOCLR                                      0U
#define USBSSP__USB_CONF__DMAOFFDS_WOSET                                      0U
#define USBSSP__USB_CONF__CFORCE_FS_MASK                             0x00001000U
#define USBSSP__USB_CONF__CFORCE_FS_SHIFT                                    12U
#define USBSSP__USB_CONF__CFORCE_FS_WIDTH                                     1U
#define USBSSP__USB_CONF__CFORCE_FS_WOCLR                                     0U
#define USBSSP__USB_CONF__CFORCE_FS_WOSET                                     0U
#define USBSSP__USB_CONF__SFORCE_FS_MASK                             0x00002000U
#define USBSSP__USB_CONF__SFORCE_FS_SHIFT                                    13U
#define USBSSP__USB_CONF__SFORCE_FS_WIDTH                                     1U
#define USBSSP__USB_CONF__SFORCE_FS_WOCLR                                     0U
#define USBSSP__USB_CONF__SFORCE_FS_WOSET                                     0U
#define USBSSP__USB_CONF__DEVEN_MASK                                 0x00004000U
#define USBSSP__USB_CONF__DEVEN_SHIFT                                        14U
#define USBSSP__USB_CONF__DEVEN_WIDTH                                         1U
#define USBSSP__USB_CONF__DEVEN_WOCLR                                         0U
#define USBSSP__USB_CONF__DEVEN_WOSET                                         0U
#define USBSSP__USB_CONF__DEVDS_MASK                                 0x00008000U
#define USBSSP__USB_CONF__DEVDS_SHIFT                                        15U
#define USBSSP__USB_CONF__DEVDS_WIDTH                                         1U
#define USBSSP__USB_CONF__DEVDS_WOCLR                                         0U
#define USBSSP__USB_CONF__DEVDS_WOSET                                         0U
#define USBSSP__USB_CONF__L1EN_MASK                                  0x00010000U
#define USBSSP__USB_CONF__L1EN_SHIFT                                         16U
#define USBSSP__USB_CONF__L1EN_WIDTH                                          1U
#define USBSSP__USB_CONF__L1EN_WOCLR                                          0U
#define USBSSP__USB_CONF__L1EN_WOSET                                          0U
#define USBSSP__USB_CONF__L1DS_MASK                                  0x00020000U
#define USBSSP__USB_CONF__L1DS_SHIFT                                         17U
#define USBSSP__USB_CONF__L1DS_WIDTH                                          1U
#define USBSSP__USB_CONF__L1DS_WOCLR                                          0U
#define USBSSP__USB_CONF__L1DS_WOSET                                          0U
#define USBSSP__USB_CONF__CLK2OFFEN_MASK                             0x00040000U
#define USBSSP__USB_CONF__CLK2OFFEN_SHIFT                                    18U
#define USBSSP__USB_CONF__CLK2OFFEN_WIDTH                                     1U
#define USBSSP__USB_CONF__CLK2OFFEN_WOCLR                                     0U
#define USBSSP__USB_CONF__CLK2OFFEN_WOSET                                     0U
#define USBSSP__USB_CONF__CLK2OFFDS_MASK                             0x00080000U
#define USBSSP__USB_CONF__CLK2OFFDS_SHIFT                                    19U
#define USBSSP__USB_CONF__CLK2OFFDS_WIDTH                                     1U
#define USBSSP__USB_CONF__CLK2OFFDS_WOCLR                                     0U
#define USBSSP__USB_CONF__CLK2OFFDS_WOSET                                     0U
#define USBSSP__USB_CONF__LGO_L0_MASK                                0x00100000U
#define USBSSP__USB_CONF__LGO_L0_SHIFT                                       20U
#define USBSSP__USB_CONF__LGO_L0_WIDTH                                        1U
#define USBSSP__USB_CONF__LGO_L0_WOCLR                                        0U
#define USBSSP__USB_CONF__LGO_L0_WOSET                                        0U
#define USBSSP__USB_CONF__CLK3OFFEN_MASK                             0x00200000U
#define USBSSP__USB_CONF__CLK3OFFEN_SHIFT                                    21U
#define USBSSP__USB_CONF__CLK3OFFEN_WIDTH                                     1U
#define USBSSP__USB_CONF__CLK3OFFEN_WOCLR                                     0U
#define USBSSP__USB_CONF__CLK3OFFEN_WOSET                                     0U
#define USBSSP__USB_CONF__CLK3OFFDS_MASK                             0x00400000U
#define USBSSP__USB_CONF__CLK3OFFDS_SHIFT                                    22U
#define USBSSP__USB_CONF__CLK3OFFDS_WIDTH                                     1U
#define USBSSP__USB_CONF__CLK3OFFDS_WOCLR                                     0U
#define USBSSP__USB_CONF__CLK3OFFDS_WOSET                                     0U
#define USBSSP__USB_CONF__RESERVED1_MASK                             0x00800000U
#define USBSSP__USB_CONF__RESERVED1_SHIFT                                    23U
#define USBSSP__USB_CONF__RESERVED1_WIDTH                                     1U
#define USBSSP__USB_CONF__RESERVED1_WOCLR                                     0U
#define USBSSP__USB_CONF__RESERVED1_WOSET                                     0U
#define USBSSP__USB_CONF__U1EN_MASK                                  0x01000000U
#define USBSSP__USB_CONF__U1EN_SHIFT                                         24U
#define USBSSP__USB_CONF__U1EN_WIDTH                                          1U
#define USBSSP__USB_CONF__U1EN_WOCLR                                          0U
#define USBSSP__USB_CONF__U1EN_WOSET                                          0U
#define USBSSP__USB_CONF__U1DS_MASK                                  0x02000000U
#define USBSSP__USB_CONF__U1DS_SHIFT                                         25U
#define USBSSP__USB_CONF__U1DS_WIDTH                                          1U
#define USBSSP__USB_CONF__U1DS_WOCLR                                          0U
#define USBSSP__USB_CONF__U1DS_WOSET                                          0U
#define USBSSP__USB_CONF__U2EN_MASK                                  0x04000000U
#define USBSSP__USB_CONF__U2EN_SHIFT                                         26U
#define USBSSP__USB_CONF__U2EN_WIDTH                                          1U
#define USBSSP__USB_CONF__U2EN_WOCLR                                          0U
#define USBSSP__USB_CONF__U2EN_WOSET                                          0U
#define USBSSP__USB_CONF__U2DS_MASK                                  0x08000000U
#define USBSSP__USB_CONF__U2DS_SHIFT                                         27U
#define USBSSP__USB_CONF__U2DS_WIDTH                                          1U
#define USBSSP__USB_CONF__U2DS_WOCLR                                          0U
#define USBSSP__USB_CONF__U2DS_WOSET                                          0U
#define USBSSP__USB_CONF__LGO_U0_MASK                                0x10000000U
#define USBSSP__USB_CONF__LGO_U0_SHIFT                                       28U
#define USBSSP__USB_CONF__LGO_U0_WIDTH                                        1U
#define USBSSP__USB_CONF__LGO_U0_WOCLR                                        0U
#define USBSSP__USB_CONF__LGO_U0_WOSET                                        0U
#define USBSSP__USB_CONF__LGO_U1_MASK                                0x20000000U
#define USBSSP__USB_CONF__LGO_U1_SHIFT                                       29U
#define USBSSP__USB_CONF__LGO_U1_WIDTH                                        1U
#define USBSSP__USB_CONF__LGO_U1_WOCLR                                        0U
#define USBSSP__USB_CONF__LGO_U1_WOSET                                        0U
#define USBSSP__USB_CONF__LGO_U2_MASK                                0x40000000U
#define USBSSP__USB_CONF__LGO_U2_SHIFT                                       30U
#define USBSSP__USB_CONF__LGO_U2_WIDTH                                        1U
#define USBSSP__USB_CONF__LGO_U2_WOCLR                                        0U
#define USBSSP__USB_CONF__LGO_U2_WOSET                                        0U
#define USBSSP__USB_CONF__LGO_SSINACT_MASK                           0x80000000U
#define USBSSP__USB_CONF__LGO_SSINACT_SHIFT                                  31U
#define USBSSP__USB_CONF__LGO_SSINACT_WIDTH                                   1U
#define USBSSP__USB_CONF__LGO_SSINACT_WOCLR                                   0U
#define USBSSP__USB_CONF__LGO_SSINACT_WOSET                                   0U

#define USBSSP__USB_STS_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__USB_STS_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__USB_STS__CFGSTS_MASK                                 0x00000001U
#define USBSSP__USB_STS__CFGSTS_SHIFT                                         0U
#define USBSSP__USB_STS__CFGSTS_WIDTH                                         1U
#define USBSSP__USB_STS__CFGSTS_WOCLR                                         0U
#define USBSSP__USB_STS__CFGSTS_WOSET                                         0U
#define USBSSP__USB_STS__MEM_OV_MASK                                 0x00000002U
#define USBSSP__USB_STS__MEM_OV_SHIFT                                         1U
#define USBSSP__USB_STS__MEM_OV_WIDTH                                         1U
#define USBSSP__USB_STS__MEM_OV_WOCLR                                         0U
#define USBSSP__USB_STS__MEM_OV_WOSET                                         0U
#define USBSSP__USB_STS__USB3CONS_MASK                               0x00000004U
#define USBSSP__USB_STS__USB3CONS_SHIFT                                       2U
#define USBSSP__USB_STS__USB3CONS_WIDTH                                       1U
#define USBSSP__USB_STS__USB3CONS_WOCLR                                       0U
#define USBSSP__USB_STS__USB3CONS_WOSET                                       0U
#define USBSSP__USB_STS__DTRANS_MASK                                 0x00000008U
#define USBSSP__USB_STS__DTRANS_SHIFT                                         3U
#define USBSSP__USB_STS__DTRANS_WIDTH                                         1U
#define USBSSP__USB_STS__DTRANS_WOCLR                                         0U
#define USBSSP__USB_STS__DTRANS_WOSET                                         0U
#define USBSSP__USB_STS__USBSPEED_MASK                               0x00000070U
#define USBSSP__USB_STS__USBSPEED_SHIFT                                       4U
#define USBSSP__USB_STS__USBSPEED_WIDTH                                       3U
#define USBSSP__USB_STS__ENDIAN_MIRROR_MASK                          0x00000080U
#define USBSSP__USB_STS__ENDIAN_MIRROR_SHIFT                                  7U
#define USBSSP__USB_STS__ENDIAN_MIRROR_WIDTH                                  1U
#define USBSSP__USB_STS__ENDIAN_MIRROR_WOCLR                                  0U
#define USBSSP__USB_STS__ENDIAN_MIRROR_WOSET                                  0U
#define USBSSP__USB_STS__CLK2OFF_MASK                                0x00000100U
#define USBSSP__USB_STS__CLK2OFF_SHIFT                                        8U
#define USBSSP__USB_STS__CLK2OFF_WIDTH                                        1U
#define USBSSP__USB_STS__CLK2OFF_WOCLR                                        0U
#define USBSSP__USB_STS__CLK2OFF_WOSET                                        0U
#define USBSSP__USB_STS__CLK3OFF_MASK                                0x00000200U
#define USBSSP__USB_STS__CLK3OFF_SHIFT                                        9U
#define USBSSP__USB_STS__CLK3OFF_WIDTH                                        1U
#define USBSSP__USB_STS__CLK3OFF_WOCLR                                        0U
#define USBSSP__USB_STS__CLK3OFF_WOSET                                        0U
#define USBSSP__USB_STS__IN_RST_MASK                                 0x00000400U
#define USBSSP__USB_STS__IN_RST_SHIFT                                        10U
#define USBSSP__USB_STS__IN_RST_WIDTH                                         1U
#define USBSSP__USB_STS__IN_RST_WOCLR                                         0U
#define USBSSP__USB_STS__IN_RST_WOSET                                         0U
#define USBSSP__USB_STS__RESERVED0_MASK                              0x00003800U
#define USBSSP__USB_STS__RESERVED0_SHIFT                                     11U
#define USBSSP__USB_STS__RESERVED0_WIDTH                                      3U
#define USBSSP__USB_STS__DEVS_MASK                                   0x00004000U
#define USBSSP__USB_STS__DEVS_SHIFT                                          14U
#define USBSSP__USB_STS__DEVS_WIDTH                                           1U
#define USBSSP__USB_STS__DEVS_WOCLR                                           0U
#define USBSSP__USB_STS__DEVS_WOSET                                           0U
#define USBSSP__USB_STS__ADDRESSED_MASK                              0x00008000U
#define USBSSP__USB_STS__ADDRESSED_SHIFT                                     15U
#define USBSSP__USB_STS__ADDRESSED_WIDTH                                      1U
#define USBSSP__USB_STS__ADDRESSED_WOCLR                                      0U
#define USBSSP__USB_STS__ADDRESSED_WOSET                                      0U
#define USBSSP__USB_STS__L1ENS_MASK                                  0x00010000U
#define USBSSP__USB_STS__L1ENS_SHIFT                                         16U
#define USBSSP__USB_STS__L1ENS_WIDTH                                          1U
#define USBSSP__USB_STS__L1ENS_WOCLR                                          0U
#define USBSSP__USB_STS__L1ENS_WOSET                                          0U
#define USBSSP__USB_STS__VBUSS_MASK                                  0x00020000U
#define USBSSP__USB_STS__VBUSS_SHIFT                                         17U
#define USBSSP__USB_STS__VBUSS_WIDTH                                          1U
#define USBSSP__USB_STS__VBUSS_WOCLR                                          0U
#define USBSSP__USB_STS__VBUSS_WOSET                                          0U
#define USBSSP__USB_STS__LPMST_MASK                                  0x000C0000U
#define USBSSP__USB_STS__LPMST_SHIFT                                         18U
#define USBSSP__USB_STS__LPMST_WIDTH                                          2U
#define USBSSP__USB_STS__USB2CONS_MASK                               0x00100000U
#define USBSSP__USB_STS__USB2CONS_SHIFT                                      20U
#define USBSSP__USB_STS__USB2CONS_WIDTH                                       1U
#define USBSSP__USB_STS__USB2CONS_WOCLR                                       0U
#define USBSSP__USB_STS__USB2CONS_WOSET                                       0U
#define USBSSP__USB_STS__DISABLE_HS_MASK                             0x00200000U
#define USBSSP__USB_STS__DISABLE_HS_SHIFT                                    21U
#define USBSSP__USB_STS__DISABLE_HS_WIDTH                                     1U
#define USBSSP__USB_STS__DISABLE_HS_WOCLR                                     0U
#define USBSSP__USB_STS__DISABLE_HS_WOSET                                     0U
#define USBSSP__USB_STS__RESERVED1_MASK                              0x00C00000U
#define USBSSP__USB_STS__RESERVED1_SHIFT                                     22U
#define USBSSP__USB_STS__RESERVED1_WIDTH                                      2U
#define USBSSP__USB_STS__U1ENS_MASK                                  0x01000000U
#define USBSSP__USB_STS__U1ENS_SHIFT                                         24U
#define USBSSP__USB_STS__U1ENS_WIDTH                                          1U
#define USBSSP__USB_STS__U1ENS_WOCLR                                          0U
#define USBSSP__USB_STS__U1ENS_WOSET                                          0U
#define USBSSP__USB_STS__U2ENS_MASK                                  0x02000000U
#define USBSSP__USB_STS__U2ENS_SHIFT                                         25U
#define USBSSP__USB_STS__U2ENS_WIDTH                                          1U
#define USBSSP__USB_STS__U2ENS_WOCLR                                          0U
#define USBSSP__USB_STS__U2ENS_WOSET                                          0U
#define USBSSP__USB_STS__LST_MASK                                    0x3C000000U
#define USBSSP__USB_STS__LST_SHIFT                                           26U
#define USBSSP__USB_STS__LST_WIDTH                                            4U
#define USBSSP__USB_STS__DMAOFF_MASK                                 0x40000000U
#define USBSSP__USB_STS__DMAOFF_SHIFT                                        30U
#define USBSSP__USB_STS__DMAOFF_WIDTH                                         1U
#define USBSSP__USB_STS__DMAOFF_WOCLR                                         0U
#define USBSSP__USB_STS__DMAOFF_WOSET                                         0U
#define USBSSP__USB_STS__ENDIAN_MASK                                 0x80000000U
#define USBSSP__USB_STS__ENDIAN_SHIFT                                        31U
#define USBSSP__USB_STS__ENDIAN_WIDTH                                         1U
#define USBSSP__USB_STS__ENDIAN_WOCLR                                         0U
#define USBSSP__USB_STS__ENDIAN_WOSET                                         0U

#define USBSSP__USB_CMD_READ_MASK                                    0xF000F100U
#define USBSSP__USB_CMD_WRITE_MASK                                   0xF000F100U
#define USBSSP__USB_CMD__SET_ADDR_MASK                               0x00000001U
#define USBSSP__USB_CMD__SET_ADDR_SHIFT                                       0U
#define USBSSP__USB_CMD__SET_ADDR_WIDTH                                       1U
#define USBSSP__USB_CMD__SET_ADDR_WOCLR                                       0U
#define USBSSP__USB_CMD__SET_ADDR_WOSET                                       0U
#define USBSSP__USB_CMD__FADDR_MASK                                  0x000000FEU
#define USBSSP__USB_CMD__FADDR_SHIFT                                          1U
#define USBSSP__USB_CMD__FADDR_WIDTH                                          7U
#define USBSSP__USB_CMD__SDNFW_MASK                                  0x00000100U
#define USBSSP__USB_CMD__SDNFW_SHIFT                                          8U
#define USBSSP__USB_CMD__SDNFW_WIDTH                                          1U
#define USBSSP__USB_CMD__SDNFW_WOCLR                                          0U
#define USBSSP__USB_CMD__SDNFW_WOSET                                          0U
#define USBSSP__USB_CMD__STMODE_MASK                                 0x00000200U
#define USBSSP__USB_CMD__STMODE_SHIFT                                         9U
#define USBSSP__USB_CMD__STMODE_WIDTH                                         1U
#define USBSSP__USB_CMD__STMODE_WOCLR                                         0U
#define USBSSP__USB_CMD__STMODE_WOSET                                         0U
#define USBSSP__USB_CMD__TMODE_SEL_MASK                              0x00000C00U
#define USBSSP__USB_CMD__TMODE_SEL_SHIFT                                     10U
#define USBSSP__USB_CMD__TMODE_SEL_WIDTH                                      2U
#define USBSSP__USB_CMD__SDNLTM_MASK                                 0x00001000U
#define USBSSP__USB_CMD__SDNLTM_SHIFT                                        12U
#define USBSSP__USB_CMD__SDNLTM_WIDTH                                         1U
#define USBSSP__USB_CMD__SDNLTM_WOCLR                                         0U
#define USBSSP__USB_CMD__SDNLTM_WOSET                                         0U
#define USBSSP__USB_CMD__SPKT_MASK                                   0x00002000U
#define USBSSP__USB_CMD__SPKT_SHIFT                                          13U
#define USBSSP__USB_CMD__SPKT_WIDTH                                           1U
#define USBSSP__USB_CMD__SPKT_WOCLR                                           0U
#define USBSSP__USB_CMD__SPKT_WOSET                                           0U
#define USBSSP__USB_CMD__RESERVED0_MASK                              0x0000C000U
#define USBSSP__USB_CMD__RESERVED0_SHIFT                                     14U
#define USBSSP__USB_CMD__RESERVED0_WIDTH                                      2U
#define USBSSP__USB_CMD__DNLTM_BELT_7_0_MASK                         0x00FF0000U
#define USBSSP__USB_CMD__DNLTM_BELT_7_0_SHIFT                                16U
#define USBSSP__USB_CMD__DNLTM_BELT_7_0_WIDTH                                 8U
#define USBSSP__USB_CMD__DNLTM_BELT_11_8_MASK                        0x0F000000U
#define USBSSP__USB_CMD__DNLTM_BELT_11_8_SHIFT                               24U
#define USBSSP__USB_CMD__DNLTM_BELT_11_8_WIDTH                                4U
#define USBSSP__USB_CMD__RESERVED1_MASK                              0xF0000000U
#define USBSSP__USB_CMD__RESERVED1_SHIFT                                     28U
#define USBSSP__USB_CMD__RESERVED1_WIDTH                                      4U

#define USBSSP__USB_IPTN_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__USB_IPTN_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__USB_IPTN__ITPN_MASK                                  0x00003FFFU
#define USBSSP__USB_IPTN__ITPN_SHIFT                                          0U
#define USBSSP__USB_IPTN__ITPN_WIDTH                                         14U
#define USBSSP__USB_IPTN__RESERVED_MASK                              0xFFFFC000U
#define USBSSP__USB_IPTN__RESERVED_SHIFT                                     14U
#define USBSSP__USB_IPTN__RESERVED_WIDTH                                     18U

#define USBSSP__USB_LPM_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__USB_LPM_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__USB_LPM__HIRD_MASK                                   0x0000000FU
#define USBSSP__USB_LPM__HIRD_SHIFT                                           0U
#define USBSSP__USB_LPM__HIRD_WIDTH                                           4U
#define USBSSP__USB_LPM__BRW_MASK                                    0x00000010U
#define USBSSP__USB_LPM__BRW_SHIFT                                            4U
#define USBSSP__USB_LPM__BRW_WIDTH                                            1U
#define USBSSP__USB_LPM__BRW_WOCLR                                            0U
#define USBSSP__USB_LPM__BRW_WOSET                                            0U
#define USBSSP__USB_LPM__RESERVED_MASK                               0xFFFFFFE0U
#define USBSSP__USB_LPM__RESERVED_SHIFT                                       5U
#define USBSSP__USB_LPM__RESERVED_WIDTH                                      27U

#define USBSSP__USB_IEN_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__USB_IEN_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__USB_IEN__CONIEN_MASK                                 0x00000001U
#define USBSSP__USB_IEN__CONIEN_SHIFT                                         0U
#define USBSSP__USB_IEN__CONIEN_WIDTH                                         1U
#define USBSSP__USB_IEN__CONIEN_WOCLR                                         0U
#define USBSSP__USB_IEN__CONIEN_WOSET                                         0U
#define USBSSP__USB_IEN__DISIEN_MASK                                 0x00000002U
#define USBSSP__USB_IEN__DISIEN_SHIFT                                         1U
#define USBSSP__USB_IEN__DISIEN_WIDTH                                         1U
#define USBSSP__USB_IEN__DISIEN_WOCLR                                         0U
#define USBSSP__USB_IEN__DISIEN_WOSET                                         0U
#define USBSSP__USB_IEN__UWRESIEN_MASK                               0x00000004U
#define USBSSP__USB_IEN__UWRESIEN_SHIFT                                       2U
#define USBSSP__USB_IEN__UWRESIEN_WIDTH                                       1U
#define USBSSP__USB_IEN__UWRESIEN_WOCLR                                       0U
#define USBSSP__USB_IEN__UWRESIEN_WOSET                                       0U
#define USBSSP__USB_IEN__UHRESIEN_MASK                               0x00000008U
#define USBSSP__USB_IEN__UHRESIEN_SHIFT                                       3U
#define USBSSP__USB_IEN__UHRESIEN_WIDTH                                       1U
#define USBSSP__USB_IEN__UHRESIEN_WOCLR                                       0U
#define USBSSP__USB_IEN__UHRESIEN_WOSET                                       0U
#define USBSSP__USB_IEN__U3ENTIEN_MASK                               0x00000010U
#define USBSSP__USB_IEN__U3ENTIEN_SHIFT                                       4U
#define USBSSP__USB_IEN__U3ENTIEN_WIDTH                                       1U
#define USBSSP__USB_IEN__U3ENTIEN_WOCLR                                       0U
#define USBSSP__USB_IEN__U3ENTIEN_WOSET                                       0U
#define USBSSP__USB_IEN__U3EXTIEN_MASK                               0x00000020U
#define USBSSP__USB_IEN__U3EXTIEN_SHIFT                                       5U
#define USBSSP__USB_IEN__U3EXTIEN_WIDTH                                       1U
#define USBSSP__USB_IEN__U3EXTIEN_WOCLR                                       0U
#define USBSSP__USB_IEN__U3EXTIEN_WOSET                                       0U
#define USBSSP__USB_IEN__U2ENTIEN_MASK                               0x00000040U
#define USBSSP__USB_IEN__U2ENTIEN_SHIFT                                       6U
#define USBSSP__USB_IEN__U2ENTIEN_WIDTH                                       1U
#define USBSSP__USB_IEN__U2ENTIEN_WOCLR                                       0U
#define USBSSP__USB_IEN__U2ENTIEN_WOSET                                       0U
#define USBSSP__USB_IEN__U2EXTIEN_MASK                               0x00000080U
#define USBSSP__USB_IEN__U2EXTIEN_SHIFT                                       7U
#define USBSSP__USB_IEN__U2EXTIEN_WIDTH                                       1U
#define USBSSP__USB_IEN__U2EXTIEN_WOCLR                                       0U
#define USBSSP__USB_IEN__U2EXTIEN_WOSET                                       0U
#define USBSSP__USB_IEN__U1ENTIEN_MASK                               0x00000100U
#define USBSSP__USB_IEN__U1ENTIEN_SHIFT                                       8U
#define USBSSP__USB_IEN__U1ENTIEN_WIDTH                                       1U
#define USBSSP__USB_IEN__U1ENTIEN_WOCLR                                       0U
#define USBSSP__USB_IEN__U1ENTIEN_WOSET                                       0U
#define USBSSP__USB_IEN__U1EXTIEN_MASK                               0x00000200U
#define USBSSP__USB_IEN__U1EXTIEN_SHIFT                                       9U
#define USBSSP__USB_IEN__U1EXTIEN_WIDTH                                       1U
#define USBSSP__USB_IEN__U1EXTIEN_WOCLR                                       0U
#define USBSSP__USB_IEN__U1EXTIEN_WOSET                                       0U
#define USBSSP__USB_IEN__ITPIEN_MASK                                 0x00000400U
#define USBSSP__USB_IEN__ITPIEN_SHIFT                                        10U
#define USBSSP__USB_IEN__ITPIEN_WIDTH                                         1U
#define USBSSP__USB_IEN__ITPIEN_WOCLR                                         0U
#define USBSSP__USB_IEN__ITPIEN_WOSET                                         0U
#define USBSSP__USB_IEN__WAKEIEN_MASK                                0x00000800U
#define USBSSP__USB_IEN__WAKEIEN_SHIFT                                       11U
#define USBSSP__USB_IEN__WAKEIEN_WIDTH                                        1U
#define USBSSP__USB_IEN__WAKEIEN_WOCLR                                        0U
#define USBSSP__USB_IEN__WAKEIEN_WOSET                                        0U
#define USBSSP__USB_IEN__SPKTIEN_MASK                                0x00001000U
#define USBSSP__USB_IEN__SPKTIEN_SHIFT                                       12U
#define USBSSP__USB_IEN__SPKTIEN_WIDTH                                        1U
#define USBSSP__USB_IEN__SPKTIEN_WOCLR                                        0U
#define USBSSP__USB_IEN__SPKTIEN_WOSET                                        0U
#define USBSSP__USB_IEN__RESERVED0_MASK                              0x0000E000U
#define USBSSP__USB_IEN__RESERVED0_SHIFT                                     13U
#define USBSSP__USB_IEN__RESERVED0_WIDTH                                      3U
#define USBSSP__USB_IEN__CON2IEN_MASK                                0x00010000U
#define USBSSP__USB_IEN__CON2IEN_SHIFT                                       16U
#define USBSSP__USB_IEN__CON2IEN_WIDTH                                        1U
#define USBSSP__USB_IEN__CON2IEN_WOCLR                                        0U
#define USBSSP__USB_IEN__CON2IEN_WOSET                                        0U
#define USBSSP__USB_IEN__DIS2IEN_MASK                                0x00020000U
#define USBSSP__USB_IEN__DIS2IEN_SHIFT                                       17U
#define USBSSP__USB_IEN__DIS2IEN_WIDTH                                        1U
#define USBSSP__USB_IEN__DIS2IEN_WOCLR                                        0U
#define USBSSP__USB_IEN__DIS2IEN_WOSET                                        0U
#define USBSSP__USB_IEN__U2RESIEN_MASK                               0x00040000U
#define USBSSP__USB_IEN__U2RESIEN_SHIFT                                      18U
#define USBSSP__USB_IEN__U2RESIEN_WIDTH                                       1U
#define USBSSP__USB_IEN__U2RESIEN_WOCLR                                       0U
#define USBSSP__USB_IEN__U2RESIEN_WOSET                                       0U
#define USBSSP__USB_IEN__RESERVED1_MASK                              0x00080000U
#define USBSSP__USB_IEN__RESERVED1_SHIFT                                     19U
#define USBSSP__USB_IEN__RESERVED1_WIDTH                                      1U
#define USBSSP__USB_IEN__RESERVED1_WOCLR                                      0U
#define USBSSP__USB_IEN__RESERVED1_WOSET                                      0U
#define USBSSP__USB_IEN__L2ENTIEN_MASK                               0x00100000U
#define USBSSP__USB_IEN__L2ENTIEN_SHIFT                                      20U
#define USBSSP__USB_IEN__L2ENTIEN_WIDTH                                       1U
#define USBSSP__USB_IEN__L2ENTIEN_WOCLR                                       0U
#define USBSSP__USB_IEN__L2ENTIEN_WOSET                                       0U
#define USBSSP__USB_IEN__L2EXTIEN_MASK                               0x00200000U
#define USBSSP__USB_IEN__L2EXTIEN_SHIFT                                      21U
#define USBSSP__USB_IEN__L2EXTIEN_WIDTH                                       1U
#define USBSSP__USB_IEN__L2EXTIEN_WOCLR                                       0U
#define USBSSP__USB_IEN__L2EXTIEN_WOSET                                       0U
#define USBSSP__USB_IEN__RESERVED2_MASK                              0x00C00000U
#define USBSSP__USB_IEN__RESERVED2_SHIFT                                     22U
#define USBSSP__USB_IEN__RESERVED2_WIDTH                                      2U
#define USBSSP__USB_IEN__L1ENTIEN_MASK                               0x01000000U
#define USBSSP__USB_IEN__L1ENTIEN_SHIFT                                      24U
#define USBSSP__USB_IEN__L1ENTIEN_WIDTH                                       1U
#define USBSSP__USB_IEN__L1ENTIEN_WOCLR                                       0U
#define USBSSP__USB_IEN__L1ENTIEN_WOSET                                       0U
#define USBSSP__USB_IEN__L1EXTIEN_MASK                               0x02000000U
#define USBSSP__USB_IEN__L1EXTIEN_SHIFT                                      25U
#define USBSSP__USB_IEN__L1EXTIEN_WIDTH                                       1U
#define USBSSP__USB_IEN__L1EXTIEN_WOCLR                                       0U
#define USBSSP__USB_IEN__L1EXTIEN_WOSET                                       0U
#define USBSSP__USB_IEN__CFGRESIEN_MASK                              0x04000000U
#define USBSSP__USB_IEN__CFGRESIEN_SHIFT                                     26U
#define USBSSP__USB_IEN__CFGRESIEN_WIDTH                                      1U
#define USBSSP__USB_IEN__CFGRESIEN_WOCLR                                      0U
#define USBSSP__USB_IEN__CFGRESIEN_WOSET                                      0U
#define USBSSP__USB_IEN__RESERVED3_MASK                              0x08000000U
#define USBSSP__USB_IEN__RESERVED3_SHIFT                                     27U
#define USBSSP__USB_IEN__RESERVED3_WIDTH                                      1U
#define USBSSP__USB_IEN__RESERVED3_WOCLR                                      0U
#define USBSSP__USB_IEN__RESERVED3_WOSET                                      0U
#define USBSSP__USB_IEN__UWRESSIEN_MASK                              0x10000000U
#define USBSSP__USB_IEN__UWRESSIEN_SHIFT                                     28U
#define USBSSP__USB_IEN__UWRESSIEN_WIDTH                                      1U
#define USBSSP__USB_IEN__UWRESSIEN_WOCLR                                      0U
#define USBSSP__USB_IEN__UWRESSIEN_WOSET                                      0U
#define USBSSP__USB_IEN__UWRESEIEN_MASK                              0x20000000U
#define USBSSP__USB_IEN__UWRESEIEN_SHIFT                                     29U
#define USBSSP__USB_IEN__UWRESEIEN_WIDTH                                      1U
#define USBSSP__USB_IEN__UWRESEIEN_WOCLR                                      0U
#define USBSSP__USB_IEN__UWRESEIEN_WOSET                                      0U
#define USBSSP__USB_IEN__RESERVED4_MASK                              0xC0000000U
#define USBSSP__USB_IEN__RESERVED4_SHIFT                                     30U
#define USBSSP__USB_IEN__RESERVED4_WIDTH                                      2U

#define USBSSP__USB_ISTS_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__USB_ISTS_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__USB_ISTS_WOCLR_MASK                                  0x37371FFFU
#define USBSSP__USB_ISTS__CONI_MASK                                  0x00000001U
#define USBSSP__USB_ISTS__CONI_SHIFT                                          0U
#define USBSSP__USB_ISTS__CONI_WIDTH                                          1U
#define USBSSP__USB_ISTS__CONI_WOCLR                                          1U
#define USBSSP__USB_ISTS__CONI_WOSET                                          0U
#define USBSSP__USB_ISTS__DISI_MASK                                  0x00000002U
#define USBSSP__USB_ISTS__DISI_SHIFT                                          1U
#define USBSSP__USB_ISTS__DISI_WIDTH                                          1U
#define USBSSP__USB_ISTS__DISI_WOCLR                                          1U
#define USBSSP__USB_ISTS__DISI_WOSET                                          0U
#define USBSSP__USB_ISTS__UWRESI_MASK                                0x00000004U
#define USBSSP__USB_ISTS__UWRESI_SHIFT                                        2U
#define USBSSP__USB_ISTS__UWRESI_WIDTH                                        1U
#define USBSSP__USB_ISTS__UWRESI_WOCLR                                        1U
#define USBSSP__USB_ISTS__UWRESI_WOSET                                        0U
#define USBSSP__USB_ISTS__UHRESI_MASK                                0x00000008U
#define USBSSP__USB_ISTS__UHRESI_SHIFT                                        3U
#define USBSSP__USB_ISTS__UHRESI_WIDTH                                        1U
#define USBSSP__USB_ISTS__UHRESI_WOCLR                                        1U
#define USBSSP__USB_ISTS__UHRESI_WOSET                                        0U
#define USBSSP__USB_ISTS__U3ENTI_MASK                                0x00000010U
#define USBSSP__USB_ISTS__U3ENTI_SHIFT                                        4U
#define USBSSP__USB_ISTS__U3ENTI_WIDTH                                        1U
#define USBSSP__USB_ISTS__U3ENTI_WOCLR                                        1U
#define USBSSP__USB_ISTS__U3ENTI_WOSET                                        0U
#define USBSSP__USB_ISTS__U3EXTI_MASK                                0x00000020U
#define USBSSP__USB_ISTS__U3EXTI_SHIFT                                        5U
#define USBSSP__USB_ISTS__U3EXTI_WIDTH                                        1U
#define USBSSP__USB_ISTS__U3EXTI_WOCLR                                        1U
#define USBSSP__USB_ISTS__U3EXTI_WOSET                                        0U
#define USBSSP__USB_ISTS__U2ENTI_MASK                                0x00000040U
#define USBSSP__USB_ISTS__U2ENTI_SHIFT                                        6U
#define USBSSP__USB_ISTS__U2ENTI_WIDTH                                        1U
#define USBSSP__USB_ISTS__U2ENTI_WOCLR                                        1U
#define USBSSP__USB_ISTS__U2ENTI_WOSET                                        0U
#define USBSSP__USB_ISTS__U2EXTI_MASK                                0x00000080U
#define USBSSP__USB_ISTS__U2EXTI_SHIFT                                        7U
#define USBSSP__USB_ISTS__U2EXTI_WIDTH                                        1U
#define USBSSP__USB_ISTS__U2EXTI_WOCLR                                        1U
#define USBSSP__USB_ISTS__U2EXTI_WOSET                                        0U
#define USBSSP__USB_ISTS__U1ENTI_MASK                                0x00000100U
#define USBSSP__USB_ISTS__U1ENTI_SHIFT                                        8U
#define USBSSP__USB_ISTS__U1ENTI_WIDTH                                        1U
#define USBSSP__USB_ISTS__U1ENTI_WOCLR                                        1U
#define USBSSP__USB_ISTS__U1ENTI_WOSET                                        0U
#define USBSSP__USB_ISTS__U1EXTI_MASK                                0x00000200U
#define USBSSP__USB_ISTS__U1EXTI_SHIFT                                        9U
#define USBSSP__USB_ISTS__U1EXTI_WIDTH                                        1U
#define USBSSP__USB_ISTS__U1EXTI_WOCLR                                        1U
#define USBSSP__USB_ISTS__U1EXTI_WOSET                                        0U
#define USBSSP__USB_ISTS__ITPI_MASK                                  0x00000400U
#define USBSSP__USB_ISTS__ITPI_SHIFT                                         10U
#define USBSSP__USB_ISTS__ITPI_WIDTH                                          1U
#define USBSSP__USB_ISTS__ITPI_WOCLR                                          1U
#define USBSSP__USB_ISTS__ITPI_WOSET                                          0U
#define USBSSP__USB_ISTS__WAKEI_MASK                                 0x00000800U
#define USBSSP__USB_ISTS__WAKEI_SHIFT                                        11U
#define USBSSP__USB_ISTS__WAKEI_WIDTH                                         1U
#define USBSSP__USB_ISTS__WAKEI_WOCLR                                         1U
#define USBSSP__USB_ISTS__WAKEI_WOSET                                         0U
#define USBSSP__USB_ISTS__SPKTI_MASK                                 0x00001000U
#define USBSSP__USB_ISTS__SPKTI_SHIFT                                        12U
#define USBSSP__USB_ISTS__SPKTI_WIDTH                                         1U
#define USBSSP__USB_ISTS__SPKTI_WOCLR                                         1U
#define USBSSP__USB_ISTS__SPKTI_WOSET                                         0U
#define USBSSP__USB_ISTS__RESERVED0_MASK                             0x0000E000U
#define USBSSP__USB_ISTS__RESERVED0_SHIFT                                    13U
#define USBSSP__USB_ISTS__RESERVED0_WIDTH                                     3U
#define USBSSP__USB_ISTS__CON2I_MASK                                 0x00010000U
#define USBSSP__USB_ISTS__CON2I_SHIFT                                        16U
#define USBSSP__USB_ISTS__CON2I_WIDTH                                         1U
#define USBSSP__USB_ISTS__CON2I_WOCLR                                         1U
#define USBSSP__USB_ISTS__CON2I_WOSET                                         0U
#define USBSSP__USB_ISTS__DIS2I_MASK                                 0x00020000U
#define USBSSP__USB_ISTS__DIS2I_SHIFT                                        17U
#define USBSSP__USB_ISTS__DIS2I_WIDTH                                         1U
#define USBSSP__USB_ISTS__DIS2I_WOCLR                                         1U
#define USBSSP__USB_ISTS__DIS2I_WOSET                                         0U
#define USBSSP__USB_ISTS__U2RESI_MASK                                0x00040000U
#define USBSSP__USB_ISTS__U2RESI_SHIFT                                       18U
#define USBSSP__USB_ISTS__U2RESI_WIDTH                                        1U
#define USBSSP__USB_ISTS__U2RESI_WOCLR                                        1U
#define USBSSP__USB_ISTS__U2RESI_WOSET                                        0U
#define USBSSP__USB_ISTS__RESERVED1_MASK                             0x00080000U
#define USBSSP__USB_ISTS__RESERVED1_SHIFT                                    19U
#define USBSSP__USB_ISTS__RESERVED1_WIDTH                                     1U
#define USBSSP__USB_ISTS__RESERVED1_WOCLR                                     0U
#define USBSSP__USB_ISTS__RESERVED1_WOSET                                     0U
#define USBSSP__USB_ISTS__L2ENTI_MASK                                0x00100000U
#define USBSSP__USB_ISTS__L2ENTI_SHIFT                                       20U
#define USBSSP__USB_ISTS__L2ENTI_WIDTH                                        1U
#define USBSSP__USB_ISTS__L2ENTI_WOCLR                                        1U
#define USBSSP__USB_ISTS__L2ENTI_WOSET                                        0U
#define USBSSP__USB_ISTS__L2EXTI_MASK                                0x00200000U
#define USBSSP__USB_ISTS__L2EXTI_SHIFT                                       21U
#define USBSSP__USB_ISTS__L2EXTI_WIDTH                                        1U
#define USBSSP__USB_ISTS__L2EXTI_WOCLR                                        1U
#define USBSSP__USB_ISTS__L2EXTI_WOSET                                        0U
#define USBSSP__USB_ISTS__RESERVED2_MASK                             0x00C00000U
#define USBSSP__USB_ISTS__RESERVED2_SHIFT                                    22U
#define USBSSP__USB_ISTS__RESERVED2_WIDTH                                     2U
#define USBSSP__USB_ISTS__L1ENTI_MASK                                0x01000000U
#define USBSSP__USB_ISTS__L1ENTI_SHIFT                                       24U
#define USBSSP__USB_ISTS__L1ENTI_WIDTH                                        1U
#define USBSSP__USB_ISTS__L1ENTI_WOCLR                                        1U
#define USBSSP__USB_ISTS__L1ENTI_WOSET                                        0U
#define USBSSP__USB_ISTS__L1EXTI_MASK                                0x02000000U
#define USBSSP__USB_ISTS__L1EXTI_SHIFT                                       25U
#define USBSSP__USB_ISTS__L1EXTI_WIDTH                                        1U
#define USBSSP__USB_ISTS__L1EXTI_WOCLR                                        1U
#define USBSSP__USB_ISTS__L1EXTI_WOSET                                        0U
#define USBSSP__USB_ISTS__CFGRESI_MASK                               0x04000000U
#define USBSSP__USB_ISTS__CFGRESI_SHIFT                                      26U
#define USBSSP__USB_ISTS__CFGRESI_WIDTH                                       1U
#define USBSSP__USB_ISTS__CFGRESI_WOCLR                                       1U
#define USBSSP__USB_ISTS__CFGRESI_WOSET                                       0U
#define USBSSP__USB_ISTS__RESERVED3_MASK                             0x08000000U
#define USBSSP__USB_ISTS__RESERVED3_SHIFT                                    27U
#define USBSSP__USB_ISTS__RESERVED3_WIDTH                                     1U
#define USBSSP__USB_ISTS__RESERVED3_WOCLR                                     0U
#define USBSSP__USB_ISTS__RESERVED3_WOSET                                     0U
#define USBSSP__USB_ISTS__UWRESSI_MASK                               0x10000000U
#define USBSSP__USB_ISTS__UWRESSI_SHIFT                                      28U
#define USBSSP__USB_ISTS__UWRESSI_WIDTH                                       1U
#define USBSSP__USB_ISTS__UWRESSI_WOCLR                                       1U
#define USBSSP__USB_ISTS__UWRESSI_WOSET                                       0U
#define USBSSP__USB_ISTS__UWRESEI_MASK                               0x20000000U
#define USBSSP__USB_ISTS__UWRESEI_SHIFT                                      29U
#define USBSSP__USB_ISTS__UWRESEI_WIDTH                                       1U
#define USBSSP__USB_ISTS__UWRESEI_WOCLR                                       1U
#define USBSSP__USB_ISTS__UWRESEI_WOSET                                       0U
#define USBSSP__USB_ISTS__RESERVED4_MASK                             0xC0000000U
#define USBSSP__USB_ISTS__RESERVED4_SHIFT                                    30U
#define USBSSP__USB_ISTS__RESERVED4_WIDTH                                     2U

#define USBSSP__EP_SEL_READ_MASK                                     0xFFFFFFFFU
#define USBSSP__EP_SEL_WRITE_MASK                                    0xFFFFFFFFU
#define USBSSP__EP_SEL__EPNO_MASK                                    0x0000000FU
#define USBSSP__EP_SEL__EPNO_SHIFT                                            0U
#define USBSSP__EP_SEL__EPNO_WIDTH                                            4U
#define USBSSP__EP_SEL__RESERVED0_MASK                               0x00000070U
#define USBSSP__EP_SEL__RESERVED0_SHIFT                                       4U
#define USBSSP__EP_SEL__RESERVED0_WIDTH                                       3U
#define USBSSP__EP_SEL__DIR_MASK                                     0x00000080U
#define USBSSP__EP_SEL__DIR_SHIFT                                             7U
#define USBSSP__EP_SEL__DIR_WIDTH                                             1U
#define USBSSP__EP_SEL__DIR_WOCLR                                             0U
#define USBSSP__EP_SEL__DIR_WOSET                                             0U
#define USBSSP__EP_SEL__RESERVED1_MASK                               0xFFFFFF00U
#define USBSSP__EP_SEL__RESERVED1_SHIFT                                       8U
#define USBSSP__EP_SEL__RESERVED1_WIDTH                                      24U

#define USBSSP__EP_TRADDR_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__EP_TRADDR_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__EP_TRADDR__TRADDR_MASK                               0xFFFFFFFFU
#define USBSSP__EP_TRADDR__TRADDR_SHIFT                                       0U
#define USBSSP__EP_TRADDR__TRADDR_WIDTH                                      32U

#define USBSSP__EP_CFG_READ_MASK                                     0xFFFFFFFFU
#define USBSSP__EP_CFG_WRITE_MASK                                    0xFFFFFFFFU
#define USBSSP__EP_CFG__ENABLE_MASK                                  0x00000001U
#define USBSSP__EP_CFG__ENABLE_SHIFT                                          0U
#define USBSSP__EP_CFG__ENABLE_WIDTH                                          1U
#define USBSSP__EP_CFG__ENABLE_WOCLR                                          0U
#define USBSSP__EP_CFG__ENABLE_WOSET                                          0U
#define USBSSP__EP_CFG__EPTYPE_MASK                                  0x00000006U
#define USBSSP__EP_CFG__EPTYPE_SHIFT                                          1U
#define USBSSP__EP_CFG__EPTYPE_WIDTH                                          2U
#define USBSSP__EP_CFG__STREAM_EN_MASK                               0x00000008U
#define USBSSP__EP_CFG__STREAM_EN_SHIFT                                       3U
#define USBSSP__EP_CFG__STREAM_EN_WIDTH                                       1U
#define USBSSP__EP_CFG__STREAM_EN_WOCLR                                       0U
#define USBSSP__EP_CFG__STREAM_EN_WOSET                                       0U
#define USBSSP__EP_CFG__TDL_CHK_MASK                                 0x00000010U
#define USBSSP__EP_CFG__TDL_CHK_SHIFT                                         4U
#define USBSSP__EP_CFG__TDL_CHK_WIDTH                                         1U
#define USBSSP__EP_CFG__TDL_CHK_WOCLR                                         0U
#define USBSSP__EP_CFG__TDL_CHK_WOSET                                         0U
#define USBSSP__EP_CFG__SID_CHK_MASK                                 0x00000020U
#define USBSSP__EP_CFG__SID_CHK_SHIFT                                         5U
#define USBSSP__EP_CFG__SID_CHK_WIDTH                                         1U
#define USBSSP__EP_CFG__SID_CHK_WOCLR                                         0U
#define USBSSP__EP_CFG__SID_CHK_WOSET                                         0U
#define USBSSP__EP_CFG__RESERVED0_MASK                               0x00000040U
#define USBSSP__EP_CFG__RESERVED0_SHIFT                                       6U
#define USBSSP__EP_CFG__RESERVED0_WIDTH                                       1U
#define USBSSP__EP_CFG__RESERVED0_WOCLR                                       0U
#define USBSSP__EP_CFG__RESERVED0_WOSET                                       0U
#define USBSSP__EP_CFG__EPENDIAN_MASK                                0x00000080U
#define USBSSP__EP_CFG__EPENDIAN_SHIFT                                        7U
#define USBSSP__EP_CFG__EPENDIAN_WIDTH                                        1U
#define USBSSP__EP_CFG__EPENDIAN_WOCLR                                        0U
#define USBSSP__EP_CFG__EPENDIAN_WOSET                                        0U
#define USBSSP__EP_CFG__MAXBURST_MASK                                0x00000F00U
#define USBSSP__EP_CFG__MAXBURST_SHIFT                                        8U
#define USBSSP__EP_CFG__MAXBURST_WIDTH                                        4U
#define USBSSP__EP_CFG__RESERVED1_MASK                               0x00003000U
#define USBSSP__EP_CFG__RESERVED1_SHIFT                                      12U
#define USBSSP__EP_CFG__RESERVED1_WIDTH                                       2U
#define USBSSP__EP_CFG__MULT_MASK                                    0x0000C000U
#define USBSSP__EP_CFG__MULT_SHIFT                                           14U
#define USBSSP__EP_CFG__MULT_WIDTH                                            2U
#define USBSSP__EP_CFG__MAXPKTSIZE_MASK                              0x07FF0000U
#define USBSSP__EP_CFG__MAXPKTSIZE_SHIFT                                     16U
#define USBSSP__EP_CFG__MAXPKTSIZE_WIDTH                                     11U
#define USBSSP__EP_CFG__BUFFERING_MASK                               0xF8000000U
#define USBSSP__EP_CFG__BUFFERING_SHIFT                                      27U
#define USBSSP__EP_CFG__BUFFERING_WIDTH                                       5U

#define USBSSP__EP_CMD_READ_MASK                                     0xFFFFFFFFU
#define USBSSP__EP_CMD_WRITE_MASK                                    0xFFFFFFFFU
#define USBSSP__EP_CMD_WOCLR_MASK                                    0x00000004U
#define USBSSP__EP_CMD__EPRST_MASK                                   0x00000001U
#define USBSSP__EP_CMD__EPRST_SHIFT                                           0U
#define USBSSP__EP_CMD__EPRST_WIDTH                                           1U
#define USBSSP__EP_CMD__EPRST_WOCLR                                           0U
#define USBSSP__EP_CMD__EPRST_WOSET                                           0U
#define USBSSP__EP_CMD__SSTALL_MASK                                  0x00000002U
#define USBSSP__EP_CMD__SSTALL_SHIFT                                          1U
#define USBSSP__EP_CMD__SSTALL_WIDTH                                          1U
#define USBSSP__EP_CMD__SSTALL_WOCLR                                          0U
#define USBSSP__EP_CMD__SSTALL_WOSET                                          0U
#define USBSSP__EP_CMD__CSTALL_MASK                                  0x00000004U
#define USBSSP__EP_CMD__CSTALL_SHIFT                                          2U
#define USBSSP__EP_CMD__CSTALL_WIDTH                                          1U
#define USBSSP__EP_CMD__CSTALL_WOCLR                                          1U
#define USBSSP__EP_CMD__CSTALL_WOSET                                          0U
#define USBSSP__EP_CMD__ERDY_MASK                                    0x00000008U
#define USBSSP__EP_CMD__ERDY_SHIFT                                            3U
#define USBSSP__EP_CMD__ERDY_WIDTH                                            1U
#define USBSSP__EP_CMD__ERDY_WOCLR                                            0U
#define USBSSP__EP_CMD__ERDY_WOSET                                            0U
#define USBSSP__EP_CMD__RESERVED_MASK                                0x00000010U
#define USBSSP__EP_CMD__RESERVED_SHIFT                                        4U
#define USBSSP__EP_CMD__RESERVED_WIDTH                                        1U
#define USBSSP__EP_CMD__RESERVED_WOCLR                                        0U
#define USBSSP__EP_CMD__RESERVED_WOSET                                        0U
#define USBSSP__EP_CMD__REQ_CMPL_MASK                                0x00000020U
#define USBSSP__EP_CMD__REQ_CMPL_SHIFT                                        5U
#define USBSSP__EP_CMD__REQ_CMPL_WIDTH                                        1U
#define USBSSP__EP_CMD__REQ_CMPL_WOCLR                                        0U
#define USBSSP__EP_CMD__REQ_CMPL_WOSET                                        0U
#define USBSSP__EP_CMD__DRDY_MASK                                    0x00000040U
#define USBSSP__EP_CMD__DRDY_SHIFT                                            6U
#define USBSSP__EP_CMD__DRDY_WIDTH                                            1U
#define USBSSP__EP_CMD__DRDY_WOCLR                                            0U
#define USBSSP__EP_CMD__DRDY_WOSET                                            0U
#define USBSSP__EP_CMD__DFLUSH_MASK                                  0x00000080U
#define USBSSP__EP_CMD__DFLUSH_SHIFT                                          7U
#define USBSSP__EP_CMD__DFLUSH_WIDTH                                          1U
#define USBSSP__EP_CMD__DFLUSH_WOCLR                                          0U
#define USBSSP__EP_CMD__DFLUSH_WOSET                                          0U
#define USBSSP__EP_CMD__STDL_MASK                                    0x00000100U
#define USBSSP__EP_CMD__STDL_SHIFT                                            8U
#define USBSSP__EP_CMD__STDL_WIDTH                                            1U
#define USBSSP__EP_CMD__STDL_WOCLR                                            0U
#define USBSSP__EP_CMD__STDL_WOSET                                            0U
#define USBSSP__EP_CMD__TDL_MASK                                     0x0000FE00U
#define USBSSP__EP_CMD__TDL_SHIFT                                             9U
#define USBSSP__EP_CMD__TDL_WIDTH                                             7U
#define USBSSP__EP_CMD__ERDY_SID_MASK                                0xFFFF0000U
#define USBSSP__EP_CMD__ERDY_SID_SHIFT                                       16U
#define USBSSP__EP_CMD__ERDY_SID_WIDTH                                       16U

#define USBSSP__EP_STS_READ_MASK                                     0xFFFFFFFFU
#define USBSSP__EP_STS_WRITE_MASK                                    0xFFFFFFFFU
#define USBSSP__EP_STS_WOCLR_MASK                                    0x8008F1FDU
#define USBSSP__EP_STS__SETUP_MASK                                   0x00000001U
#define USBSSP__EP_STS__SETUP_SHIFT                                           0U
#define USBSSP__EP_STS__SETUP_WIDTH                                           1U
#define USBSSP__EP_STS__SETUP_WOCLR                                           1U
#define USBSSP__EP_STS__SETUP_WOSET                                           0U
#define USBSSP__EP_STS__STALL_MASK                                   0x00000002U
#define USBSSP__EP_STS__STALL_SHIFT                                           1U
#define USBSSP__EP_STS__STALL_WIDTH                                           1U
#define USBSSP__EP_STS__STALL_WOCLR                                           0U
#define USBSSP__EP_STS__STALL_WOSET                                           0U
#define USBSSP__EP_STS__IOC_MASK                                     0x00000004U
#define USBSSP__EP_STS__IOC_SHIFT                                             2U
#define USBSSP__EP_STS__IOC_WIDTH                                             1U
#define USBSSP__EP_STS__IOC_WOCLR                                             1U
#define USBSSP__EP_STS__IOC_WOSET                                             0U
#define USBSSP__EP_STS__ISP_MASK                                     0x00000008U
#define USBSSP__EP_STS__ISP_SHIFT                                             3U
#define USBSSP__EP_STS__ISP_WIDTH                                             1U
#define USBSSP__EP_STS__ISP_WOCLR                                             1U
#define USBSSP__EP_STS__ISP_WOSET                                             0U
#define USBSSP__EP_STS__DESCMIS_MASK                                 0x00000010U
#define USBSSP__EP_STS__DESCMIS_SHIFT                                         4U
#define USBSSP__EP_STS__DESCMIS_WIDTH                                         1U
#define USBSSP__EP_STS__DESCMIS_WOCLR                                         1U
#define USBSSP__EP_STS__DESCMIS_WOSET                                         0U
#define USBSSP__EP_STS__STREAMR_MASK                                 0x00000020U
#define USBSSP__EP_STS__STREAMR_SHIFT                                         5U
#define USBSSP__EP_STS__STREAMR_WIDTH                                         1U
#define USBSSP__EP_STS__STREAMR_WOCLR                                         1U
#define USBSSP__EP_STS__STREAMR_WOSET                                         0U
#define USBSSP__EP_STS__MD_EXIT_MASK                                 0x00000040U
#define USBSSP__EP_STS__MD_EXIT_SHIFT                                         6U
#define USBSSP__EP_STS__MD_EXIT_WIDTH                                         1U
#define USBSSP__EP_STS__MD_EXIT_WOCLR                                         1U
#define USBSSP__EP_STS__MD_EXIT_WOSET                                         0U
#define USBSSP__EP_STS__TRBERR_MASK                                  0x00000080U
#define USBSSP__EP_STS__TRBERR_SHIFT                                          7U
#define USBSSP__EP_STS__TRBERR_WIDTH                                          1U
#define USBSSP__EP_STS__TRBERR_WOCLR                                          1U
#define USBSSP__EP_STS__TRBERR_WOSET                                          0U
#define USBSSP__EP_STS__NRDY_MASK                                    0x00000100U
#define USBSSP__EP_STS__NRDY_SHIFT                                            8U
#define USBSSP__EP_STS__NRDY_WIDTH                                            1U
#define USBSSP__EP_STS__NRDY_WOCLR                                            1U
#define USBSSP__EP_STS__NRDY_WOSET                                            0U
#define USBSSP__EP_STS__DBUSY_MASK                                   0x00000200U
#define USBSSP__EP_STS__DBUSY_SHIFT                                           9U
#define USBSSP__EP_STS__DBUSY_WIDTH                                           1U
#define USBSSP__EP_STS__DBUSY_WOCLR                                           0U
#define USBSSP__EP_STS__DBUSY_WOSET                                           0U
#define USBSSP__EP_STS__BUFFEMPTY_MASK                               0x00000400U
#define USBSSP__EP_STS__BUFFEMPTY_SHIFT                                      10U
#define USBSSP__EP_STS__BUFFEMPTY_WIDTH                                       1U
#define USBSSP__EP_STS__BUFFEMPTY_WOCLR                                       0U
#define USBSSP__EP_STS__BUFFEMPTY_WOSET                                       0U
#define USBSSP__EP_STS__CCS_MASK                                     0x00000800U
#define USBSSP__EP_STS__CCS_SHIFT                                            11U
#define USBSSP__EP_STS__CCS_WIDTH                                             1U
#define USBSSP__EP_STS__CCS_WOCLR                                             0U
#define USBSSP__EP_STS__CCS_WOSET                                             0U
#define USBSSP__EP_STS__PRIME_MASK                                   0x00001000U
#define USBSSP__EP_STS__PRIME_SHIFT                                          12U
#define USBSSP__EP_STS__PRIME_WIDTH                                           1U
#define USBSSP__EP_STS__PRIME_WOCLR                                           1U
#define USBSSP__EP_STS__PRIME_WOSET                                           0U
#define USBSSP__EP_STS__SIDERR_MASK                                  0x00002000U
#define USBSSP__EP_STS__SIDERR_SHIFT                                         13U
#define USBSSP__EP_STS__SIDERR_WIDTH                                          1U
#define USBSSP__EP_STS__SIDERR_WOCLR                                          1U
#define USBSSP__EP_STS__SIDERR_WOSET                                          0U
#define USBSSP__EP_STS__OUTSMM_MASK                                  0x00004000U
#define USBSSP__EP_STS__OUTSMM_SHIFT                                         14U
#define USBSSP__EP_STS__OUTSMM_WIDTH                                          1U
#define USBSSP__EP_STS__OUTSMM_WOCLR                                          1U
#define USBSSP__EP_STS__OUTSMM_WOSET                                          0U
#define USBSSP__EP_STS__ISOERR_MASK                                  0x00008000U
#define USBSSP__EP_STS__ISOERR_SHIFT                                         15U
#define USBSSP__EP_STS__ISOERR_WIDTH                                          1U
#define USBSSP__EP_STS__ISOERR_WOCLR                                          1U
#define USBSSP__EP_STS__ISOERR_WOSET                                          0U
#define USBSSP__EP_STS__HOSTPP_MASK                                  0x00010000U
#define USBSSP__EP_STS__HOSTPP_SHIFT                                         16U
#define USBSSP__EP_STS__HOSTPP_WIDTH                                          1U
#define USBSSP__EP_STS__HOSTPP_WOCLR                                          0U
#define USBSSP__EP_STS__HOSTPP_WOSET                                          0U
#define USBSSP__EP_STS__SPSMST_MASK                                  0x00060000U
#define USBSSP__EP_STS__SPSMST_SHIFT                                         17U
#define USBSSP__EP_STS__SPSMST_WIDTH                                          2U
#define USBSSP__EP_STS__IOT_MASK                                     0x00080000U
#define USBSSP__EP_STS__IOT_SHIFT                                            19U
#define USBSSP__EP_STS__IOT_WIDTH                                             1U
#define USBSSP__EP_STS__IOT_WOCLR                                             1U
#define USBSSP__EP_STS__IOT_WOSET                                             0U
#define USBSSP__EP_STS__RESERVED0_MASK                               0x00F00000U
#define USBSSP__EP_STS__RESERVED0_SHIFT                                      20U
#define USBSSP__EP_STS__RESERVED0_WIDTH                                       4U
#define USBSSP__EP_STS__OUTQ_NO_MASK                                 0x0F000000U
#define USBSSP__EP_STS__OUTQ_NO_SHIFT                                        24U
#define USBSSP__EP_STS__OUTQ_NO_WIDTH                                         4U
#define USBSSP__EP_STS__OUTQ_VAL_MASK                                0x10000000U
#define USBSSP__EP_STS__OUTQ_VAL_SHIFT                                       28U
#define USBSSP__EP_STS__OUTQ_VAL_WIDTH                                        1U
#define USBSSP__EP_STS__OUTQ_VAL_WOCLR                                        0U
#define USBSSP__EP_STS__OUTQ_VAL_WOSET                                        0U
#define USBSSP__EP_STS__RESERVED1_MASK                               0x60000000U
#define USBSSP__EP_STS__RESERVED1_SHIFT                                      29U
#define USBSSP__EP_STS__RESERVED1_WIDTH                                       2U
#define USBSSP__EP_STS__STPWAIT_MASK                                 0x80000000U
#define USBSSP__EP_STS__STPWAIT_SHIFT                                        31U
#define USBSSP__EP_STS__STPWAIT_WIDTH                                         1U
#define USBSSP__EP_STS__STPWAIT_WOCLR                                         1U
#define USBSSP__EP_STS__STPWAIT_WOSET                                         0U

#define USBSSP__EP_STS_SID_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__EP_STS_SID_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__EP_STS_SID__SID_MASK                                 0x0000FFFFU
#define USBSSP__EP_STS_SID__SID_SHIFT                                         0U
#define USBSSP__EP_STS_SID__SID_WIDTH                                        16U
#define USBSSP__EP_STS_SID__RESERVED_MASK                            0xFFFF0000U
#define USBSSP__EP_STS_SID__RESERVED_SHIFT                                   16U
#define USBSSP__EP_STS_SID__RESERVED_WIDTH                                   16U

#define USBSSP__EP_STS_EN_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__EP_STS_EN_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__EP_STS_EN__SETUPEN_MASK                              0x00000001U
#define USBSSP__EP_STS_EN__SETUPEN_SHIFT                                      0U
#define USBSSP__EP_STS_EN__SETUPEN_WIDTH                                      1U
#define USBSSP__EP_STS_EN__SETUPEN_WOCLR                                      0U
#define USBSSP__EP_STS_EN__SETUPEN_WOSET                                      0U
#define USBSSP__EP_STS_EN__RESERVED0_MASK                            0x0000000EU
#define USBSSP__EP_STS_EN__RESERVED0_SHIFT                                    1U
#define USBSSP__EP_STS_EN__RESERVED0_WIDTH                                    3U
#define USBSSP__EP_STS_EN__DESCMISEN_MASK                            0x00000010U
#define USBSSP__EP_STS_EN__DESCMISEN_SHIFT                                    4U
#define USBSSP__EP_STS_EN__DESCMISEN_WIDTH                                    1U
#define USBSSP__EP_STS_EN__DESCMISEN_WOCLR                                    0U
#define USBSSP__EP_STS_EN__DESCMISEN_WOSET                                    0U
#define USBSSP__EP_STS_EN__STREAMREN_MASK                            0x00000020U
#define USBSSP__EP_STS_EN__STREAMREN_SHIFT                                    5U
#define USBSSP__EP_STS_EN__STREAMREN_WIDTH                                    1U
#define USBSSP__EP_STS_EN__STREAMREN_WOCLR                                    0U
#define USBSSP__EP_STS_EN__STREAMREN_WOSET                                    0U
#define USBSSP__EP_STS_EN__MD_EXITEN_MASK                            0x00000040U
#define USBSSP__EP_STS_EN__MD_EXITEN_SHIFT                                    6U
#define USBSSP__EP_STS_EN__MD_EXITEN_WIDTH                                    1U
#define USBSSP__EP_STS_EN__MD_EXITEN_WOCLR                                    0U
#define USBSSP__EP_STS_EN__MD_EXITEN_WOSET                                    0U
#define USBSSP__EP_STS_EN__TRBERREN_MASK                             0x00000080U
#define USBSSP__EP_STS_EN__TRBERREN_SHIFT                                     7U
#define USBSSP__EP_STS_EN__TRBERREN_WIDTH                                     1U
#define USBSSP__EP_STS_EN__TRBERREN_WOCLR                                     0U
#define USBSSP__EP_STS_EN__TRBERREN_WOSET                                     0U
#define USBSSP__EP_STS_EN__NRDYEN_MASK                               0x00000100U
#define USBSSP__EP_STS_EN__NRDYEN_SHIFT                                       8U
#define USBSSP__EP_STS_EN__NRDYEN_WIDTH                                       1U
#define USBSSP__EP_STS_EN__NRDYEN_WOCLR                                       0U
#define USBSSP__EP_STS_EN__NRDYEN_WOSET                                       0U
#define USBSSP__EP_STS_EN__RESERVED1_MASK                            0x00000E00U
#define USBSSP__EP_STS_EN__RESERVED1_SHIFT                                    9U
#define USBSSP__EP_STS_EN__RESERVED1_WIDTH                                    3U
#define USBSSP__EP_STS_EN__PRIMEEN_MASK                              0x00001000U
#define USBSSP__EP_STS_EN__PRIMEEN_SHIFT                                     12U
#define USBSSP__EP_STS_EN__PRIMEEN_WIDTH                                      1U
#define USBSSP__EP_STS_EN__PRIMEEN_WOCLR                                      0U
#define USBSSP__EP_STS_EN__PRIMEEN_WOSET                                      0U
#define USBSSP__EP_STS_EN__SIDERREN_MASK                             0x00002000U
#define USBSSP__EP_STS_EN__SIDERREN_SHIFT                                    13U
#define USBSSP__EP_STS_EN__SIDERREN_WIDTH                                     1U
#define USBSSP__EP_STS_EN__SIDERREN_WOCLR                                     0U
#define USBSSP__EP_STS_EN__SIDERREN_WOSET                                     0U
#define USBSSP__EP_STS_EN__OUTSMMEN_MASK                             0x00004000U
#define USBSSP__EP_STS_EN__OUTSMMEN_SHIFT                                    14U
#define USBSSP__EP_STS_EN__OUTSMMEN_WIDTH                                     1U
#define USBSSP__EP_STS_EN__OUTSMMEN_WOCLR                                     0U
#define USBSSP__EP_STS_EN__OUTSMMEN_WOSET                                     0U
#define USBSSP__EP_STS_EN__ISOERREN_MASK                             0x00008000U
#define USBSSP__EP_STS_EN__ISOERREN_SHIFT                                    15U
#define USBSSP__EP_STS_EN__ISOERREN_WIDTH                                     1U
#define USBSSP__EP_STS_EN__ISOERREN_WOCLR                                     0U
#define USBSSP__EP_STS_EN__ISOERREN_WOSET                                     0U
#define USBSSP__EP_STS_EN__RESERVED2_MASK                            0x00070000U
#define USBSSP__EP_STS_EN__RESERVED2_SHIFT                                   16U
#define USBSSP__EP_STS_EN__RESERVED2_WIDTH                                    3U
#define USBSSP__EP_STS_EN__IOTEN_MASK                                0x00080000U
#define USBSSP__EP_STS_EN__IOTEN_SHIFT                                       19U
#define USBSSP__EP_STS_EN__IOTEN_WIDTH                                        1U
#define USBSSP__EP_STS_EN__IOTEN_WOCLR                                        0U
#define USBSSP__EP_STS_EN__IOTEN_WOSET                                        0U
#define USBSSP__EP_STS_EN__RESERVED3_MASK                            0x7FF00000U
#define USBSSP__EP_STS_EN__RESERVED3_SHIFT                                   20U
#define USBSSP__EP_STS_EN__RESERVED3_WIDTH                                   11U
#define USBSSP__EP_STS_EN__STPWAITEN_MASK                            0x80000000U
#define USBSSP__EP_STS_EN__STPWAITEN_SHIFT                                   31U
#define USBSSP__EP_STS_EN__STPWAITEN_WIDTH                                    1U
#define USBSSP__EP_STS_EN__STPWAITEN_WOCLR                                    0U
#define USBSSP__EP_STS_EN__STPWAITEN_WOSET                                    0U

#define USBSSP__DRBL_READ_MASK                                       0xFFFFFFFFU
#define USBSSP__DRBL_WRITE_MASK                                      0xFFFFFFFFU
#define USBSSP__DRBL_WOSET_MASK                                      0xFFFFFFFFU
#define USBSSP__DRBL__DRBL0O_MASK                                    0x00000001U
#define USBSSP__DRBL__DRBL0O_SHIFT                                            0U
#define USBSSP__DRBL__DRBL0O_WIDTH                                            1U
#define USBSSP__DRBL__DRBL0O_WOCLR                                            0U
#define USBSSP__DRBL__DRBL0O_WOSET                                            1U
#define USBSSP__DRBL__DRBL1O_MASK                                    0x00000002U
#define USBSSP__DRBL__DRBL1O_SHIFT                                            1U
#define USBSSP__DRBL__DRBL1O_WIDTH                                            1U
#define USBSSP__DRBL__DRBL1O_WOCLR                                            0U
#define USBSSP__DRBL__DRBL1O_WOSET                                            1U
#define USBSSP__DRBL__DRBL2O_MASK                                    0x00000004U
#define USBSSP__DRBL__DRBL2O_SHIFT                                            2U
#define USBSSP__DRBL__DRBL2O_WIDTH                                            1U
#define USBSSP__DRBL__DRBL2O_WOCLR                                            0U
#define USBSSP__DRBL__DRBL2O_WOSET                                            1U
#define USBSSP__DRBL__DRBL3O_MASK                                    0x00000008U
#define USBSSP__DRBL__DRBL3O_SHIFT                                            3U
#define USBSSP__DRBL__DRBL3O_WIDTH                                            1U
#define USBSSP__DRBL__DRBL3O_WOCLR                                            0U
#define USBSSP__DRBL__DRBL3O_WOSET                                            1U
#define USBSSP__DRBL__DRBL4O_MASK                                    0x00000010U
#define USBSSP__DRBL__DRBL4O_SHIFT                                            4U
#define USBSSP__DRBL__DRBL4O_WIDTH                                            1U
#define USBSSP__DRBL__DRBL4O_WOCLR                                            0U
#define USBSSP__DRBL__DRBL4O_WOSET                                            1U
#define USBSSP__DRBL__DRBL5O_MASK                                    0x00000020U
#define USBSSP__DRBL__DRBL5O_SHIFT                                            5U
#define USBSSP__DRBL__DRBL5O_WIDTH                                            1U
#define USBSSP__DRBL__DRBL5O_WOCLR                                            0U
#define USBSSP__DRBL__DRBL5O_WOSET                                            1U
#define USBSSP__DRBL__DRBL6O_MASK                                    0x00000040U
#define USBSSP__DRBL__DRBL6O_SHIFT                                            6U
#define USBSSP__DRBL__DRBL6O_WIDTH                                            1U
#define USBSSP__DRBL__DRBL6O_WOCLR                                            0U
#define USBSSP__DRBL__DRBL6O_WOSET                                            1U
#define USBSSP__DRBL__DRBL7O_MASK                                    0x00000080U
#define USBSSP__DRBL__DRBL7O_SHIFT                                            7U
#define USBSSP__DRBL__DRBL7O_WIDTH                                            1U
#define USBSSP__DRBL__DRBL7O_WOCLR                                            0U
#define USBSSP__DRBL__DRBL7O_WOSET                                            1U
#define USBSSP__DRBL__DRBL8O_MASK                                    0x00000100U
#define USBSSP__DRBL__DRBL8O_SHIFT                                            8U
#define USBSSP__DRBL__DRBL8O_WIDTH                                            1U
#define USBSSP__DRBL__DRBL8O_WOCLR                                            0U
#define USBSSP__DRBL__DRBL8O_WOSET                                            1U
#define USBSSP__DRBL__DRBL9O_MASK                                    0x00000200U
#define USBSSP__DRBL__DRBL9O_SHIFT                                            9U
#define USBSSP__DRBL__DRBL9O_WIDTH                                            1U
#define USBSSP__DRBL__DRBL9O_WOCLR                                            0U
#define USBSSP__DRBL__DRBL9O_WOSET                                            1U
#define USBSSP__DRBL__DRBL10O_MASK                                   0x00000400U
#define USBSSP__DRBL__DRBL10O_SHIFT                                          10U
#define USBSSP__DRBL__DRBL10O_WIDTH                                           1U
#define USBSSP__DRBL__DRBL10O_WOCLR                                           0U
#define USBSSP__DRBL__DRBL10O_WOSET                                           1U
#define USBSSP__DRBL__DRBL11O_MASK                                   0x00000800U
#define USBSSP__DRBL__DRBL11O_SHIFT                                          11U
#define USBSSP__DRBL__DRBL11O_WIDTH                                           1U
#define USBSSP__DRBL__DRBL11O_WOCLR                                           0U
#define USBSSP__DRBL__DRBL11O_WOSET                                           1U
#define USBSSP__DRBL__DRBL12O_MASK                                   0x00001000U
#define USBSSP__DRBL__DRBL12O_SHIFT                                          12U
#define USBSSP__DRBL__DRBL12O_WIDTH                                           1U
#define USBSSP__DRBL__DRBL12O_WOCLR                                           0U
#define USBSSP__DRBL__DRBL12O_WOSET                                           1U
#define USBSSP__DRBL__DRBL13O_MASK                                   0x00002000U
#define USBSSP__DRBL__DRBL13O_SHIFT                                          13U
#define USBSSP__DRBL__DRBL13O_WIDTH                                           1U
#define USBSSP__DRBL__DRBL13O_WOCLR                                           0U
#define USBSSP__DRBL__DRBL13O_WOSET                                           1U
#define USBSSP__DRBL__DRBL14O_MASK                                   0x00004000U
#define USBSSP__DRBL__DRBL14O_SHIFT                                          14U
#define USBSSP__DRBL__DRBL14O_WIDTH                                           1U
#define USBSSP__DRBL__DRBL14O_WOCLR                                           0U
#define USBSSP__DRBL__DRBL14O_WOSET                                           1U
#define USBSSP__DRBL__DRBL15O_MASK                                   0x00008000U
#define USBSSP__DRBL__DRBL15O_SHIFT                                          15U
#define USBSSP__DRBL__DRBL15O_WIDTH                                           1U
#define USBSSP__DRBL__DRBL15O_WOCLR                                           0U
#define USBSSP__DRBL__DRBL15O_WOSET                                           1U
#define USBSSP__DRBL__DRBL0I_MASK                                    0x00010000U
#define USBSSP__DRBL__DRBL0I_SHIFT                                           16U
#define USBSSP__DRBL__DRBL0I_WIDTH                                            1U
#define USBSSP__DRBL__DRBL0I_WOCLR                                            0U
#define USBSSP__DRBL__DRBL0I_WOSET                                            1U
#define USBSSP__DRBL__DRBL1I_MASK                                    0x00020000U
#define USBSSP__DRBL__DRBL1I_SHIFT                                           17U
#define USBSSP__DRBL__DRBL1I_WIDTH                                            1U
#define USBSSP__DRBL__DRBL1I_WOCLR                                            0U
#define USBSSP__DRBL__DRBL1I_WOSET                                            1U
#define USBSSP__DRBL__DRBL2I_MASK                                    0x00040000U
#define USBSSP__DRBL__DRBL2I_SHIFT                                           18U
#define USBSSP__DRBL__DRBL2I_WIDTH                                            1U
#define USBSSP__DRBL__DRBL2I_WOCLR                                            0U
#define USBSSP__DRBL__DRBL2I_WOSET                                            1U
#define USBSSP__DRBL__DRBL3I_MASK                                    0x00080000U
#define USBSSP__DRBL__DRBL3I_SHIFT                                           19U
#define USBSSP__DRBL__DRBL3I_WIDTH                                            1U
#define USBSSP__DRBL__DRBL3I_WOCLR                                            0U
#define USBSSP__DRBL__DRBL3I_WOSET                                            1U
#define USBSSP__DRBL__DRBL4I_MASK                                    0x00100000U
#define USBSSP__DRBL__DRBL4I_SHIFT                                           20U
#define USBSSP__DRBL__DRBL4I_WIDTH                                            1U
#define USBSSP__DRBL__DRBL4I_WOCLR                                            0U
#define USBSSP__DRBL__DRBL4I_WOSET                                            1U
#define USBSSP__DRBL__DRBL5I_MASK                                    0x00200000U
#define USBSSP__DRBL__DRBL5I_SHIFT                                           21U
#define USBSSP__DRBL__DRBL5I_WIDTH                                            1U
#define USBSSP__DRBL__DRBL5I_WOCLR                                            0U
#define USBSSP__DRBL__DRBL5I_WOSET                                            1U
#define USBSSP__DRBL__DRBL6I_MASK                                    0x00400000U
#define USBSSP__DRBL__DRBL6I_SHIFT                                           22U
#define USBSSP__DRBL__DRBL6I_WIDTH                                            1U
#define USBSSP__DRBL__DRBL6I_WOCLR                                            0U
#define USBSSP__DRBL__DRBL6I_WOSET                                            1U
#define USBSSP__DRBL__DRBL7I_MASK                                    0x00800000U
#define USBSSP__DRBL__DRBL7I_SHIFT                                           23U
#define USBSSP__DRBL__DRBL7I_WIDTH                                            1U
#define USBSSP__DRBL__DRBL7I_WOCLR                                            0U
#define USBSSP__DRBL__DRBL7I_WOSET                                            1U
#define USBSSP__DRBL__DRBL8I_MASK                                    0x01000000U
#define USBSSP__DRBL__DRBL8I_SHIFT                                           24U
#define USBSSP__DRBL__DRBL8I_WIDTH                                            1U
#define USBSSP__DRBL__DRBL8I_WOCLR                                            0U
#define USBSSP__DRBL__DRBL8I_WOSET                                            1U
#define USBSSP__DRBL__DRBL9I_MASK                                    0x02000000U
#define USBSSP__DRBL__DRBL9I_SHIFT                                           25U
#define USBSSP__DRBL__DRBL9I_WIDTH                                            1U
#define USBSSP__DRBL__DRBL9I_WOCLR                                            0U
#define USBSSP__DRBL__DRBL9I_WOSET                                            1U
#define USBSSP__DRBL__DRBL10I_MASK                                   0x04000000U
#define USBSSP__DRBL__DRBL10I_SHIFT                                          26U
#define USBSSP__DRBL__DRBL10I_WIDTH                                           1U
#define USBSSP__DRBL__DRBL10I_WOCLR                                           0U
#define USBSSP__DRBL__DRBL10I_WOSET                                           1U
#define USBSSP__DRBL__DRBL11I_MASK                                   0x08000000U
#define USBSSP__DRBL__DRBL11I_SHIFT                                          27U
#define USBSSP__DRBL__DRBL11I_WIDTH                                           1U
#define USBSSP__DRBL__DRBL11I_WOCLR                                           0U
#define USBSSP__DRBL__DRBL11I_WOSET                                           1U
#define USBSSP__DRBL__DRBL12I_MASK                                   0x10000000U
#define USBSSP__DRBL__DRBL12I_SHIFT                                          28U
#define USBSSP__DRBL__DRBL12I_WIDTH                                           1U
#define USBSSP__DRBL__DRBL12I_WOCLR                                           0U
#define USBSSP__DRBL__DRBL12I_WOSET                                           1U
#define USBSSP__DRBL__DRBL13I_MASK                                   0x20000000U
#define USBSSP__DRBL__DRBL13I_SHIFT                                          29U
#define USBSSP__DRBL__DRBL13I_WIDTH                                           1U
#define USBSSP__DRBL__DRBL13I_WOCLR                                           0U
#define USBSSP__DRBL__DRBL13I_WOSET                                           1U
#define USBSSP__DRBL__DRBL14I_MASK                                   0x40000000U
#define USBSSP__DRBL__DRBL14I_SHIFT                                          30U
#define USBSSP__DRBL__DRBL14I_WIDTH                                           1U
#define USBSSP__DRBL__DRBL14I_WOCLR                                           0U
#define USBSSP__DRBL__DRBL14I_WOSET                                           1U
#define USBSSP__DRBL__DRBL15I_MASK                                   0x80000000U
#define USBSSP__DRBL__DRBL15I_SHIFT                                          31U
#define USBSSP__DRBL__DRBL15I_WIDTH                                           1U
#define USBSSP__DRBL__DRBL15I_WOCLR                                           0U
#define USBSSP__DRBL__DRBL15I_WOSET                                           1U

#define USBSSP__EP_IEN_READ_MASK                                     0xFFFFFFFFU
#define USBSSP__EP_IEN_WRITE_MASK                                    0xFFFFFFFFU
#define USBSSP__EP_IEN__EOUTEN0_MASK                                 0x00000001U
#define USBSSP__EP_IEN__EOUTEN0_SHIFT                                         0U
#define USBSSP__EP_IEN__EOUTEN0_WIDTH                                         1U
#define USBSSP__EP_IEN__EOUTEN0_WOCLR                                         0U
#define USBSSP__EP_IEN__EOUTEN0_WOSET                                         0U
#define USBSSP__EP_IEN__EOUTEN1_MASK                                 0x00000002U
#define USBSSP__EP_IEN__EOUTEN1_SHIFT                                         1U
#define USBSSP__EP_IEN__EOUTEN1_WIDTH                                         1U
#define USBSSP__EP_IEN__EOUTEN1_WOCLR                                         0U
#define USBSSP__EP_IEN__EOUTEN1_WOSET                                         0U
#define USBSSP__EP_IEN__EOUTEN2_MASK                                 0x00000004U
#define USBSSP__EP_IEN__EOUTEN2_SHIFT                                         2U
#define USBSSP__EP_IEN__EOUTEN2_WIDTH                                         1U
#define USBSSP__EP_IEN__EOUTEN2_WOCLR                                         0U
#define USBSSP__EP_IEN__EOUTEN2_WOSET                                         0U
#define USBSSP__EP_IEN__EOUTEN3_MASK                                 0x00000008U
#define USBSSP__EP_IEN__EOUTEN3_SHIFT                                         3U
#define USBSSP__EP_IEN__EOUTEN3_WIDTH                                         1U
#define USBSSP__EP_IEN__EOUTEN3_WOCLR                                         0U
#define USBSSP__EP_IEN__EOUTEN3_WOSET                                         0U
#define USBSSP__EP_IEN__EOUTEN4_MASK                                 0x00000010U
#define USBSSP__EP_IEN__EOUTEN4_SHIFT                                         4U
#define USBSSP__EP_IEN__EOUTEN4_WIDTH                                         1U
#define USBSSP__EP_IEN__EOUTEN4_WOCLR                                         0U
#define USBSSP__EP_IEN__EOUTEN4_WOSET                                         0U
#define USBSSP__EP_IEN__EOUTEN5_MASK                                 0x00000020U
#define USBSSP__EP_IEN__EOUTEN5_SHIFT                                         5U
#define USBSSP__EP_IEN__EOUTEN5_WIDTH                                         1U
#define USBSSP__EP_IEN__EOUTEN5_WOCLR                                         0U
#define USBSSP__EP_IEN__EOUTEN5_WOSET                                         0U
#define USBSSP__EP_IEN__EOUTEN6_MASK                                 0x00000040U
#define USBSSP__EP_IEN__EOUTEN6_SHIFT                                         6U
#define USBSSP__EP_IEN__EOUTEN6_WIDTH                                         1U
#define USBSSP__EP_IEN__EOUTEN6_WOCLR                                         0U
#define USBSSP__EP_IEN__EOUTEN6_WOSET                                         0U
#define USBSSP__EP_IEN__EOUTEN7_MASK                                 0x00000080U
#define USBSSP__EP_IEN__EOUTEN7_SHIFT                                         7U
#define USBSSP__EP_IEN__EOUTEN7_WIDTH                                         1U
#define USBSSP__EP_IEN__EOUTEN7_WOCLR                                         0U
#define USBSSP__EP_IEN__EOUTEN7_WOSET                                         0U
#define USBSSP__EP_IEN__EOUTEN8_MASK                                 0x00000100U
#define USBSSP__EP_IEN__EOUTEN8_SHIFT                                         8U
#define USBSSP__EP_IEN__EOUTEN8_WIDTH                                         1U
#define USBSSP__EP_IEN__EOUTEN8_WOCLR                                         0U
#define USBSSP__EP_IEN__EOUTEN8_WOSET                                         0U
#define USBSSP__EP_IEN__EOUTEN9_MASK                                 0x00000200U
#define USBSSP__EP_IEN__EOUTEN9_SHIFT                                         9U
#define USBSSP__EP_IEN__EOUTEN9_WIDTH                                         1U
#define USBSSP__EP_IEN__EOUTEN9_WOCLR                                         0U
#define USBSSP__EP_IEN__EOUTEN9_WOSET                                         0U
#define USBSSP__EP_IEN__EOUTEN10_MASK                                0x00000400U
#define USBSSP__EP_IEN__EOUTEN10_SHIFT                                       10U
#define USBSSP__EP_IEN__EOUTEN10_WIDTH                                        1U
#define USBSSP__EP_IEN__EOUTEN10_WOCLR                                        0U
#define USBSSP__EP_IEN__EOUTEN10_WOSET                                        0U
#define USBSSP__EP_IEN__EOUTEN11_MASK                                0x00000800U
#define USBSSP__EP_IEN__EOUTEN11_SHIFT                                       11U
#define USBSSP__EP_IEN__EOUTEN11_WIDTH                                        1U
#define USBSSP__EP_IEN__EOUTEN11_WOCLR                                        0U
#define USBSSP__EP_IEN__EOUTEN11_WOSET                                        0U
#define USBSSP__EP_IEN__EOUTEN12_MASK                                0x00001000U
#define USBSSP__EP_IEN__EOUTEN12_SHIFT                                       12U
#define USBSSP__EP_IEN__EOUTEN12_WIDTH                                        1U
#define USBSSP__EP_IEN__EOUTEN12_WOCLR                                        0U
#define USBSSP__EP_IEN__EOUTEN12_WOSET                                        0U
#define USBSSP__EP_IEN__EOUTEN13_MASK                                0x00002000U
#define USBSSP__EP_IEN__EOUTEN13_SHIFT                                       13U
#define USBSSP__EP_IEN__EOUTEN13_WIDTH                                        1U
#define USBSSP__EP_IEN__EOUTEN13_WOCLR                                        0U
#define USBSSP__EP_IEN__EOUTEN13_WOSET                                        0U
#define USBSSP__EP_IEN__EOUTEN14_MASK                                0x00004000U
#define USBSSP__EP_IEN__EOUTEN14_SHIFT                                       14U
#define USBSSP__EP_IEN__EOUTEN14_WIDTH                                        1U
#define USBSSP__EP_IEN__EOUTEN14_WOCLR                                        0U
#define USBSSP__EP_IEN__EOUTEN14_WOSET                                        0U
#define USBSSP__EP_IEN__EOUTEN15_MASK                                0x00008000U
#define USBSSP__EP_IEN__EOUTEN15_SHIFT                                       15U
#define USBSSP__EP_IEN__EOUTEN15_WIDTH                                        1U
#define USBSSP__EP_IEN__EOUTEN15_WOCLR                                        0U
#define USBSSP__EP_IEN__EOUTEN15_WOSET                                        0U
#define USBSSP__EP_IEN__EINEN0_MASK                                  0x00010000U
#define USBSSP__EP_IEN__EINEN0_SHIFT                                         16U
#define USBSSP__EP_IEN__EINEN0_WIDTH                                          1U
#define USBSSP__EP_IEN__EINEN0_WOCLR                                          0U
#define USBSSP__EP_IEN__EINEN0_WOSET                                          0U
#define USBSSP__EP_IEN__EINEN1_MASK                                  0x00020000U
#define USBSSP__EP_IEN__EINEN1_SHIFT                                         17U
#define USBSSP__EP_IEN__EINEN1_WIDTH                                          1U
#define USBSSP__EP_IEN__EINEN1_WOCLR                                          0U
#define USBSSP__EP_IEN__EINEN1_WOSET                                          0U
#define USBSSP__EP_IEN__EINEN2_MASK                                  0x00040000U
#define USBSSP__EP_IEN__EINEN2_SHIFT                                         18U
#define USBSSP__EP_IEN__EINEN2_WIDTH                                          1U
#define USBSSP__EP_IEN__EINEN2_WOCLR                                          0U
#define USBSSP__EP_IEN__EINEN2_WOSET                                          0U
#define USBSSP__EP_IEN__EINEN3_MASK                                  0x00080000U
#define USBSSP__EP_IEN__EINEN3_SHIFT                                         19U
#define USBSSP__EP_IEN__EINEN3_WIDTH                                          1U
#define USBSSP__EP_IEN__EINEN3_WOCLR                                          0U
#define USBSSP__EP_IEN__EINEN3_WOSET                                          0U
#define USBSSP__EP_IEN__EINEN4_MASK                                  0x00100000U
#define USBSSP__EP_IEN__EINEN4_SHIFT                                         20U
#define USBSSP__EP_IEN__EINEN4_WIDTH                                          1U
#define USBSSP__EP_IEN__EINEN4_WOCLR                                          0U
#define USBSSP__EP_IEN__EINEN4_WOSET                                          0U
#define USBSSP__EP_IEN__EINEN5_MASK                                  0x00200000U
#define USBSSP__EP_IEN__EINEN5_SHIFT                                         21U
#define USBSSP__EP_IEN__EINEN5_WIDTH                                          1U
#define USBSSP__EP_IEN__EINEN5_WOCLR                                          0U
#define USBSSP__EP_IEN__EINEN5_WOSET                                          0U
#define USBSSP__EP_IEN__EINEN6_MASK                                  0x00400000U
#define USBSSP__EP_IEN__EINEN6_SHIFT                                         22U
#define USBSSP__EP_IEN__EINEN6_WIDTH                                          1U
#define USBSSP__EP_IEN__EINEN6_WOCLR                                          0U
#define USBSSP__EP_IEN__EINEN6_WOSET                                          0U
#define USBSSP__EP_IEN__EINEN7_MASK                                  0x00800000U
#define USBSSP__EP_IEN__EINEN7_SHIFT                                         23U
#define USBSSP__EP_IEN__EINEN7_WIDTH                                          1U
#define USBSSP__EP_IEN__EINEN7_WOCLR                                          0U
#define USBSSP__EP_IEN__EINEN7_WOSET                                          0U
#define USBSSP__EP_IEN__EINEN8_MASK                                  0x01000000U
#define USBSSP__EP_IEN__EINEN8_SHIFT                                         24U
#define USBSSP__EP_IEN__EINEN8_WIDTH                                          1U
#define USBSSP__EP_IEN__EINEN8_WOCLR                                          0U
#define USBSSP__EP_IEN__EINEN8_WOSET                                          0U
#define USBSSP__EP_IEN__EINEN9_MASK                                  0x02000000U
#define USBSSP__EP_IEN__EINEN9_SHIFT                                         25U
#define USBSSP__EP_IEN__EINEN9_WIDTH                                          1U
#define USBSSP__EP_IEN__EINEN9_WOCLR                                          0U
#define USBSSP__EP_IEN__EINEN9_WOSET                                          0U
#define USBSSP__EP_IEN__EINEN10_MASK                                 0x04000000U
#define USBSSP__EP_IEN__EINEN10_SHIFT                                        26U
#define USBSSP__EP_IEN__EINEN10_WIDTH                                         1U
#define USBSSP__EP_IEN__EINEN10_WOCLR                                         0U
#define USBSSP__EP_IEN__EINEN10_WOSET                                         0U
#define USBSSP__EP_IEN__EINEN11_MASK                                 0x08000000U
#define USBSSP__EP_IEN__EINEN11_SHIFT                                        27U
#define USBSSP__EP_IEN__EINEN11_WIDTH                                         1U
#define USBSSP__EP_IEN__EINEN11_WOCLR                                         0U
#define USBSSP__EP_IEN__EINEN11_WOSET                                         0U
#define USBSSP__EP_IEN__EINEN12_MASK                                 0x10000000U
#define USBSSP__EP_IEN__EINEN12_SHIFT                                        28U
#define USBSSP__EP_IEN__EINEN12_WIDTH                                         1U
#define USBSSP__EP_IEN__EINEN12_WOCLR                                         0U
#define USBSSP__EP_IEN__EINEN12_WOSET                                         0U
#define USBSSP__EP_IEN__EINEN13_MASK                                 0x20000000U
#define USBSSP__EP_IEN__EINEN13_SHIFT                                        29U
#define USBSSP__EP_IEN__EINEN13_WIDTH                                         1U
#define USBSSP__EP_IEN__EINEN13_WOCLR                                         0U
#define USBSSP__EP_IEN__EINEN13_WOSET                                         0U
#define USBSSP__EP_IEN__EINEN14_MASK                                 0x40000000U
#define USBSSP__EP_IEN__EINEN14_SHIFT                                        30U
#define USBSSP__EP_IEN__EINEN14_WIDTH                                         1U
#define USBSSP__EP_IEN__EINEN14_WOCLR                                         0U
#define USBSSP__EP_IEN__EINEN14_WOSET                                         0U
#define USBSSP__EP_IEN__EINEN15_MASK                                 0x80000000U
#define USBSSP__EP_IEN__EINEN15_SHIFT                                        31U
#define USBSSP__EP_IEN__EINEN15_WIDTH                                         1U
#define USBSSP__EP_IEN__EINEN15_WOCLR                                         0U
#define USBSSP__EP_IEN__EINEN15_WOSET                                         0U

#define USBSSP__EP_ISTS_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__EP_ISTS_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__EP_ISTS__EOUT0_MASK                                  0x00000001U
#define USBSSP__EP_ISTS__EOUT0_SHIFT                                          0U
#define USBSSP__EP_ISTS__EOUT0_WIDTH                                          1U
#define USBSSP__EP_ISTS__EOUT0_WOCLR                                          0U
#define USBSSP__EP_ISTS__EOUT0_WOSET                                          0U
#define USBSSP__EP_ISTS__EOUT1_MASK                                  0x00000002U
#define USBSSP__EP_ISTS__EOUT1_SHIFT                                          1U
#define USBSSP__EP_ISTS__EOUT1_WIDTH                                          1U
#define USBSSP__EP_ISTS__EOUT1_WOCLR                                          0U
#define USBSSP__EP_ISTS__EOUT1_WOSET                                          0U
#define USBSSP__EP_ISTS__EOUT2_MASK                                  0x00000004U
#define USBSSP__EP_ISTS__EOUT2_SHIFT                                          2U
#define USBSSP__EP_ISTS__EOUT2_WIDTH                                          1U
#define USBSSP__EP_ISTS__EOUT2_WOCLR                                          0U
#define USBSSP__EP_ISTS__EOUT2_WOSET                                          0U
#define USBSSP__EP_ISTS__EOUT3_MASK                                  0x00000008U
#define USBSSP__EP_ISTS__EOUT3_SHIFT                                          3U
#define USBSSP__EP_ISTS__EOUT3_WIDTH                                          1U
#define USBSSP__EP_ISTS__EOUT3_WOCLR                                          0U
#define USBSSP__EP_ISTS__EOUT3_WOSET                                          0U
#define USBSSP__EP_ISTS__EOUT4_MASK                                  0x00000010U
#define USBSSP__EP_ISTS__EOUT4_SHIFT                                          4U
#define USBSSP__EP_ISTS__EOUT4_WIDTH                                          1U
#define USBSSP__EP_ISTS__EOUT4_WOCLR                                          0U
#define USBSSP__EP_ISTS__EOUT4_WOSET                                          0U
#define USBSSP__EP_ISTS__EOUT5_MASK                                  0x00000020U
#define USBSSP__EP_ISTS__EOUT5_SHIFT                                          5U
#define USBSSP__EP_ISTS__EOUT5_WIDTH                                          1U
#define USBSSP__EP_ISTS__EOUT5_WOCLR                                          0U
#define USBSSP__EP_ISTS__EOUT5_WOSET                                          0U
#define USBSSP__EP_ISTS__EOUT6_MASK                                  0x00000040U
#define USBSSP__EP_ISTS__EOUT6_SHIFT                                          6U
#define USBSSP__EP_ISTS__EOUT6_WIDTH                                          1U
#define USBSSP__EP_ISTS__EOUT6_WOCLR                                          0U
#define USBSSP__EP_ISTS__EOUT6_WOSET                                          0U
#define USBSSP__EP_ISTS__EOUT7_MASK                                  0x00000080U
#define USBSSP__EP_ISTS__EOUT7_SHIFT                                          7U
#define USBSSP__EP_ISTS__EOUT7_WIDTH                                          1U
#define USBSSP__EP_ISTS__EOUT7_WOCLR                                          0U
#define USBSSP__EP_ISTS__EOUT7_WOSET                                          0U
#define USBSSP__EP_ISTS__EOUT8_MASK                                  0x00000100U
#define USBSSP__EP_ISTS__EOUT8_SHIFT                                          8U
#define USBSSP__EP_ISTS__EOUT8_WIDTH                                          1U
#define USBSSP__EP_ISTS__EOUT8_WOCLR                                          0U
#define USBSSP__EP_ISTS__EOUT8_WOSET                                          0U
#define USBSSP__EP_ISTS__EOUT9_MASK                                  0x00000200U
#define USBSSP__EP_ISTS__EOUT9_SHIFT                                          9U
#define USBSSP__EP_ISTS__EOUT9_WIDTH                                          1U
#define USBSSP__EP_ISTS__EOUT9_WOCLR                                          0U
#define USBSSP__EP_ISTS__EOUT9_WOSET                                          0U
#define USBSSP__EP_ISTS__EOUT10_MASK                                 0x00000400U
#define USBSSP__EP_ISTS__EOUT10_SHIFT                                        10U
#define USBSSP__EP_ISTS__EOUT10_WIDTH                                         1U
#define USBSSP__EP_ISTS__EOUT10_WOCLR                                         0U
#define USBSSP__EP_ISTS__EOUT10_WOSET                                         0U
#define USBSSP__EP_ISTS__EOUT11_MASK                                 0x00000800U
#define USBSSP__EP_ISTS__EOUT11_SHIFT                                        11U
#define USBSSP__EP_ISTS__EOUT11_WIDTH                                         1U
#define USBSSP__EP_ISTS__EOUT11_WOCLR                                         0U
#define USBSSP__EP_ISTS__EOUT11_WOSET                                         0U
#define USBSSP__EP_ISTS__EOUT12_MASK                                 0x00001000U
#define USBSSP__EP_ISTS__EOUT12_SHIFT                                        12U
#define USBSSP__EP_ISTS__EOUT12_WIDTH                                         1U
#define USBSSP__EP_ISTS__EOUT12_WOCLR                                         0U
#define USBSSP__EP_ISTS__EOUT12_WOSET                                         0U
#define USBSSP__EP_ISTS__EOUT13_MASK                                 0x00002000U
#define USBSSP__EP_ISTS__EOUT13_SHIFT                                        13U
#define USBSSP__EP_ISTS__EOUT13_WIDTH                                         1U
#define USBSSP__EP_ISTS__EOUT13_WOCLR                                         0U
#define USBSSP__EP_ISTS__EOUT13_WOSET                                         0U
#define USBSSP__EP_ISTS__EOUT14_MASK                                 0x00004000U
#define USBSSP__EP_ISTS__EOUT14_SHIFT                                        14U
#define USBSSP__EP_ISTS__EOUT14_WIDTH                                         1U
#define USBSSP__EP_ISTS__EOUT14_WOCLR                                         0U
#define USBSSP__EP_ISTS__EOUT14_WOSET                                         0U
#define USBSSP__EP_ISTS__EOUT15_MASK                                 0x00008000U
#define USBSSP__EP_ISTS__EOUT15_SHIFT                                        15U
#define USBSSP__EP_ISTS__EOUT15_WIDTH                                         1U
#define USBSSP__EP_ISTS__EOUT15_WOCLR                                         0U
#define USBSSP__EP_ISTS__EOUT15_WOSET                                         0U
#define USBSSP__EP_ISTS__EIN0_MASK                                   0x00010000U
#define USBSSP__EP_ISTS__EIN0_SHIFT                                          16U
#define USBSSP__EP_ISTS__EIN0_WIDTH                                           1U
#define USBSSP__EP_ISTS__EIN0_WOCLR                                           0U
#define USBSSP__EP_ISTS__EIN0_WOSET                                           0U
#define USBSSP__EP_ISTS__EIN1_MASK                                   0x00020000U
#define USBSSP__EP_ISTS__EIN1_SHIFT                                          17U
#define USBSSP__EP_ISTS__EIN1_WIDTH                                           1U
#define USBSSP__EP_ISTS__EIN1_WOCLR                                           0U
#define USBSSP__EP_ISTS__EIN1_WOSET                                           0U
#define USBSSP__EP_ISTS__EIN2_MASK                                   0x00040000U
#define USBSSP__EP_ISTS__EIN2_SHIFT                                          18U
#define USBSSP__EP_ISTS__EIN2_WIDTH                                           1U
#define USBSSP__EP_ISTS__EIN2_WOCLR                                           0U
#define USBSSP__EP_ISTS__EIN2_WOSET                                           0U
#define USBSSP__EP_ISTS__EIN3_MASK                                   0x00080000U
#define USBSSP__EP_ISTS__EIN3_SHIFT                                          19U
#define USBSSP__EP_ISTS__EIN3_WIDTH                                           1U
#define USBSSP__EP_ISTS__EIN3_WOCLR                                           0U
#define USBSSP__EP_ISTS__EIN3_WOSET                                           0U
#define USBSSP__EP_ISTS__EIN4_MASK                                   0x00100000U
#define USBSSP__EP_ISTS__EIN4_SHIFT                                          20U
#define USBSSP__EP_ISTS__EIN4_WIDTH                                           1U
#define USBSSP__EP_ISTS__EIN4_WOCLR                                           0U
#define USBSSP__EP_ISTS__EIN4_WOSET                                           0U
#define USBSSP__EP_ISTS__EIN5_MASK                                   0x00200000U
#define USBSSP__EP_ISTS__EIN5_SHIFT                                          21U
#define USBSSP__EP_ISTS__EIN5_WIDTH                                           1U
#define USBSSP__EP_ISTS__EIN5_WOCLR                                           0U
#define USBSSP__EP_ISTS__EIN5_WOSET                                           0U
#define USBSSP__EP_ISTS__EIN6_MASK                                   0x00400000U
#define USBSSP__EP_ISTS__EIN6_SHIFT                                          22U
#define USBSSP__EP_ISTS__EIN6_WIDTH                                           1U
#define USBSSP__EP_ISTS__EIN6_WOCLR                                           0U
#define USBSSP__EP_ISTS__EIN6_WOSET                                           0U
#define USBSSP__EP_ISTS__EIN7_MASK                                   0x00800000U
#define USBSSP__EP_ISTS__EIN7_SHIFT                                          23U
#define USBSSP__EP_ISTS__EIN7_WIDTH                                           1U
#define USBSSP__EP_ISTS__EIN7_WOCLR                                           0U
#define USBSSP__EP_ISTS__EIN7_WOSET                                           0U
#define USBSSP__EP_ISTS__EIN8_MASK                                   0x01000000U
#define USBSSP__EP_ISTS__EIN8_SHIFT                                          24U
#define USBSSP__EP_ISTS__EIN8_WIDTH                                           1U
#define USBSSP__EP_ISTS__EIN8_WOCLR                                           0U
#define USBSSP__EP_ISTS__EIN8_WOSET                                           0U
#define USBSSP__EP_ISTS__EIN9_MASK                                   0x02000000U
#define USBSSP__EP_ISTS__EIN9_SHIFT                                          25U
#define USBSSP__EP_ISTS__EIN9_WIDTH                                           1U
#define USBSSP__EP_ISTS__EIN9_WOCLR                                           0U
#define USBSSP__EP_ISTS__EIN9_WOSET                                           0U
#define USBSSP__EP_ISTS__EIN10_MASK                                  0x04000000U
#define USBSSP__EP_ISTS__EIN10_SHIFT                                         26U
#define USBSSP__EP_ISTS__EIN10_WIDTH                                          1U
#define USBSSP__EP_ISTS__EIN10_WOCLR                                          0U
#define USBSSP__EP_ISTS__EIN10_WOSET                                          0U
#define USBSSP__EP_ISTS__EIN11_MASK                                  0x08000000U
#define USBSSP__EP_ISTS__EIN11_SHIFT                                         27U
#define USBSSP__EP_ISTS__EIN11_WIDTH                                          1U
#define USBSSP__EP_ISTS__EIN11_WOCLR                                          0U
#define USBSSP__EP_ISTS__EIN11_WOSET                                          0U
#define USBSSP__EP_ISTS__EIN12_MASK                                  0x10000000U
#define USBSSP__EP_ISTS__EIN12_SHIFT                                         28U
#define USBSSP__EP_ISTS__EIN12_WIDTH                                          1U
#define USBSSP__EP_ISTS__EIN12_WOCLR                                          0U
#define USBSSP__EP_ISTS__EIN12_WOSET                                          0U
#define USBSSP__EP_ISTS__EIN13_MASK                                  0x20000000U
#define USBSSP__EP_ISTS__EIN13_SHIFT                                         29U
#define USBSSP__EP_ISTS__EIN13_WIDTH                                          1U
#define USBSSP__EP_ISTS__EIN13_WOCLR                                          0U
#define USBSSP__EP_ISTS__EIN13_WOSET                                          0U
#define USBSSP__EP_ISTS__EIN14_MASK                                  0x40000000U
#define USBSSP__EP_ISTS__EIN14_SHIFT                                         30U
#define USBSSP__EP_ISTS__EIN14_WIDTH                                          1U
#define USBSSP__EP_ISTS__EIN14_WOCLR                                          0U
#define USBSSP__EP_ISTS__EIN14_WOSET                                          0U
#define USBSSP__EP_ISTS__EIN15_MASK                                  0x80000000U
#define USBSSP__EP_ISTS__EIN15_SHIFT                                         31U
#define USBSSP__EP_ISTS__EIN15_WIDTH                                          1U
#define USBSSP__EP_ISTS__EIN15_WOCLR                                          0U
#define USBSSP__EP_ISTS__EIN15_WOSET                                          0U

#define USBSSP__USB_PWR_READ_MASK                                    0xFFFFFFFFU
#define USBSSP__USB_PWR_WRITE_MASK                                   0xFFFFFFFFU
#define USBSSP__USB_PWR_WOSET_MASK                                   0x00000002U
#define USBSSP__USB_PWR_WOCLR_MASK                                   0x00000001U
#define USBSSP__USB_PWR__PSO_EN_MASK                                 0x00000001U
#define USBSSP__USB_PWR__PSO_EN_SHIFT                                         0U
#define USBSSP__USB_PWR__PSO_EN_WIDTH                                         1U
#define USBSSP__USB_PWR__PSO_EN_WOCLR                                         1U
#define USBSSP__USB_PWR__PSO_EN_WOSET                                         0U
#define USBSSP__USB_PWR__PSO_DS_MASK                                 0x00000002U
#define USBSSP__USB_PWR__PSO_DS_SHIFT                                         1U
#define USBSSP__USB_PWR__PSO_DS_WIDTH                                         1U
#define USBSSP__USB_PWR__PSO_DS_WOCLR                                         0U
#define USBSSP__USB_PWR__PSO_DS_WOSET                                         1U
#define USBSSP__USB_PWR__RESERVED0_MASK                              0x000000FCU
#define USBSSP__USB_PWR__RESERVED0_SHIFT                                      2U
#define USBSSP__USB_PWR__RESERVED0_WIDTH                                      6U
#define USBSSP__USB_PWR__STB_CLK_SWITCH_EN_MASK                      0x00000100U
#define USBSSP__USB_PWR__STB_CLK_SWITCH_EN_SHIFT                              8U
#define USBSSP__USB_PWR__STB_CLK_SWITCH_EN_WIDTH                              1U
#define USBSSP__USB_PWR__STB_CLK_SWITCH_EN_WOCLR                              0U
#define USBSSP__USB_PWR__STB_CLK_SWITCH_EN_WOSET                              0U
#define USBSSP__USB_PWR__STB_CLK_SWITCH_DONE_MASK                    0x00000200U
#define USBSSP__USB_PWR__STB_CLK_SWITCH_DONE_SHIFT                            9U
#define USBSSP__USB_PWR__STB_CLK_SWITCH_DONE_WIDTH                            1U
#define USBSSP__USB_PWR__STB_CLK_SWITCH_DONE_WOCLR                            0U
#define USBSSP__USB_PWR__STB_CLK_SWITCH_DONE_WOSET                            0U
#define USBSSP__USB_PWR__RESERVED1_MASK                              0x3FFFFC00U
#define USBSSP__USB_PWR__RESERVED1_SHIFT                                     10U
#define USBSSP__USB_PWR__RESERVED1_WIDTH                                     20U
#define USBSSP__USB_PWR__FAST_REG_ACCESS_STAT_MASK                   0x40000000U
#define USBSSP__USB_PWR__FAST_REG_ACCESS_STAT_SHIFT                          30U
#define USBSSP__USB_PWR__FAST_REG_ACCESS_STAT_WIDTH                           1U
#define USBSSP__USB_PWR__FAST_REG_ACCESS_STAT_WOCLR                           0U
#define USBSSP__USB_PWR__FAST_REG_ACCESS_STAT_WOSET                           0U
#define USBSSP__USB_PWR__FAST_REG_ACCESS_MASK                        0x80000000U
#define USBSSP__USB_PWR__FAST_REG_ACCESS_SHIFT                               31U
#define USBSSP__USB_PWR__FAST_REG_ACCESS_WIDTH                                1U
#define USBSSP__USB_PWR__FAST_REG_ACCESS_WOCLR                                0U
#define USBSSP__USB_PWR__FAST_REG_ACCESS_WOSET                                0U

#define USBSSP__USB_CONF2_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__USB_CONF2_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__USB_CONF2__AHB_RETRY_EN_MASK                         0x00000001U
#define USBSSP__USB_CONF2__AHB_RETRY_EN_SHIFT                                 0U
#define USBSSP__USB_CONF2__AHB_RETRY_EN_WIDTH                                 1U
#define USBSSP__USB_CONF2__AHB_RETRY_EN_WOCLR                                 0U
#define USBSSP__USB_CONF2__AHB_RETRY_EN_WOSET                                 0U
#define USBSSP__USB_CONF2__RESERVED_MASK                             0xFFFFFFFEU
#define USBSSP__USB_CONF2__RESERVED_SHIFT                                     1U
#define USBSSP__USB_CONF2__RESERVED_WIDTH                                    31U

#define USBSSP__USB_CAP1_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__USB_CAP1_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__USB_CAP1__SFR_TYPE_MASK                              0x0000000FU
#define USBSSP__USB_CAP1__SFR_TYPE_SHIFT                                      0U
#define USBSSP__USB_CAP1__SFR_TYPE_WIDTH                                      4U
#define USBSSP__USB_CAP1__SFR_WIDTH_MASK                             0x000000F0U
#define USBSSP__USB_CAP1__SFR_WIDTH_SHIFT                                     4U
#define USBSSP__USB_CAP1__SFR_WIDTH_WIDTH                                     4U
#define USBSSP__USB_CAP1__DMA_TYPE_MASK                              0x00000F00U
#define USBSSP__USB_CAP1__DMA_TYPE_SHIFT                                      8U
#define USBSSP__USB_CAP1__DMA_TYPE_WIDTH                                      4U
#define USBSSP__USB_CAP1__DMA_WIDTH_MASK                             0x0000F000U
#define USBSSP__USB_CAP1__DMA_WIDTH_SHIFT                                    12U
#define USBSSP__USB_CAP1__DMA_WIDTH_WIDTH                                     4U
#define USBSSP__USB_CAP1__U3PHY_TYPE_MASK                            0x000F0000U
#define USBSSP__USB_CAP1__U3PHY_TYPE_SHIFT                                   16U
#define USBSSP__USB_CAP1__U3PHY_TYPE_WIDTH                                    4U
#define USBSSP__USB_CAP1__U3PHY_WIDTH_MASK                           0x00F00000U
#define USBSSP__USB_CAP1__U3PHY_WIDTH_SHIFT                                  20U
#define USBSSP__USB_CAP1__U3PHY_WIDTH_WIDTH                                   4U
#define USBSSP__USB_CAP1__U2PHY_EN_MASK                              0x01000000U
#define USBSSP__USB_CAP1__U2PHY_EN_SHIFT                                     24U
#define USBSSP__USB_CAP1__U2PHY_EN_WIDTH                                      1U
#define USBSSP__USB_CAP1__U2PHY_EN_WOCLR                                      0U
#define USBSSP__USB_CAP1__U2PHY_EN_WOSET                                      0U
#define USBSSP__USB_CAP1__U2PHY_TYPE_MASK                            0x02000000U
#define USBSSP__USB_CAP1__U2PHY_TYPE_SHIFT                                   25U
#define USBSSP__USB_CAP1__U2PHY_TYPE_WIDTH                                    1U
#define USBSSP__USB_CAP1__U2PHY_TYPE_WOCLR                                    0U
#define USBSSP__USB_CAP1__U2PHY_TYPE_WOSET                                    0U
#define USBSSP__USB_CAP1__U2PHY_WIDTH_MASK                           0x04000000U
#define USBSSP__USB_CAP1__U2PHY_WIDTH_SHIFT                                  26U
#define USBSSP__USB_CAP1__U2PHY_WIDTH_WIDTH                                   1U
#define USBSSP__USB_CAP1__U2PHY_WIDTH_WOCLR                                   0U
#define USBSSP__USB_CAP1__U2PHY_WIDTH_WOSET                                   0U
#define USBSSP__USB_CAP1__OTG_READY_MASK                             0x08000000U
#define USBSSP__USB_CAP1__OTG_READY_SHIFT                                    27U
#define USBSSP__USB_CAP1__OTG_READY_WIDTH                                     1U
#define USBSSP__USB_CAP1__OTG_READY_WOCLR                                     0U
#define USBSSP__USB_CAP1__OTG_READY_WOSET                                     0U
#define USBSSP__USB_CAP1__RESERVED_MASK                              0xF0000000U
#define USBSSP__USB_CAP1__RESERVED_SHIFT                                     28U
#define USBSSP__USB_CAP1__RESERVED_WIDTH                                      4U

#define USBSSP__USB_CAP2_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__USB_CAP2_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__USB_CAP2__ACTUAL_MEM_SIZE_MASK                       0x000000FFU
#define USBSSP__USB_CAP2__ACTUAL_MEM_SIZE_SHIFT                               0U
#define USBSSP__USB_CAP2__ACTUAL_MEM_SIZE_WIDTH                               8U
#define USBSSP__USB_CAP2__MAX_MEM_SIZE_MASK                          0x00001F00U
#define USBSSP__USB_CAP2__MAX_MEM_SIZE_SHIFT                                  8U
#define USBSSP__USB_CAP2__MAX_MEM_SIZE_WIDTH                                  5U
#define USBSSP__USB_CAP2__RESERVED_MASK                              0xFFFFE000U
#define USBSSP__USB_CAP2__RESERVED_SHIFT                                     13U
#define USBSSP__USB_CAP2__RESERVED_WIDTH                                     19U

#define USBSSP__USB_CAP3_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__USB_CAP3_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__USB_CAP3__EPOUT_N_MASK                               0x0000FFFFU
#define USBSSP__USB_CAP3__EPOUT_N_SHIFT                                       0U
#define USBSSP__USB_CAP3__EPOUT_N_WIDTH                                      16U
#define USBSSP__USB_CAP3__EPIN_N_MASK                                0xFFFF0000U
#define USBSSP__USB_CAP3__EPIN_N_SHIFT                                       16U
#define USBSSP__USB_CAP3__EPIN_N_WIDTH                                       16U

#define USBSSP__USB_CAP4_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__USB_CAP4_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__USB_CAP4__EPOUTI_N_MASK                              0x0000FFFFU
#define USBSSP__USB_CAP4__EPOUTI_N_SHIFT                                      0U
#define USBSSP__USB_CAP4__EPOUTI_N_WIDTH                                     16U
#define USBSSP__USB_CAP4__EPINI_N_MASK                               0xFFFF0000U
#define USBSSP__USB_CAP4__EPINI_N_SHIFT                                      16U
#define USBSSP__USB_CAP4__EPINI_N_WIDTH                                      16U

#define USBSSP__USB_CAP5_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__USB_CAP5_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__USB_CAP5__EPOUTI_N_MASK                              0x0000FFFFU
#define USBSSP__USB_CAP5__EPOUTI_N_SHIFT                                      0U
#define USBSSP__USB_CAP5__EPOUTI_N_WIDTH                                     16U
#define USBSSP__USB_CAP5__EPINI_N_MASK                               0xFFFF0000U
#define USBSSP__USB_CAP5__EPINI_N_SHIFT                                      16U
#define USBSSP__USB_CAP5__EPINI_N_WIDTH                                      16U

#define USBSSP__USB_CAP6_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__USB_CAP6_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__USB_CAP6__VERSION_MASK                               0xFFFFFFFFU
#define USBSSP__USB_CAP6__VERSION_SHIFT                                       0U
#define USBSSP__USB_CAP6__VERSION_WIDTH                                      32U

#define USBSSP__USB_CPKT1_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__USB_CPKT1_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__USB_CPKT1__CPKT1_MASK                                0xFFFFFFFFU
#define USBSSP__USB_CPKT1__CPKT1_SHIFT                                        0U
#define USBSSP__USB_CPKT1__CPKT1_WIDTH                                       32U

#define USBSSP__USB_CPKT2_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__USB_CPKT2_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__USB_CPKT2__CPKT2_MASK                                0xFFFFFFFFU
#define USBSSP__USB_CPKT2__CPKT2_SHIFT                                        0U
#define USBSSP__USB_CPKT2__CPKT2_WIDTH                                       32U

#define USBSSP__USB_CPKT3_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__USB_CPKT3_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__USB_CPKT3__CPKT3_MASK                                0xFFFFFFFFU
#define USBSSP__USB_CPKT3__CPKT3_SHIFT                                        0U
#define USBSSP__USB_CPKT3__CPKT3_WIDTH                                       32U

#define USBSSP__EP_DMA_EXT_ADDR_READ_MASK                            0xFFFFFFFFU
#define USBSSP__EP_DMA_EXT_ADDR_WRITE_MASK                           0xFFFFFFFFU
#define USBSSP__EP_DMA_EXT_ADDR__EP_DMA_ADDR_H_MASK                  0x0000FFFFU
#define USBSSP__EP_DMA_EXT_ADDR__EP_DMA_ADDR_H_SHIFT                          0U
#define USBSSP__EP_DMA_EXT_ADDR__EP_DMA_ADDR_H_WIDTH                         16U
#define USBSSP__EP_DMA_EXT_ADDR__RESERVED0_MASK                      0xFFFF0000U
#define USBSSP__EP_DMA_EXT_ADDR__RESERVED0_SHIFT                             16U
#define USBSSP__EP_DMA_EXT_ADDR__RESERVED0_WIDTH                             16U

#define USBSSP__BUF_ADDR_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__BUF_ADDR_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__BUF_ADDR__BUF_ADDR_MASK                              0xFFFFFFFFU
#define USBSSP__BUF_ADDR__BUF_ADDR_SHIFT                                      0U
#define USBSSP__BUF_ADDR__BUF_ADDR_WIDTH                                     32U

#define USBSSP__BUF_DATA_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__BUF_DATA_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__BUF_DATA__BUF_DATA_MASK                              0xFFFFFFFFU
#define USBSSP__BUF_DATA__BUF_DATA_SHIFT                                      0U
#define USBSSP__BUF_DATA__BUF_DATA_WIDTH                                     32U

#define USBSSP__BUF_CTRL_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__BUF_CTRL_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__BUF_CTRL__BUF_CMD_SET_MASK                           0x00000001U
#define USBSSP__BUF_CTRL__BUF_CMD_SET_SHIFT                                   0U
#define USBSSP__BUF_CTRL__BUF_CMD_SET_WIDTH                                   1U
#define USBSSP__BUF_CTRL__BUF_CMD_SET_WOCLR                                   0U
#define USBSSP__BUF_CTRL__BUF_CMD_SET_WOSET                                   0U
#define USBSSP__BUF_CTRL__BUF_CMD_WR_MASK                            0x00000002U
#define USBSSP__BUF_CTRL__BUF_CMD_WR_SHIFT                                    1U
#define USBSSP__BUF_CTRL__BUF_CMD_WR_WIDTH                                    1U
#define USBSSP__BUF_CTRL__BUF_CMD_WR_WOCLR                                    0U
#define USBSSP__BUF_CTRL__BUF_CMD_WR_WOSET                                    0U
#define USBSSP__BUF_CTRL__BUF_CMD_RD_MASK                            0x00000004U
#define USBSSP__BUF_CTRL__BUF_CMD_RD_SHIFT                                    2U
#define USBSSP__BUF_CTRL__BUF_CMD_RD_WIDTH                                    1U
#define USBSSP__BUF_CTRL__BUF_CMD_RD_WOCLR                                    0U
#define USBSSP__BUF_CTRL__BUF_CMD_RD_WOSET                                    0U
#define USBSSP__BUF_CTRL__BUF_CMD_WR4_MASK                           0x00000008U
#define USBSSP__BUF_CTRL__BUF_CMD_WR4_SHIFT                                   3U
#define USBSSP__BUF_CTRL__BUF_CMD_WR4_WIDTH                                   1U
#define USBSSP__BUF_CTRL__BUF_CMD_WR4_WOCLR                                   0U
#define USBSSP__BUF_CTRL__BUF_CMD_WR4_WOSET                                   0U
#define USBSSP__BUF_CTRL__BUF_CMD_IWU_MASK                           0x00000010U
#define USBSSP__BUF_CTRL__BUF_CMD_IWU_SHIFT                                   4U
#define USBSSP__BUF_CTRL__BUF_CMD_IWU_WIDTH                                   1U
#define USBSSP__BUF_CTRL__BUF_CMD_IWU_WOCLR                                   0U
#define USBSSP__BUF_CTRL__BUF_CMD_IWU_WOSET                                   0U
#define USBSSP__BUF_CTRL__BUF_CMD_IWD_MASK                           0x00000020U
#define USBSSP__BUF_CTRL__BUF_CMD_IWD_SHIFT                                   5U
#define USBSSP__BUF_CTRL__BUF_CMD_IWD_WIDTH                                   1U
#define USBSSP__BUF_CTRL__BUF_CMD_IWD_WOCLR                                   0U
#define USBSSP__BUF_CTRL__BUF_CMD_IWD_WOSET                                   0U
#define USBSSP__BUF_CTRL__RESERVED0_MASK                             0x7FFFFFC0U
#define USBSSP__BUF_CTRL__RESERVED0_SHIFT                                     6U
#define USBSSP__BUF_CTRL__RESERVED0_WIDTH                                    25U
#define USBSSP__BUF_CTRL__BUF_CMD_STS_MASK                           0x80000000U
#define USBSSP__BUF_CTRL__BUF_CMD_STS_SHIFT                                  31U
#define USBSSP__BUF_CTRL__BUF_CMD_STS_WIDTH                                   1U
#define USBSSP__BUF_CTRL__BUF_CMD_STS_WOCLR                                   0U
#define USBSSP__BUF_CTRL__BUF_CMD_STS_WOSET                                   0U

#define USBSSP__CFG_REG1_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__CFG_REG1_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG1__DEBOUNCER_CNT_MASK                         0x0003FFFFU
#define USBSSP__CFG_REG1__DEBOUNCER_CNT_SHIFT                                 0U
#define USBSSP__CFG_REG1__DEBOUNCER_CNT_WIDTH                                18U
#define USBSSP__CFG_REG1__RESERVED_MASK                              0xFFFC0000U
#define USBSSP__CFG_REG1__RESERVED_SHIFT                                     18U
#define USBSSP__CFG_REG1__RESERVED_WIDTH                                     14U

#define USBSSP__DBG_LINK1_READ_MASK                                  0xF0FFFFFFU
#define USBSSP__DBG_LINK1_WRITE_MASK                                 0xF0FFFFFFU
#define USBSSP__DBG_LINK1__LFPS_MIN_DET_U1_EXIT_MASK                 0x000000FFU
#define USBSSP__DBG_LINK1__LFPS_MIN_DET_U1_EXIT_SHIFT                         0U
#define USBSSP__DBG_LINK1__LFPS_MIN_DET_U1_EXIT_WIDTH                         8U
#define USBSSP__DBG_LINK1__LFPS_MIN_GEN_U1_EXIT_MASK                 0x0000FF00U
#define USBSSP__DBG_LINK1__LFPS_MIN_GEN_U1_EXIT_SHIFT                         8U
#define USBSSP__DBG_LINK1__LFPS_MIN_GEN_U1_EXIT_WIDTH                         8U
#define USBSSP__DBG_LINK1__RXDET_BREAK_DIS_MASK                      0x00010000U
#define USBSSP__DBG_LINK1__RXDET_BREAK_DIS_SHIFT                             16U
#define USBSSP__DBG_LINK1__RXDET_BREAK_DIS_WIDTH                              1U
#define USBSSP__DBG_LINK1__RXDET_BREAK_DIS_WOCLR                              0U
#define USBSSP__DBG_LINK1__RXDET_BREAK_DIS_WOSET                              0U
#define USBSSP__DBG_LINK1__LFPS_GEN_PING_MASK                        0x003E0000U
#define USBSSP__DBG_LINK1__LFPS_GEN_PING_SHIFT                               17U
#define USBSSP__DBG_LINK1__LFPS_GEN_PING_WIDTH                                5U
#define USBSSP__DBG_LINK1__RESERVED0_MASK                            0x00C00000U
#define USBSSP__DBG_LINK1__RESERVED0_SHIFT                                   22U
#define USBSSP__DBG_LINK1__RESERVED0_WIDTH                                    2U
#define USBSSP__DBG_LINK1__LFPS_MIN_DET_U1_EXIT_SET_MASK             0x01000000U
#define USBSSP__DBG_LINK1__LFPS_MIN_DET_U1_EXIT_SET_SHIFT                    24U
#define USBSSP__DBG_LINK1__LFPS_MIN_DET_U1_EXIT_SET_WIDTH                     1U
#define USBSSP__DBG_LINK1__LFPS_MIN_DET_U1_EXIT_SET_WOCLR                     0U
#define USBSSP__DBG_LINK1__LFPS_MIN_DET_U1_EXIT_SET_WOSET                     0U
#define USBSSP__DBG_LINK1__LFPS_MIN_GEN_U1_EXIT_SET_MASK             0x02000000U
#define USBSSP__DBG_LINK1__LFPS_MIN_GEN_U1_EXIT_SET_SHIFT                    25U
#define USBSSP__DBG_LINK1__LFPS_MIN_GEN_U1_EXIT_SET_WIDTH                     1U
#define USBSSP__DBG_LINK1__LFPS_MIN_GEN_U1_EXIT_SET_WOCLR                     0U
#define USBSSP__DBG_LINK1__LFPS_MIN_GEN_U1_EXIT_SET_WOSET                     0U
#define USBSSP__DBG_LINK1__RXDET_BREAK_DIS_SET_MASK                  0x04000000U
#define USBSSP__DBG_LINK1__RXDET_BREAK_DIS_SET_SHIFT                         26U
#define USBSSP__DBG_LINK1__RXDET_BREAK_DIS_SET_WIDTH                          1U
#define USBSSP__DBG_LINK1__RXDET_BREAK_DIS_SET_WOCLR                          0U
#define USBSSP__DBG_LINK1__RXDET_BREAK_DIS_SET_WOSET                          0U
#define USBSSP__DBG_LINK1__LFPS_GEN_PING_SET_MASK                    0x08000000U
#define USBSSP__DBG_LINK1__LFPS_GEN_PING_SET_SHIFT                           27U
#define USBSSP__DBG_LINK1__LFPS_GEN_PING_SET_WIDTH                            1U
#define USBSSP__DBG_LINK1__LFPS_GEN_PING_SET_WOCLR                            0U
#define USBSSP__DBG_LINK1__LFPS_GEN_PING_SET_WOSET                            0U
#define USBSSP__DBG_LINK1__RESERVED1_MASK                            0xF0000000U
#define USBSSP__DBG_LINK1__RESERVED1_SHIFT                                   28U
#define USBSSP__DBG_LINK1__RESERVED1_WIDTH                                    4U

#define USBSSP__DBG_LINK2_READ_MASK                                  0x0FFFFFFFU
#define USBSSP__DBG_LINK2_WRITE_MASK                                 0x0FFFFFFFU
#define USBSSP__DBG_LINK2__RXEQTR_AVAL_MASK                          0x000000FFU
#define USBSSP__DBG_LINK2__RXEQTR_AVAL_SHIFT                                  0U
#define USBSSP__DBG_LINK2__RXEQTR_AVAL_WIDTH                                  8U
#define USBSSP__DBG_LINK2__RXEQTR_DVAL_MASK                          0x0000FF00U
#define USBSSP__DBG_LINK2__RXEQTR_DVAL_SHIFT                                  8U
#define USBSSP__DBG_LINK2__RXEQTR_DVAL_WIDTH                                  8U
#define USBSSP__DBG_LINK2__PHYRXVAL_DVAL_MASK                        0x00FF0000U
#define USBSSP__DBG_LINK2__PHYRXVAL_DVAL_SHIFT                               16U
#define USBSSP__DBG_LINK2__PHYRXVAL_DVAL_WIDTH                                8U
#define USBSSP__DBG_LINK2__TXDET_DVAL_MASK                           0x07000000U
#define USBSSP__DBG_LINK2__TXDET_DVAL_SHIFT                                  24U
#define USBSSP__DBG_LINK2__TXDET_DVAL_WIDTH                                   3U
#define USBSSP__DBG_LINK2__RESERVED_MASK                             0x08000000U
#define USBSSP__DBG_LINK2__RESERVED_SHIFT                                    27U
#define USBSSP__DBG_LINK2__RESERVED_WIDTH                                     1U
#define USBSSP__DBG_LINK2__RESERVED_WOCLR                                     0U
#define USBSSP__DBG_LINK2__RESERVED_WOSET                                     0U
#define USBSSP__DBG_LINK2__RXEQTR_AVAL_SET_MASK                      0x10000000U
#define USBSSP__DBG_LINK2__RXEQTR_AVAL_SET_SHIFT                             28U
#define USBSSP__DBG_LINK2__RXEQTR_AVAL_SET_WIDTH                              1U
#define USBSSP__DBG_LINK2__RXEQTR_AVAL_SET_WOCLR                              0U
#define USBSSP__DBG_LINK2__RXEQTR_AVAL_SET_WOSET                              0U
#define USBSSP__DBG_LINK2__RXEQTR_DVAL_SET_MASK                      0x20000000U
#define USBSSP__DBG_LINK2__RXEQTR_DVAL_SET_SHIFT                             29U
#define USBSSP__DBG_LINK2__RXEQTR_DVAL_SET_WIDTH                              1U
#define USBSSP__DBG_LINK2__RXEQTR_DVAL_SET_WOCLR                              0U
#define USBSSP__DBG_LINK2__RXEQTR_DVAL_SET_WOSET                              0U
#define USBSSP__DBG_LINK2__PHYRXVAL_DVAL_SET_MASK                    0x40000000U
#define USBSSP__DBG_LINK2__PHYRXVAL_DVAL_SET_SHIFT                           30U
#define USBSSP__DBG_LINK2__PHYRXVAL_DVAL_SET_WIDTH                            1U
#define USBSSP__DBG_LINK2__PHYRXVAL_DVAL_SET_WOCLR                            0U
#define USBSSP__DBG_LINK2__PHYRXVAL_DVAL_SET_WOSET                            0U
#define USBSSP__DBG_LINK2__TXDET_DVAL_SET_MASK                       0x80000000U
#define USBSSP__DBG_LINK2__TXDET_DVAL_SET_SHIFT                              31U
#define USBSSP__DBG_LINK2__TXDET_DVAL_SET_WIDTH                               1U
#define USBSSP__DBG_LINK2__TXDET_DVAL_SET_WOCLR                               0U
#define USBSSP__DBG_LINK2__TXDET_DVAL_SET_WOSET                               0U

#define USBSSP__CFG_REG4_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__CFG_REG4_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG4__RXDETECT_QUIET_TIMEOUT_MASK                0x000000FFU
#define USBSSP__CFG_REG4__RXDETECT_QUIET_TIMEOUT_SHIFT                        0U
#define USBSSP__CFG_REG4__RXDETECT_QUIET_TIMEOUT_WIDTH                        8U
#define USBSSP__CFG_REG4__RESERVED_MASK                              0x3FFFFF00U
#define USBSSP__CFG_REG4__RESERVED_SHIFT                                      8U
#define USBSSP__CFG_REG4__RESERVED_WIDTH                                     22U
#define USBSSP__CFG_REG4__RXDETECT_QUIET_TIMEOUT_PRESCALE_MASK       0xC0000000U
#define USBSSP__CFG_REG4__RXDETECT_QUIET_TIMEOUT_PRESCALE_SHIFT              30U
#define USBSSP__CFG_REG4__RXDETECT_QUIET_TIMEOUT_PRESCALE_WIDTH               2U

#define USBSSP__CFG_REG5_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__CFG_REG5_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG5__U3_HDSK_FAIL_TIMEOUT_MASK                  0x000007FFU
#define USBSSP__CFG_REG5__U3_HDSK_FAIL_TIMEOUT_SHIFT                          0U
#define USBSSP__CFG_REG5__U3_HDSK_FAIL_TIMEOUT_WIDTH                         11U
#define USBSSP__CFG_REG5__RESERVED_MASK                              0x3FFFF800U
#define USBSSP__CFG_REG5__RESERVED_SHIFT                                     11U
#define USBSSP__CFG_REG5__RESERVED_WIDTH                                     19U
#define USBSSP__CFG_REG5__U3_HDSK_FAIL_TIMEOUT_PRESCALE_MASK         0xC0000000U
#define USBSSP__CFG_REG5__U3_HDSK_FAIL_TIMEOUT_PRESCALE_SHIFT                30U
#define USBSSP__CFG_REG5__U3_HDSK_FAIL_TIMEOUT_PRESCALE_WIDTH                 2U

#define USBSSP__CFG_REG6_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__CFG_REG6_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG6__SSINACTIVE_QUIET_TIMEOUT_MASK              0x000000FFU
#define USBSSP__CFG_REG6__SSINACTIVE_QUIET_TIMEOUT_SHIFT                      0U
#define USBSSP__CFG_REG6__SSINACTIVE_QUIET_TIMEOUT_WIDTH                      8U
#define USBSSP__CFG_REG6__RESERVED_MASK                              0x3FFFFF00U
#define USBSSP__CFG_REG6__RESERVED_SHIFT                                      8U
#define USBSSP__CFG_REG6__RESERVED_WIDTH                                     22U
#define USBSSP__CFG_REG6__SSINACTIVE_QUIET_TIMEOUT_PRESCALE_MASK     0xC0000000U
#define USBSSP__CFG_REG6__SSINACTIVE_QUIET_TIMEOUT_PRESCALE_SHIFT            30U
#define USBSSP__CFG_REG6__SSINACTIVE_QUIET_TIMEOUT_PRESCALE_WIDTH             2U

#define USBSSP__CFG_REG7_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__CFG_REG7_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG7__POLLING_LFPS_TIMEOUT_MASK                  0x00001FFFU
#define USBSSP__CFG_REG7__POLLING_LFPS_TIMEOUT_SHIFT                          0U
#define USBSSP__CFG_REG7__POLLING_LFPS_TIMEOUT_WIDTH                         13U
#define USBSSP__CFG_REG7__RESERVED_MASK                              0x3FFFE000U
#define USBSSP__CFG_REG7__RESERVED_SHIFT                                     13U
#define USBSSP__CFG_REG7__RESERVED_WIDTH                                     17U
#define USBSSP__CFG_REG7__POLLING_LFPS_TIMEOUT_PRESCALE_MASK         0xC0000000U
#define USBSSP__CFG_REG7__POLLING_LFPS_TIMEOUT_PRESCALE_SHIFT                30U
#define USBSSP__CFG_REG7__POLLING_LFPS_TIMEOUT_PRESCALE_WIDTH                 2U

#define USBSSP__CFG_REG8_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__CFG_REG8_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG8__POLLING_ACTIVE_TIMEOUT_MASK                0x000003FFU
#define USBSSP__CFG_REG8__POLLING_ACTIVE_TIMEOUT_SHIFT                        0U
#define USBSSP__CFG_REG8__POLLING_ACTIVE_TIMEOUT_WIDTH                       10U
#define USBSSP__CFG_REG8__RESERVED_MASK                              0x3FFFFC00U
#define USBSSP__CFG_REG8__RESERVED_SHIFT                                     10U
#define USBSSP__CFG_REG8__RESERVED_WIDTH                                     20U
#define USBSSP__CFG_REG8__POLLING_ACTIVE_TIMEOUT_PRESCALE_MASK       0xC0000000U
#define USBSSP__CFG_REG8__POLLING_ACTIVE_TIMEOUT_PRESCALE_SHIFT              30U
#define USBSSP__CFG_REG8__POLLING_ACTIVE_TIMEOUT_PRESCALE_WIDTH               2U

#define USBSSP__CFG_REG9_READ_MASK                                   0xFFFFFFFFU
#define USBSSP__CFG_REG9_WRITE_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG9__POLLING_IDLE_TIMEOUT_MASK                  0x0000001FU
#define USBSSP__CFG_REG9__POLLING_IDLE_TIMEOUT_SHIFT                          0U
#define USBSSP__CFG_REG9__POLLING_IDLE_TIMEOUT_WIDTH                          5U
#define USBSSP__CFG_REG9__RESERVED_MASK                              0x3FFFFFE0U
#define USBSSP__CFG_REG9__RESERVED_SHIFT                                      5U
#define USBSSP__CFG_REG9__RESERVED_WIDTH                                     25U
#define USBSSP__CFG_REG9__POLLING_IDLE_TIMEOUT_PRESCALE_MASK         0xC0000000U
#define USBSSP__CFG_REG9__POLLING_IDLE_TIMEOUT_PRESCALE_SHIFT                30U
#define USBSSP__CFG_REG9__POLLING_IDLE_TIMEOUT_PRESCALE_WIDTH                 2U

#define USBSSP__CFG_REG10_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG10_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG10__POLLING_CONF_TIMEOUT_MASK                 0x000000FFU
#define USBSSP__CFG_REG10__POLLING_CONF_TIMEOUT_SHIFT                         0U
#define USBSSP__CFG_REG10__POLLING_CONF_TIMEOUT_WIDTH                         8U
#define USBSSP__CFG_REG10__RESERVED_MASK                             0x3FFFFF00U
#define USBSSP__CFG_REG10__RESERVED_SHIFT                                     8U
#define USBSSP__CFG_REG10__RESERVED_WIDTH                                    22U
#define USBSSP__CFG_REG10__POLLING_CONF_TIMEOUT_PRESCALE_MASK        0xC0000000U
#define USBSSP__CFG_REG10__POLLING_CONF_TIMEOUT_PRESCALE_SHIFT               30U
#define USBSSP__CFG_REG10__POLLING_CONF_TIMEOUT_PRESCALE_WIDTH                2U

#define USBSSP__CFG_REG11_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG11_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG11__RECOVERY_ACTIVE_TIMEOUT_MASK              0x000000FFU
#define USBSSP__CFG_REG11__RECOVERY_ACTIVE_TIMEOUT_SHIFT                      0U
#define USBSSP__CFG_REG11__RECOVERY_ACTIVE_TIMEOUT_WIDTH                      8U
#define USBSSP__CFG_REG11__RESERVED_MASK                             0x3FFFFF00U
#define USBSSP__CFG_REG11__RESERVED_SHIFT                                     8U
#define USBSSP__CFG_REG11__RESERVED_WIDTH                                    22U
#define USBSSP__CFG_REG11__RECOVERY_ACTIVE_TIMEOUT_PRESCALE_MASK     0xC0000000U
#define USBSSP__CFG_REG11__RECOVERY_ACTIVE_TIMEOUT_PRESCALE_SHIFT            30U
#define USBSSP__CFG_REG11__RECOVERY_ACTIVE_TIMEOUT_PRESCALE_WIDTH             2U

#define USBSSP__CFG_REG12_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG12_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG12__RECOVERY_CONF_TIMEOUT_MASK                0x000000FFU
#define USBSSP__CFG_REG12__RECOVERY_CONF_TIMEOUT_SHIFT                        0U
#define USBSSP__CFG_REG12__RECOVERY_CONF_TIMEOUT_WIDTH                        8U
#define USBSSP__CFG_REG12__RESERVED_MASK                             0x3FFFFF00U
#define USBSSP__CFG_REG12__RESERVED_SHIFT                                     8U
#define USBSSP__CFG_REG12__RESERVED_WIDTH                                    22U
#define USBSSP__CFG_REG12__RECOVERY_CONF_TIMEOUT_PRESCALE_MASK       0xC0000000U
#define USBSSP__CFG_REG12__RECOVERY_CONF_TIMEOUT_PRESCALE_SHIFT              30U
#define USBSSP__CFG_REG12__RECOVERY_CONF_TIMEOUT_PRESCALE_WIDTH               2U

#define USBSSP__CFG_REG13_READ_MASK                                  0xCFFFFFFFU
#define USBSSP__CFG_REG13_WRITE_MASK                                 0xCFFFFFFFU
#define USBSSP__CFG_REG13__RECOVERY_IDLE_TIMEOUT_MASK                0x0000001FU
#define USBSSP__CFG_REG13__RECOVERY_IDLE_TIMEOUT_SHIFT                        0U
#define USBSSP__CFG_REG13__RECOVERY_IDLE_TIMEOUT_WIDTH                        5U
#define USBSSP__CFG_REG13__RESERVED_MASK                             0x0FFFFFE0U
#define USBSSP__CFG_REG13__RESERVED_SHIFT                                     5U
#define USBSSP__CFG_REG13__RESERVED_WIDTH                                    23U
#define USBSSP__CFG_REG13__RECOVERY_IDLE_TIMEOUT_PRESCALE_MASK       0xC0000000U
#define USBSSP__CFG_REG13__RECOVERY_IDLE_TIMEOUT_PRESCALE_SHIFT              30U
#define USBSSP__CFG_REG13__RECOVERY_IDLE_TIMEOUT_PRESCALE_WIDTH               2U

#define USBSSP__CFG_REG14_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG14_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG14__HOTRESET_ACTIVE_TIMEOUT_MASK              0x000000FFU
#define USBSSP__CFG_REG14__HOTRESET_ACTIVE_TIMEOUT_SHIFT                      0U
#define USBSSP__CFG_REG14__HOTRESET_ACTIVE_TIMEOUT_WIDTH                      8U
#define USBSSP__CFG_REG14__RESERVED_MASK                             0x3FFFFF00U
#define USBSSP__CFG_REG14__RESERVED_SHIFT                                     8U
#define USBSSP__CFG_REG14__RESERVED_WIDTH                                    22U
#define USBSSP__CFG_REG14__HOTRESET_ACTIVE_TIMEOUT_PRESCALE_MASK     0xC0000000U
#define USBSSP__CFG_REG14__HOTRESET_ACTIVE_TIMEOUT_PRESCALE_SHIFT            30U
#define USBSSP__CFG_REG14__HOTRESET_ACTIVE_TIMEOUT_PRESCALE_WIDTH             2U

#define USBSSP__CFG_REG15_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG15_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG15__HOTRESET_EXIT_TIMEOUT_MASK                0x0000001FU
#define USBSSP__CFG_REG15__HOTRESET_EXIT_TIMEOUT_SHIFT                        0U
#define USBSSP__CFG_REG15__HOTRESET_EXIT_TIMEOUT_WIDTH                        5U
#define USBSSP__CFG_REG15__RESERVED_MASK                             0x3FFFFFE0U
#define USBSSP__CFG_REG15__RESERVED_SHIFT                                     5U
#define USBSSP__CFG_REG15__RESERVED_WIDTH                                    25U
#define USBSSP__CFG_REG15__HOTRESET_EXIT_TIMEOUT_PRESCALE_MASK       0xC0000000U
#define USBSSP__CFG_REG15__HOTRESET_EXIT_TIMEOUT_PRESCALE_SHIFT              30U
#define USBSSP__CFG_REG15__HOTRESET_EXIT_TIMEOUT_PRESCALE_WIDTH               2U

#define USBSSP__CFG_REG16_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG16_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG16__LFPS_PING_REPEAT_MASK                     0x00000FFFU
#define USBSSP__CFG_REG16__LFPS_PING_REPEAT_SHIFT                             0U
#define USBSSP__CFG_REG16__LFPS_PING_REPEAT_WIDTH                            12U
#define USBSSP__CFG_REG16__RESERVED_MASK                             0x3FFFF000U
#define USBSSP__CFG_REG16__RESERVED_SHIFT                                    12U
#define USBSSP__CFG_REG16__RESERVED_WIDTH                                    18U
#define USBSSP__CFG_REG16__LFPS_PING_REPEAT_PRESCALE_MASK            0xC0000000U
#define USBSSP__CFG_REG16__LFPS_PING_REPEAT_PRESCALE_SHIFT                   30U
#define USBSSP__CFG_REG16__LFPS_PING_REPEAT_PRESCALE_WIDTH                    2U

#define USBSSP__CFG_REG17_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG17_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG17__PENDING_HP_TIMEOUT_MASK                   0x000003FFU
#define USBSSP__CFG_REG17__PENDING_HP_TIMEOUT_SHIFT                           0U
#define USBSSP__CFG_REG17__PENDING_HP_TIMEOUT_WIDTH                          10U
#define USBSSP__CFG_REG17__RESERVED_MASK                             0x3FFFFC00U
#define USBSSP__CFG_REG17__RESERVED_SHIFT                                    10U
#define USBSSP__CFG_REG17__RESERVED_WIDTH                                    20U
#define USBSSP__CFG_REG17__PENDING_HP_TIMEOUT_PRESCALE_MASK          0xC0000000U
#define USBSSP__CFG_REG17__PENDING_HP_TIMEOUT_PRESCALE_SHIFT                 30U
#define USBSSP__CFG_REG17__PENDING_HP_TIMEOUT_PRESCALE_WIDTH                  2U

#define USBSSP__CFG_REG18_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG18_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG18__CREDIT_HP_TIMEOUT_MASK                    0x0000007FU
#define USBSSP__CFG_REG18__CREDIT_HP_TIMEOUT_SHIFT                            0U
#define USBSSP__CFG_REG18__CREDIT_HP_TIMEOUT_WIDTH                            7U
#define USBSSP__CFG_REG18__RESERVED_MASK                             0x3FFFFF80U
#define USBSSP__CFG_REG18__RESERVED_SHIFT                                     7U
#define USBSSP__CFG_REG18__RESERVED_WIDTH                                    23U
#define USBSSP__CFG_REG18__CREDIT_HP_TIMEOUT_PRESCALE_MASK           0xC0000000U
#define USBSSP__CFG_REG18__CREDIT_HP_TIMEOUT_PRESCALE_SHIFT                  30U
#define USBSSP__CFG_REG18__CREDIT_HP_TIMEOUT_PRESCALE_WIDTH                   2U

#define USBSSP__CFG_REG19_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG19_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG19__LUP_TIMEOUT_MASK                          0x000003FFU
#define USBSSP__CFG_REG19__LUP_TIMEOUT_SHIFT                                  0U
#define USBSSP__CFG_REG19__LUP_TIMEOUT_WIDTH                                 10U
#define USBSSP__CFG_REG19__RESERVED_MASK                             0x3FFFFC00U
#define USBSSP__CFG_REG19__RESERVED_SHIFT                                    10U
#define USBSSP__CFG_REG19__RESERVED_WIDTH                                    20U
#define USBSSP__CFG_REG19__LUP_TIMEOUT_PRESCALE_MASK                 0xC0000000U
#define USBSSP__CFG_REG19__LUP_TIMEOUT_PRESCALE_SHIFT                        30U
#define USBSSP__CFG_REG19__LUP_TIMEOUT_PRESCALE_WIDTH                         2U

#define USBSSP__CFG_REG20_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG20_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG20__LDN_TIMEOUT_MASK                          0x000000FFU
#define USBSSP__CFG_REG20__LDN_TIMEOUT_SHIFT                                  0U
#define USBSSP__CFG_REG20__LDN_TIMEOUT_WIDTH                                  8U
#define USBSSP__CFG_REG20__RESERVED_MASK                             0x3FFFFF00U
#define USBSSP__CFG_REG20__RESERVED_SHIFT                                     8U
#define USBSSP__CFG_REG20__RESERVED_WIDTH                                    22U
#define USBSSP__CFG_REG20__LDN_TIMEOUT_PRESCALE_MASK                 0xC0000000U
#define USBSSP__CFG_REG20__LDN_TIMEOUT_PRESCALE_SHIFT                        30U
#define USBSSP__CFG_REG20__LDN_TIMEOUT_PRESCALE_WIDTH                         2U

#define USBSSP__CFG_REG21_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG21_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG21__PM_LC_TIMEOUT_MASK                        0x000003FFU
#define USBSSP__CFG_REG21__PM_LC_TIMEOUT_SHIFT                                0U
#define USBSSP__CFG_REG21__PM_LC_TIMEOUT_WIDTH                               10U
#define USBSSP__CFG_REG21__RESERVED_MASK                             0x3FFFFC00U
#define USBSSP__CFG_REG21__RESERVED_SHIFT                                    10U
#define USBSSP__CFG_REG21__RESERVED_WIDTH                                    20U
#define USBSSP__CFG_REG21__PM_LC_TIMEOUT_PRESCALE_MASK               0xC0000000U
#define USBSSP__CFG_REG21__PM_LC_TIMEOUT_PRESCALE_SHIFT                      30U
#define USBSSP__CFG_REG21__PM_LC_TIMEOUT_PRESCALE_WIDTH                       2U

#define USBSSP__CFG_REG22_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG22_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG22__PM_ENTRY_TIMEOUT_MASK                     0x000007FFU
#define USBSSP__CFG_REG22__PM_ENTRY_TIMEOUT_SHIFT                             0U
#define USBSSP__CFG_REG22__PM_ENTRY_TIMEOUT_WIDTH                            11U
#define USBSSP__CFG_REG22__RESERVED_MASK                             0x3FFFF800U
#define USBSSP__CFG_REG22__RESERVED_SHIFT                                    11U
#define USBSSP__CFG_REG22__RESERVED_WIDTH                                    19U
#define USBSSP__CFG_REG22__PM_ENTRY_TIMEOUT_PRESCALE_MASK            0xC0000000U
#define USBSSP__CFG_REG22__PM_ENTRY_TIMEOUT_PRESCALE_SHIFT                   30U
#define USBSSP__CFG_REG22__PM_ENTRY_TIMEOUT_PRESCALE_WIDTH                    2U

#define USBSSP__CFG_REG23_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG23_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG23__UX_EXIT_TIMEOUT_MASK                      0x0000007FU
#define USBSSP__CFG_REG23__UX_EXIT_TIMEOUT_SHIFT                              0U
#define USBSSP__CFG_REG23__UX_EXIT_TIMEOUT_WIDTH                              7U
#define USBSSP__CFG_REG23__RESERVED_MASK                             0x3FFFFF80U
#define USBSSP__CFG_REG23__RESERVED_SHIFT                                     7U
#define USBSSP__CFG_REG23__RESERVED_WIDTH                                    23U
#define USBSSP__CFG_REG23__UX_EXIT_TIMEOUT_PRESCALE_MASK             0xC0000000U
#define USBSSP__CFG_REG23__UX_EXIT_TIMEOUT_PRESCALE_SHIFT                    30U
#define USBSSP__CFG_REG23__UX_EXIT_TIMEOUT_PRESCALE_WIDTH                     2U

#define USBSSP__CFG_REG24_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG24_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG24__LFPS_DET_RESET_MIN_MASK                   0x007FFFFFU
#define USBSSP__CFG_REG24__LFPS_DET_RESET_MIN_SHIFT                           0U
#define USBSSP__CFG_REG24__LFPS_DET_RESET_MIN_WIDTH                          23U
#define USBSSP__CFG_REG24__RESERVED_MASK                             0xFF800000U
#define USBSSP__CFG_REG24__RESERVED_SHIFT                                    23U
#define USBSSP__CFG_REG24__RESERVED_WIDTH                                     9U

#define USBSSP__CFG_REG25_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG25_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG25__LFPS_DET_RESET_MAX_MASK                   0x00FFFFFFU
#define USBSSP__CFG_REG25__LFPS_DET_RESET_MAX_SHIFT                           0U
#define USBSSP__CFG_REG25__LFPS_DET_RESET_MAX_WIDTH                          24U
#define USBSSP__CFG_REG25__RESERVED_MASK                             0xFF000000U
#define USBSSP__CFG_REG25__RESERVED_SHIFT                                    24U
#define USBSSP__CFG_REG25__RESERVED_WIDTH                                     8U

#define USBSSP__CFG_REG26_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG26_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG26__LFPS_DET_POLLING_MIN_MASK                 0x0000007FU
#define USBSSP__CFG_REG26__LFPS_DET_POLLING_MIN_SHIFT                         0U
#define USBSSP__CFG_REG26__LFPS_DET_POLLING_MIN_WIDTH                         7U
#define USBSSP__CFG_REG26__RESERVED_MASK                             0xFFFFFF80U
#define USBSSP__CFG_REG26__RESERVED_SHIFT                                     7U
#define USBSSP__CFG_REG26__RESERVED_WIDTH                                    25U

#define USBSSP__CFG_REG27_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG27_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG27__LFPS_DET_POLLING_MAX_MASK                 0x000000FFU
#define USBSSP__CFG_REG27__LFPS_DET_POLLING_MAX_SHIFT                         0U
#define USBSSP__CFG_REG27__LFPS_DET_POLLING_MAX_WIDTH                         8U
#define USBSSP__CFG_REG27__RESERVED_MASK                             0xFFFFFF00U
#define USBSSP__CFG_REG27__RESERVED_SHIFT                                     8U
#define USBSSP__CFG_REG27__RESERVED_WIDTH                                    24U

#define USBSSP__CFG_REG28_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG28_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG28__LFPS_DET_PING_MIN_MASK                    0x00000007U
#define USBSSP__CFG_REG28__LFPS_DET_PING_MIN_SHIFT                            0U
#define USBSSP__CFG_REG28__LFPS_DET_PING_MIN_WIDTH                            3U
#define USBSSP__CFG_REG28__RESERVED_MASK                             0xFFFFFFF8U
#define USBSSP__CFG_REG28__RESERVED_SHIFT                                     3U
#define USBSSP__CFG_REG28__RESERVED_WIDTH                                    29U

#define USBSSP__CFG_REG29_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG29_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG29__LFPS_DET_PING_MAX_MASK                    0x0000001FU
#define USBSSP__CFG_REG29__LFPS_DET_PING_MAX_SHIFT                            0U
#define USBSSP__CFG_REG29__LFPS_DET_PING_MAX_WIDTH                            5U
#define USBSSP__CFG_REG29__RESERVED_MASK                             0xFFFFFFE0U
#define USBSSP__CFG_REG29__RESERVED_SHIFT                                     5U
#define USBSSP__CFG_REG29__RESERVED_WIDTH                                    27U

#define USBSSP__CFG_REG30_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG30_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG30__LFPS_DET_U1EXIT_MIN_MASK                  0x0000003FU
#define USBSSP__CFG_REG30__LFPS_DET_U1EXIT_MIN_SHIFT                          0U
#define USBSSP__CFG_REG30__LFPS_DET_U1EXIT_MIN_WIDTH                          6U
#define USBSSP__CFG_REG30__RESERVED_MASK                             0xFFFFFFC0U
#define USBSSP__CFG_REG30__RESERVED_SHIFT                                     6U
#define USBSSP__CFG_REG30__RESERVED_WIDTH                                    26U

#define USBSSP__CFG_REG31_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG31_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG31__LFPS_DET_U1EXIT_MAX_MASK                  0x0000007FU
#define USBSSP__CFG_REG31__LFPS_DET_U1EXIT_MAX_SHIFT                          0U
#define USBSSP__CFG_REG31__LFPS_DET_U1EXIT_MAX_WIDTH                          7U
#define USBSSP__CFG_REG31__RESERVED_MASK                             0xFFFFFF80U
#define USBSSP__CFG_REG31__RESERVED_SHIFT                                     7U
#define USBSSP__CFG_REG31__RESERVED_WIDTH                                    25U

#define USBSSP__CFG_REG32_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG32_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG32__LFPS_DET_U2EXIT_MIN_MASK                  0x0000003FU
#define USBSSP__CFG_REG32__LFPS_DET_U2EXIT_MIN_SHIFT                          0U
#define USBSSP__CFG_REG32__LFPS_DET_U2EXIT_MIN_WIDTH                          6U
#define USBSSP__CFG_REG32__RESERVED_MASK                             0xFFFFFFC0U
#define USBSSP__CFG_REG32__RESERVED_SHIFT                                     6U
#define USBSSP__CFG_REG32__RESERVED_WIDTH                                    26U

#define USBSSP__CFG_REG33_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG33_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG33__LFPS_DET_U2EXIT_MAX_MASK                  0x0003FFFFU
#define USBSSP__CFG_REG33__LFPS_DET_U2EXIT_MAX_SHIFT                          0U
#define USBSSP__CFG_REG33__LFPS_DET_U2EXIT_MAX_WIDTH                         18U
#define USBSSP__CFG_REG33__RESERVED_MASK                             0xFFFC0000U
#define USBSSP__CFG_REG33__RESERVED_SHIFT                                    18U
#define USBSSP__CFG_REG33__RESERVED_WIDTH                                    14U

#define USBSSP__CFG_REG34_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG34_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG34__LFPS_DET_U3EXIT_MIN_MASK                  0x0000003FU
#define USBSSP__CFG_REG34__LFPS_DET_U3EXIT_MIN_SHIFT                          0U
#define USBSSP__CFG_REG34__LFPS_DET_U3EXIT_MIN_WIDTH                          6U
#define USBSSP__CFG_REG34__RESERVED_MASK                             0xFFFFFFC0U
#define USBSSP__CFG_REG34__RESERVED_SHIFT                                     6U
#define USBSSP__CFG_REG34__RESERVED_WIDTH                                    26U

#define USBSSP__CFG_REG35_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG35_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG35__LFPS_DET_U3EXIT_MAX_MASK                  0x001FFFFFU
#define USBSSP__CFG_REG35__LFPS_DET_U3EXIT_MAX_SHIFT                          0U
#define USBSSP__CFG_REG35__LFPS_DET_U3EXIT_MAX_WIDTH                         21U
#define USBSSP__CFG_REG35__RESERVED_MASK                             0xFFE00000U
#define USBSSP__CFG_REG35__RESERVED_SHIFT                                    21U
#define USBSSP__CFG_REG35__RESERVED_WIDTH                                    11U

#define USBSSP__CFG_REG36_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG36_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG36__LFPS_GEN_PING_MASK                        0x0000001FU
#define USBSSP__CFG_REG36__LFPS_GEN_PING_SHIFT                                0U
#define USBSSP__CFG_REG36__LFPS_GEN_PING_WIDTH                                5U
#define USBSSP__CFG_REG36__RESERVED_MASK                             0xFFFFFFE0U
#define USBSSP__CFG_REG36__RESERVED_SHIFT                                     5U
#define USBSSP__CFG_REG36__RESERVED_WIDTH                                    27U

#define USBSSP__CFG_REG37_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG37_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG37__LFPS_GEN_POLLING_MASK                     0x000000FFU
#define USBSSP__CFG_REG37__LFPS_GEN_POLLING_SHIFT                             0U
#define USBSSP__CFG_REG37__LFPS_GEN_POLLING_WIDTH                             8U
#define USBSSP__CFG_REG37__RESERVED_MASK                             0xFFFFFF00U
#define USBSSP__CFG_REG37__RESERVED_SHIFT                                     8U
#define USBSSP__CFG_REG37__RESERVED_WIDTH                                    24U

#define USBSSP__CFG_REG38_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG38_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG38__LFPS_GEN_U1EXIT_MASK                      0x0003FFFFU
#define USBSSP__CFG_REG38__LFPS_GEN_U1EXIT_SHIFT                              0U
#define USBSSP__CFG_REG38__LFPS_GEN_U1EXIT_WIDTH                             18U
#define USBSSP__CFG_REG38__RESERVED_MASK                             0xFFFC0000U
#define USBSSP__CFG_REG38__RESERVED_SHIFT                                    18U
#define USBSSP__CFG_REG38__RESERVED_WIDTH                                    14U

#define USBSSP__CFG_REG39_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG39_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG39__LFPS_GEN_U3EXIT_MASK                      0x001FFFFFU
#define USBSSP__CFG_REG39__LFPS_GEN_U3EXIT_SHIFT                              0U
#define USBSSP__CFG_REG39__LFPS_GEN_U3EXIT_WIDTH                             21U
#define USBSSP__CFG_REG39__RESERVED_MASK                             0xFFE00000U
#define USBSSP__CFG_REG39__RESERVED_SHIFT                                    21U
#define USBSSP__CFG_REG39__RESERVED_WIDTH                                    11U

#define USBSSP__CFG_REG40_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG40_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG40__LFPS_MIN_GEN_U1EXIT_MASK                  0x0000007FU
#define USBSSP__CFG_REG40__LFPS_MIN_GEN_U1EXIT_SHIFT                          0U
#define USBSSP__CFG_REG40__LFPS_MIN_GEN_U1EXIT_WIDTH                          7U
#define USBSSP__CFG_REG40__RESERVED_MASK                             0xFFFFFF80U
#define USBSSP__CFG_REG40__RESERVED_SHIFT                                     7U
#define USBSSP__CFG_REG40__RESERVED_WIDTH                                    25U

#define USBSSP__CFG_REG41_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG41_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG41__LFPS_MIN_GEN_U2EXIT_MASK                  0x00007FFFU
#define USBSSP__CFG_REG41__LFPS_MIN_GEN_U2EXIT_SHIFT                          0U
#define USBSSP__CFG_REG41__LFPS_MIN_GEN_U2EXIT_WIDTH                         15U
#define USBSSP__CFG_REG41__RESERVED_MASK                             0xFFFF8000U
#define USBSSP__CFG_REG41__RESERVED_SHIFT                                    15U
#define USBSSP__CFG_REG41__RESERVED_WIDTH                                    17U

#define USBSSP__CFG_REG42_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG42_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG42__LFPS_POLLING_REPEAT_MASK                  0x000007FFU
#define USBSSP__CFG_REG42__LFPS_POLLING_REPEAT_SHIFT                          0U
#define USBSSP__CFG_REG42__LFPS_POLLING_REPEAT_WIDTH                         11U
#define USBSSP__CFG_REG42__RESERVED_MASK                             0xFFFFF800U
#define USBSSP__CFG_REG42__RESERVED_SHIFT                                    11U
#define USBSSP__CFG_REG42__RESERVED_WIDTH                                    21U

#define USBSSP__CFG_REG43_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG43_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG43__LFPS_POLLING_MAX_TREPEAT_MASK             0x000007FFU
#define USBSSP__CFG_REG43__LFPS_POLLING_MAX_TREPEAT_SHIFT                     0U
#define USBSSP__CFG_REG43__LFPS_POLLING_MAX_TREPEAT_WIDTH                    11U
#define USBSSP__CFG_REG43__RESERVED_MASK                             0xFFFFF800U
#define USBSSP__CFG_REG43__RESERVED_SHIFT                                    11U
#define USBSSP__CFG_REG43__RESERVED_WIDTH                                    21U

#define USBSSP__CFG_REG44_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG44_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG44__LFPS_POLLING_MIN_TREPEAT_MASK             0x000007FFU
#define USBSSP__CFG_REG44__LFPS_POLLING_MIN_TREPEAT_SHIFT                     0U
#define USBSSP__CFG_REG44__LFPS_POLLING_MIN_TREPEAT_WIDTH                    11U
#define USBSSP__CFG_REG44__RESERVED_MASK                             0xFFFFF800U
#define USBSSP__CFG_REG44__RESERVED_SHIFT                                    11U
#define USBSSP__CFG_REG44__RESERVED_WIDTH                                    21U

#define USBSSP__CFG_REG45_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG45_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG45__ITP_WAKEUP_TIMEOUT_MASK                   0x0000007FU
#define USBSSP__CFG_REG45__ITP_WAKEUP_TIMEOUT_SHIFT                           0U
#define USBSSP__CFG_REG45__ITP_WAKEUP_TIMEOUT_WIDTH                           7U
#define USBSSP__CFG_REG45__RESERVED_MASK                             0x3FFFFF80U
#define USBSSP__CFG_REG45__RESERVED_SHIFT                                     7U
#define USBSSP__CFG_REG45__RESERVED_WIDTH                                    23U
#define USBSSP__CFG_REG45__ITP_WAKEUP_TIMEOUT_PRESCALE_MASK          0xC0000000U
#define USBSSP__CFG_REG45__ITP_WAKEUP_TIMEOUT_PRESCALE_SHIFT                 30U
#define USBSSP__CFG_REG45__ITP_WAKEUP_TIMEOUT_PRESCALE_WIDTH                  2U

#define USBSSP__CFG_REG46_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG46_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG46__TSEQ_QUANTITY_MASK                        0x0000FFFFU
#define USBSSP__CFG_REG46__TSEQ_QUANTITY_SHIFT                                0U
#define USBSSP__CFG_REG46__TSEQ_QUANTITY_WIDTH                               16U
#define USBSSP__CFG_REG46__RESERVED_MASK                             0xFFFF0000U
#define USBSSP__CFG_REG46__RESERVED_SHIFT                                    16U
#define USBSSP__CFG_REG46__RESERVED_WIDTH                                    16U

#define USBSSP__CFG_REG47_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG47_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG47__ERDY_TIMEOUT_CNT_MASK                     0x000FFFFFU
#define USBSSP__CFG_REG47__ERDY_TIMEOUT_CNT_SHIFT                             0U
#define USBSSP__CFG_REG47__ERDY_TIMEOUT_CNT_WIDTH                            20U
#define USBSSP__CFG_REG47__RESERVED_MASK                             0xFFF00000U
#define USBSSP__CFG_REG47__RESERVED_SHIFT                                    20U
#define USBSSP__CFG_REG47__RESERVED_WIDTH                                    12U

#define USBSSP__CFG_REG48_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG48_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG48__TWTRSTFS_J_CNT_MASK                       0x0003FFFFU
#define USBSSP__CFG_REG48__TWTRSTFS_J_CNT_SHIFT                               0U
#define USBSSP__CFG_REG48__TWTRSTFS_J_CNT_WIDTH                              18U
#define USBSSP__CFG_REG48__RESERVED_MASK                             0xFFFC0000U
#define USBSSP__CFG_REG48__RESERVED_SHIFT                                    18U
#define USBSSP__CFG_REG48__RESERVED_WIDTH                                    14U

#define USBSSP__CFG_REG49_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG49_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG49__TUCH_CNT_MASK                             0x0000FFFFU
#define USBSSP__CFG_REG49__TUCH_CNT_SHIFT                                     0U
#define USBSSP__CFG_REG49__TUCH_CNT_WIDTH                                    16U
#define USBSSP__CFG_REG49__RESERVED_MASK                             0xFFFF0000U
#define USBSSP__CFG_REG49__RESERVED_SHIFT                                    16U
#define USBSSP__CFG_REG49__RESERVED_WIDTH                                    16U

#define USBSSP__CFG_REG50_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG50_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG50__TWAITCHK_CNT_MASK                         0x00000FFFU
#define USBSSP__CFG_REG50__TWAITCHK_CNT_SHIFT                                 0U
#define USBSSP__CFG_REG50__TWAITCHK_CNT_WIDTH                                12U
#define USBSSP__CFG_REG50__RESERVED_MASK                             0xFFFFF000U
#define USBSSP__CFG_REG50__RESERVED_SHIFT                                    12U
#define USBSSP__CFG_REG50__RESERVED_WIDTH                                    20U

#define USBSSP__CFG_REG51_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG51_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG51__TWTFS_CNT_MASK                            0x0001FFFFU
#define USBSSP__CFG_REG51__TWTFS_CNT_SHIFT                                    0U
#define USBSSP__CFG_REG51__TWTFS_CNT_WIDTH                                   17U
#define USBSSP__CFG_REG51__RESERVED_MASK                             0xFFFE0000U
#define USBSSP__CFG_REG51__RESERVED_SHIFT                                    17U
#define USBSSP__CFG_REG51__RESERVED_WIDTH                                    15U

#define USBSSP__CFG_REG52_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG52_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG52__TWTREV_CNT_MASK                           0x0001FFFFU
#define USBSSP__CFG_REG52__TWTREV_CNT_SHIFT                                   0U
#define USBSSP__CFG_REG52__TWTREV_CNT_WIDTH                                  17U
#define USBSSP__CFG_REG52__RESERVED_MASK                             0xFFFE0000U
#define USBSSP__CFG_REG52__RESERVED_SHIFT                                    17U
#define USBSSP__CFG_REG52__RESERVED_WIDTH                                    15U

#define USBSSP__CFG_REG53_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG53_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG53__TWTRSTHS_CNT_MASK                         0x00007FFFU
#define USBSSP__CFG_REG53__TWTRSTHS_CNT_SHIFT                                 0U
#define USBSSP__CFG_REG53__TWTRSTHS_CNT_WIDTH                                15U
#define USBSSP__CFG_REG53__RESERVED_MASK                             0xFFFF8000U
#define USBSSP__CFG_REG53__RESERVED_SHIFT                                    15U
#define USBSSP__CFG_REG53__RESERVED_WIDTH                                    17U

#define USBSSP__CFG_REG54_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG54_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG54__TWTRSM_CNT_MASK                           0x0003FFFFU
#define USBSSP__CFG_REG54__TWTRSM_CNT_SHIFT                                   0U
#define USBSSP__CFG_REG54__TWTRSM_CNT_WIDTH                                  18U
#define USBSSP__CFG_REG54__RESERVED_MASK                             0xFFFC0000U
#define USBSSP__CFG_REG54__RESERVED_SHIFT                                    18U
#define USBSSP__CFG_REG54__RESERVED_WIDTH                                    14U

#define USBSSP__CFG_REG55_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG55_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG55__TDRSMUP_CNT_MASK                          0x0000FFFFU
#define USBSSP__CFG_REG55__TDRSMUP_CNT_SHIFT                                  0U
#define USBSSP__CFG_REG55__TDRSMUP_CNT_WIDTH                                 16U
#define USBSSP__CFG_REG55__RESERVED_MASK                             0xFFFF0000U
#define USBSSP__CFG_REG55__RESERVED_SHIFT                                    16U
#define USBSSP__CFG_REG55__RESERVED_WIDTH                                    16U

#define USBSSP__CFG_REG56_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG56_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG56__TOUTHS_CNT_MASK                           0x0000003FU
#define USBSSP__CFG_REG56__TOUTHS_CNT_SHIFT                                   0U
#define USBSSP__CFG_REG56__TOUTHS_CNT_WIDTH                                   6U
#define USBSSP__CFG_REG56__RESERVED_MASK                             0xFFFFFFC0U
#define USBSSP__CFG_REG56__RESERVED_SHIFT                                     6U
#define USBSSP__CFG_REG56__RESERVED_WIDTH                                    26U

#define USBSSP__CFG_REG57_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG57_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG57__LFPS_DEB_WIDTH_MASK                       0x00000003U
#define USBSSP__CFG_REG57__LFPS_DEB_WIDTH_SHIFT                               0U
#define USBSSP__CFG_REG57__LFPS_DEB_WIDTH_WIDTH                               2U
#define USBSSP__CFG_REG57__RESERVED_MASK                             0xFFFFFFFCU
#define USBSSP__CFG_REG57__RESERVED_SHIFT                                     2U
#define USBSSP__CFG_REG57__RESERVED_WIDTH                                    30U

#define USBSSP__CFG_REG58_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG58_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG58__LFPS_GEN_U2EXIT_MASK                      0x0003FFFFU
#define USBSSP__CFG_REG58__LFPS_GEN_U2EXIT_SHIFT                              0U
#define USBSSP__CFG_REG58__LFPS_GEN_U2EXIT_WIDTH                             18U
#define USBSSP__CFG_REG58__RESERVED_MASK                             0xFFFC0000U
#define USBSSP__CFG_REG58__RESERVED_SHIFT                                    18U
#define USBSSP__CFG_REG58__RESERVED_WIDTH                                    14U

#define USBSSP__CFG_REG59_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG59_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG59__LFPS_MIN_GEN_U3EXIT_MASK                  0x0000FFFFU
#define USBSSP__CFG_REG59__LFPS_MIN_GEN_U3EXIT_SHIFT                          0U
#define USBSSP__CFG_REG59__LFPS_MIN_GEN_U3EXIT_WIDTH                         16U
#define USBSSP__CFG_REG59__RESERVED_MASK                             0xFFFF0000U
#define USBSSP__CFG_REG59__RESERVED_SHIFT                                    16U
#define USBSSP__CFG_REG59__RESERVED_WIDTH                                    16U

#define USBSSP__CFG_REG60_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG60_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG60__PORT_CONFIG_TIMEOUT_MASK                  0x0000007FU
#define USBSSP__CFG_REG60__PORT_CONFIG_TIMEOUT_SHIFT                          0U
#define USBSSP__CFG_REG60__PORT_CONFIG_TIMEOUT_WIDTH                          7U
#define USBSSP__CFG_REG60__RESERVED_MASK                             0xFFFFFF80U
#define USBSSP__CFG_REG60__RESERVED_SHIFT                                     7U
#define USBSSP__CFG_REG60__RESERVED_WIDTH                                    25U

#define USBSSP__CFG_REG61_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG61_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG61__LFPS_POL_LFPS_TO_RXEQ_MASK                0x000007FFU
#define USBSSP__CFG_REG61__LFPS_POL_LFPS_TO_RXEQ_SHIFT                        0U
#define USBSSP__CFG_REG61__LFPS_POL_LFPS_TO_RXEQ_WIDTH                       11U
#define USBSSP__CFG_REG61__RESERVED_MASK                             0xFFFFF800U
#define USBSSP__CFG_REG61__RESERVED_SHIFT                                    11U
#define USBSSP__CFG_REG61__RESERVED_WIDTH                                    21U

#define USBSSP__CFG_REG62_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG62_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG62__PHY_TX_LATENCY_MASK                       0x0000003FU
#define USBSSP__CFG_REG62__PHY_TX_LATENCY_SHIFT                               0U
#define USBSSP__CFG_REG62__PHY_TX_LATENCY_WIDTH                               6U
#define USBSSP__CFG_REG62__RESERVED_MASK                             0x3FFFFFC0U
#define USBSSP__CFG_REG62__RESERVED_SHIFT                                     6U
#define USBSSP__CFG_REG62__RESERVED_WIDTH                                    24U
#define USBSSP__CFG_REG62__PHY_TX_LATENCY_PRESCALE_MASK              0xC0000000U
#define USBSSP__CFG_REG62__PHY_TX_LATENCY_PRESCALE_SHIFT                     30U
#define USBSSP__CFG_REG62__PHY_TX_LATENCY_PRESCALE_WIDTH                      2U

#define USBSSP__CFG_REG63_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG63_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG63__U2_INACTIVITY_TMOUT_MASK                  0x00007FFFU
#define USBSSP__CFG_REG63__U2_INACTIVITY_TMOUT_SHIFT                          0U
#define USBSSP__CFG_REG63__U2_INACTIVITY_TMOUT_WIDTH                         15U
#define USBSSP__CFG_REG63__RESERVED_MASK                             0xFFFF8000U
#define USBSSP__CFG_REG63__RESERVED_SHIFT                                    15U
#define USBSSP__CFG_REG63__RESERVED_WIDTH                                    17U

#define USBSSP__CFG_REG64_READ_MASK                                  0xFFFFFFFFU
#define USBSSP__CFG_REG64_WRITE_MASK                                 0xFFFFFFFFU
#define USBSSP__CFG_REG64__TFILTSE0_MASK                             0x0000007FU
#define USBSSP__CFG_REG64__TFILTSE0_SHIFT                                     0U
#define USBSSP__CFG_REG64__TFILTSE0_WIDTH                                     7U
#define USBSSP__CFG_REG64__RESERVED_MASK                             0xFFFFFF80U
#define USBSSP__CFG_REG64__RESERVED_SHIFT                                     7U
#define USBSSP__CFG_REG64__RESERVED_WIDTH                                    25U

#define USBSSP__CFG_REG65_READ_MASK                                  0xFFFF807FU
#define USBSSP__CFG_REG65_WRITE_MASK                                 0xFFFF807FU
#define USBSSP__CFG_REG65__TFILT_MASK                                0x0000007FU
#define USBSSP__CFG_REG65__TFILT_SHIFT                                        0U
#define USBSSP__CFG_REG65__TFILT_WIDTH                                        7U
#define USBSSP__CFG_REG65__RESERVED_MASK                             0xFFFF8000U
#define USBSSP__CFG_REG65__RESERVED_SHIFT                                    15U
#define USBSSP__CFG_REG65__RESERVED_WIDTH                                    17U

#define USBSSP__CFG_REG66_READ_MASK                                  0xFFFF807FU
#define USBSSP__CFG_REG66_WRITE_MASK                                 0xFFFF807FU
#define USBSSP__CFG_REG66__TWTRSTFS_SE0_MASK                         0x0000007FU
#define USBSSP__CFG_REG66__TWTRSTFS_SE0_SHIFT                                 0U
#define USBSSP__CFG_REG66__TWTRSTFS_SE0_WIDTH                                 7U
#define USBSSP__CFG_REG66__RESERVED_MASK                             0xFFFF8000U
#define USBSSP__CFG_REG66__RESERVED_SHIFT                                    15U
#define USBSSP__CFG_REG66__RESERVED_WIDTH                                    17U

#define USBSSP__DMA_AXI_CTRL_READ_MASK                               0xFFFFFFFFU
#define USBSSP__DMA_AXI_CTRL_WRITE_MASK                              0xFFFFFFFFU
#define USBSSP__DMA_AXI_CTRL__MARPROT_MASK                           0x00000007U
#define USBSSP__DMA_AXI_CTRL__MARPROT_SHIFT                                   0U
#define USBSSP__DMA_AXI_CTRL__MARPROT_WIDTH                                   3U
#define USBSSP__DMA_AXI_CTRL__RESERVED0_MASK                         0x00000008U
#define USBSSP__DMA_AXI_CTRL__RESERVED0_SHIFT                                 3U
#define USBSSP__DMA_AXI_CTRL__RESERVED0_WIDTH                                 1U
#define USBSSP__DMA_AXI_CTRL__RESERVED0_WOCLR                                 0U
#define USBSSP__DMA_AXI_CTRL__RESERVED0_WOSET                                 0U
#define USBSSP__DMA_AXI_CTRL__MARCACHE_MASK                          0x000000F0U
#define USBSSP__DMA_AXI_CTRL__MARCACHE_SHIFT                                  4U
#define USBSSP__DMA_AXI_CTRL__MARCACHE_WIDTH                                  4U
#define USBSSP__DMA_AXI_CTRL__MARLOCK_MASK                           0x00000300U
#define USBSSP__DMA_AXI_CTRL__MARLOCK_SHIFT                                   8U
#define USBSSP__DMA_AXI_CTRL__MARLOCK_WIDTH                                   2U
#define USBSSP__DMA_AXI_CTRL__RESERVED1_MASK                         0x0000FC00U
#define USBSSP__DMA_AXI_CTRL__RESERVED1_SHIFT                                10U
#define USBSSP__DMA_AXI_CTRL__RESERVED1_WIDTH                                 6U
#define USBSSP__DMA_AXI_CTRL__MAWPROT_MASK                           0x00070000U
#define USBSSP__DMA_AXI_CTRL__MAWPROT_SHIFT                                  16U
#define USBSSP__DMA_AXI_CTRL__MAWPROT_WIDTH                                   3U
#define USBSSP__DMA_AXI_CTRL__RESERVED2_MASK                         0x00080000U
#define USBSSP__DMA_AXI_CTRL__RESERVED2_SHIFT                                19U
#define USBSSP__DMA_AXI_CTRL__RESERVED2_WIDTH                                 1U
#define USBSSP__DMA_AXI_CTRL__RESERVED2_WOCLR                                 0U
#define USBSSP__DMA_AXI_CTRL__RESERVED2_WOSET                                 0U
#define USBSSP__DMA_AXI_CTRL__MAWCACHE_MASK                          0x00F00000U
#define USBSSP__DMA_AXI_CTRL__MAWCACHE_SHIFT                                 20U
#define USBSSP__DMA_AXI_CTRL__MAWCACHE_WIDTH                                  4U
#define USBSSP__DMA_AXI_CTRL__MAWLOCK_MASK                           0x03000000U
#define USBSSP__DMA_AXI_CTRL__MAWLOCK_SHIFT                                  24U
#define USBSSP__DMA_AXI_CTRL__MAWLOCK_WIDTH                                   2U
#define USBSSP__DMA_AXI_CTRL__RESERVED3_MASK                         0xFC000000U
#define USBSSP__DMA_AXI_CTRL__RESERVED3_SHIFT                                26U
#define USBSSP__DMA_AXI_CTRL__RESERVED3_WIDTH                                 6U

#define USBSSP__DMA_AXI_ID_READ_MASK                                 0xFFFFFFFFU
#define USBSSP__DMA_AXI_ID_WRITE_MASK                                0xFFFFFFFFU
#define USBSSP__DMA_AXI_ID__MAW_ID_MASK                              0x0000001FU
#define USBSSP__DMA_AXI_ID__MAW_ID_SHIFT                                      0U
#define USBSSP__DMA_AXI_ID__MAW_ID_WIDTH                                      5U
#define USBSSP__DMA_AXI_ID__RESERVED0_MASK                           0x0000FFE0U
#define USBSSP__DMA_AXI_ID__RESERVED0_SHIFT                                   5U
#define USBSSP__DMA_AXI_ID__RESERVED0_WIDTH                                  11U
#define USBSSP__DMA_AXI_ID__MAR_ID_MASK                              0x001F0000U
#define USBSSP__DMA_AXI_ID__MAR_ID_SHIFT                                     16U
#define USBSSP__DMA_AXI_ID__MAR_ID_WIDTH                                      5U
#define USBSSP__DMA_AXI_ID__RESERVED1_MASK                           0xFFE00000U
#define USBSSP__DMA_AXI_ID__RESERVED1_SHIFT                                  21U
#define USBSSP__DMA_AXI_ID__RESERVED1_WIDTH                                  11U

#define USBSSP__DMA_AXI_CAP_READ_MASK                                0xFFFFFFFFU
#define USBSSP__DMA_AXI_CAP_WRITE_MASK                               0xFFFFFFFFU
#define USBSSP__DMA_AXI_CAP_WOCLR_MASK                               0x30000000U
#define USBSSP__DMA_AXI_CAP__RESERVED0_MASK                          0x000FFFFFU
#define USBSSP__DMA_AXI_CAP__RESERVED0_SHIFT                                  0U
#define USBSSP__DMA_AXI_CAP__RESERVED0_WIDTH                                 20U
#define USBSSP__DMA_AXI_CAP__AXI_DECERR_EN_MASK                      0x00100000U
#define USBSSP__DMA_AXI_CAP__AXI_DECERR_EN_SHIFT                             20U
#define USBSSP__DMA_AXI_CAP__AXI_DECERR_EN_WIDTH                              1U
#define USBSSP__DMA_AXI_CAP__AXI_DECERR_EN_WOCLR                              0U
#define USBSSP__DMA_AXI_CAP__AXI_DECERR_EN_WOSET                              0U
#define USBSSP__DMA_AXI_CAP__AXI_SLVERR_EN_MASK                      0x00200000U
#define USBSSP__DMA_AXI_CAP__AXI_SLVERR_EN_SHIFT                             21U
#define USBSSP__DMA_AXI_CAP__AXI_SLVERR_EN_WIDTH                              1U
#define USBSSP__DMA_AXI_CAP__AXI_SLVERR_EN_WOCLR                              0U
#define USBSSP__DMA_AXI_CAP__AXI_SLVERR_EN_WOSET                              0U
#define USBSSP__DMA_AXI_CAP__RESERVED1_MASK                          0x0FC00000U
#define USBSSP__DMA_AXI_CAP__RESERVED1_SHIFT                                 22U
#define USBSSP__DMA_AXI_CAP__RESERVED1_WIDTH                                  6U
#define USBSSP__DMA_AXI_CAP__AXI_DECERR_MASK                         0x10000000U
#define USBSSP__DMA_AXI_CAP__AXI_DECERR_SHIFT                                28U
#define USBSSP__DMA_AXI_CAP__AXI_DECERR_WIDTH                                 1U
#define USBSSP__DMA_AXI_CAP__AXI_DECERR_WOCLR                                 1U
#define USBSSP__DMA_AXI_CAP__AXI_DECERR_WOSET                                 0U
#define USBSSP__DMA_AXI_CAP__AXI_SLVERR_MASK                         0x20000000U
#define USBSSP__DMA_AXI_CAP__AXI_SLVERR_SHIFT                                29U
#define USBSSP__DMA_AXI_CAP__AXI_SLVERR_WIDTH                                 1U
#define USBSSP__DMA_AXI_CAP__AXI_SLVERR_WOCLR                                 1U
#define USBSSP__DMA_AXI_CAP__AXI_SLVERR_WOSET                                 0U
#define USBSSP__DMA_AXI_CAP__AXI_IDLE_MASK                           0x40000000U
#define USBSSP__DMA_AXI_CAP__AXI_IDLE_SHIFT                                  30U
#define USBSSP__DMA_AXI_CAP__AXI_IDLE_WIDTH                                   1U
#define USBSSP__DMA_AXI_CAP__AXI_IDLE_WOCLR                                   0U
#define USBSSP__DMA_AXI_CAP__AXI_IDLE_WOSET                                   0U
#define USBSSP__DMA_AXI_CAP__RESERVED2_MASK                          0x80000000U
#define USBSSP__DMA_AXI_CAP__RESERVED2_SHIFT                                 31U
#define USBSSP__DMA_AXI_CAP__RESERVED2_WIDTH                                  1U
#define USBSSP__DMA_AXI_CAP__RESERVED2_WOCLR                                  0U
#define USBSSP__DMA_AXI_CAP__RESERVED2_WOSET                                  0U

#define USBSSP__DMA_AXI_CTRL0_READ_MASK                              0xFFFFFFFFU
#define USBSSP__DMA_AXI_CTRL0_WRITE_MASK                             0xFFFFFFFFU
#define USBSSP__DMA_AXI_CTRL0__B_MAX_MASK                            0x0000000FU
#define USBSSP__DMA_AXI_CTRL0__B_MAX_SHIFT                                    0U
#define USBSSP__DMA_AXI_CTRL0__B_MAX_WIDTH                                    4U
#define USBSSP__DMA_AXI_CTRL0__RESERVED_MASK                         0xFFFFFFF0U
#define USBSSP__DMA_AXI_CTRL0__RESERVED_SHIFT                                 4U
#define USBSSP__DMA_AXI_CTRL0__RESERVED_WIDTH                                28U

#define USBSSP__DMA_AXI_CTRL1_READ_MASK                              0xFFFFFFFFU
#define USBSSP__DMA_AXI_CTRL1_WRITE_MASK                             0xFFFFFFFFU
#define USBSSP__DMA_AXI_CTRL1__ROT_MASK                              0x0000001FU
#define USBSSP__DMA_AXI_CTRL1__ROT_SHIFT                                      0U
#define USBSSP__DMA_AXI_CTRL1__ROT_WIDTH                                      5U
#define USBSSP__DMA_AXI_CTRL1__RESERVED0_MASK                        0x0000FFE0U
#define USBSSP__DMA_AXI_CTRL1__RESERVED0_SHIFT                                5U
#define USBSSP__DMA_AXI_CTRL1__RESERVED0_WIDTH                               11U
#define USBSSP__DMA_AXI_CTRL1__WOT_MASK                              0x001F0000U
#define USBSSP__DMA_AXI_CTRL1__WOT_SHIFT                                     16U
#define USBSSP__DMA_AXI_CTRL1__WOT_WIDTH                                      5U
#define USBSSP__DMA_AXI_CTRL1__RESERVED1_MASK                        0xFFE00000U
#define USBSSP__DMA_AXI_CTRL1__RESERVED1_SHIFT                               21U
#define USBSSP__DMA_AXI_CTRL1__RESERVED1_WIDTH                               11U

#define USBSSP__DMA_AXI_CTRL2_READ_MASK                              0xFFFFFFFFU
#define USBSSP__DMA_AXI_CTRL2_WRITE_MASK                             0xFFFFFFFFU
#define USBSSP__DMA_AXI_CTRL2__AXI_WTHRES_MASK                       0x0000007FU
#define USBSSP__DMA_AXI_CTRL2__AXI_WTHRES_SHIFT                               0U
#define USBSSP__DMA_AXI_CTRL2__AXI_WTHRES_WIDTH                               7U
#define USBSSP__DMA_AXI_CTRL2__RESERVED0_MASK                        0xFFFFFF80U
#define USBSSP__DMA_AXI_CTRL2__RESERVED0_SHIFT                                7U
#define USBSSP__DMA_AXI_CTRL2__RESERVED0_WIDTH                               25U


#ifdef __cplusplus
}
#endif

#endif /* REG_USBSSP_REGS_MACROS_H_ */

/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names, DRV-4756" */
/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names, DRV-4756" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits, DRV-4754" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits, DRV-4754" */

