###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       177713   # Number of WRITE/WRITEP commands
num_reads_done                 =       961811   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       756548   # Number of read row buffer hits
num_read_cmds                  =       961813   # Number of READ/READP commands
num_writes_done                =       177720   # Number of read requests issued
num_write_row_hits             =       117487   # Number of write row buffer hits
num_act_cmds                   =       266924   # Number of ACT commands
num_pre_cmds                   =       266894   # Number of PRE commands
num_ondemand_pres              =       241934   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9495588   # Cyles of rank active rank.0
rank_active_cycles.1           =      9236696   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       504412   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       763304   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1080940   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16642   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9314   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1777   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1424   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1947   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1524   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1493   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2544   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          857   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21088   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           18   # Write cmd latency (cycles)
write_latency[20-39]           =          107   # Write cmd latency (cycles)
write_latency[40-59]           =          121   # Write cmd latency (cycles)
write_latency[60-79]           =          256   # Write cmd latency (cycles)
write_latency[80-99]           =          577   # Write cmd latency (cycles)
write_latency[100-119]         =         1067   # Write cmd latency (cycles)
write_latency[120-139]         =         1977   # Write cmd latency (cycles)
write_latency[140-159]         =         3018   # Write cmd latency (cycles)
write_latency[160-179]         =         3977   # Write cmd latency (cycles)
write_latency[180-199]         =         5139   # Write cmd latency (cycles)
write_latency[200-]            =       161456   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       316102   # Read request latency (cycles)
read_latency[40-59]            =       110450   # Read request latency (cycles)
read_latency[60-79]            =       122311   # Read request latency (cycles)
read_latency[80-99]            =        65560   # Read request latency (cycles)
read_latency[100-119]          =        49747   # Read request latency (cycles)
read_latency[120-139]          =        40534   # Read request latency (cycles)
read_latency[140-159]          =        29340   # Read request latency (cycles)
read_latency[160-179]          =        23718   # Read request latency (cycles)
read_latency[180-199]          =        19292   # Read request latency (cycles)
read_latency[200-]             =       184754   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.87143e+08   # Write energy
read_energy                    =  3.87803e+09   # Read energy
act_energy                     =  7.30304e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.42118e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.66386e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92525e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7637e+09   # Active standby energy rank.1
average_read_latency           =      146.714   # Average read request latency (cycles)
average_interarrival           =      8.77539   # Average request interarrival latency (cycles)
total_energy                   =  1.84976e+10   # Total energy (pJ)
average_power                  =      1849.76   # Average power (mW)
average_bandwidth              =        9.724   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       169956   # Number of WRITE/WRITEP commands
num_reads_done                 =       972777   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       747191   # Number of read row buffer hits
num_read_cmds                  =       972779   # Number of READ/READP commands
num_writes_done                =       169962   # Number of read requests issued
num_write_row_hits             =       112986   # Number of write row buffer hits
num_act_cmds                   =       284125   # Number of ACT commands
num_pre_cmds                   =       284098   # Number of PRE commands
num_ondemand_pres              =       259321   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9388702   # Cyles of rank active rank.0
rank_active_cycles.1           =      9339818   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       611298   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       660182   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1083930   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16832   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9415   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1747   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1430   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1948   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1528   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1500   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2525   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          847   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21053   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          119   # Write cmd latency (cycles)
write_latency[40-59]           =          105   # Write cmd latency (cycles)
write_latency[60-79]           =          207   # Write cmd latency (cycles)
write_latency[80-99]           =          464   # Write cmd latency (cycles)
write_latency[100-119]         =          867   # Write cmd latency (cycles)
write_latency[120-139]         =         1579   # Write cmd latency (cycles)
write_latency[140-159]         =         2449   # Write cmd latency (cycles)
write_latency[160-179]         =         3522   # Write cmd latency (cycles)
write_latency[180-199]         =         4400   # Write cmd latency (cycles)
write_latency[200-]            =       156231   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       306924   # Read request latency (cycles)
read_latency[40-59]            =       107972   # Read request latency (cycles)
read_latency[60-79]            =       127505   # Read request latency (cycles)
read_latency[80-99]            =        67691   # Read request latency (cycles)
read_latency[100-119]          =        51719   # Read request latency (cycles)
read_latency[120-139]          =        42344   # Read request latency (cycles)
read_latency[140-159]          =        30535   # Read request latency (cycles)
read_latency[160-179]          =        24204   # Read request latency (cycles)
read_latency[180-199]          =        20273   # Read request latency (cycles)
read_latency[200-]             =       193607   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   8.4842e+08   # Write energy
read_energy                    =  3.92224e+09   # Read energy
act_energy                     =  7.77366e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.93423e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.16887e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85855e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82805e+09   # Active standby energy rank.1
average_read_latency           =      152.609   # Average read request latency (cycles)
average_interarrival           =      8.75078   # Average request interarrival latency (cycles)
total_energy                   =  1.85496e+10   # Total energy (pJ)
average_power                  =      1854.96   # Average power (mW)
average_bandwidth              =      9.75137   # Average bandwidth
