# //  ModelSim SE-64 10.6a Mar 16 2017Linux 2.6.32-696.10.2.el6.x86_64
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:02:21 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): Type error resolving infix expression "*" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): ** Error: (vcom-1590) Bad expression in left operand of infix expression '+'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(29): VHDL Compiler exiting
# End time: 12:02:21 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:02:33 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Compiling entity tb_mac
# -- Compiling architecture tb_mac_arch of tb_mac
# End time: 12:02:33 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.mac
# vsim work.mac 
# Start time: 12:02:43 on Sep 20,2017
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit mac.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 12:02:43 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:02:54 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): Type error resolving infix expression "*" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): ** Error: (vcom-1590) Bad expression in left operand of infix expression '+'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(29): VHDL Compiler exiting
# End time: 12:02:55 on Sep 20,2017, Elapsed time: 0:00:01
# Errors: 9, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:07:42 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): Type error resolving infix expression "*" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): ** Error: (vcom-1590) Bad expression in left operand of infix expression '+'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(29): VHDL Compiler exiting
# End time: 12:07:42 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:10:10 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): Type error resolving infix expression "*" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): ** Error: (vcom-1590) Bad expression in left operand of infix expression '+'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): (vcom-1272) Length of expected is 17; length of actual is 8.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(29): VHDL Compiler exiting
# End time: 12:10:10 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 1
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:13:58 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): (vcom-1272) Length of expected is 17; length of actual is 8.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(29): VHDL Compiler exiting
# End time: 12:13:58 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:18:16 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): Ambiguous type in enumeration literal '0'; std.STANDARD.BIT or std.STANDARD.CHARACTER.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): (vcom-1272) Length of expected is 17; length of actual is 8.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(29): VHDL Compiler exiting
# End time: 12:18:16 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 3
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:18:48 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): near "'": syntax error
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(29): VHDL Compiler exiting
# End time: 12:18:48 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:18:58 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): near "'": syntax error
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(29): VHDL Compiler exiting
# End time: 12:18:58 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:19:01 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): near "'": syntax error
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(29): VHDL Compiler exiting
# End time: 12:19:01 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:19:11 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): (vcom-1136) Unknown identifier "X0000".
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): (vcom-1272) Length of expected is 17; length of actual is 8.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(29): VHDL Compiler exiting
# End time: 12:19:11 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:27:11 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): (vcom-1395) Type conversion (to UNSIGNED) cannot have string literal operand.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): (vcom-1272) Length of expected is 17; length of actual is 8.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(29): VHDL Compiler exiting
# End time: 12:27:11 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 3
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:29:59 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): (vcom-1272) Length of expected is 17; length of actual is 8.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): (vcom-1272) Length of expected is 17; length of actual is 16.
# End time: 12:29:59 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:33:13 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Compiling entity tb_mac
# -- Compiling architecture tb_mac_arch of tb_mac
# End time: 12:33:13 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 12:33:19 on Sep 20,2017
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *
run -a
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 17 (16 downto 0). Right is 16 (16 downto 1).
#    Time: 0 ns  Iteration: 0  Process: /tb_mac/DUT/line__23 File: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Fatal error in Architecture mac_arch at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd line 23
# 
# HDL call sequence:
# Stopped at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 23 Architecture mac_arch
# 
add wave -position insertpoint  \
sim:/tb_mac/DUT/a_in \
sim:/tb_mac/DUT/b_in \
sim:/tb_mac/DUT/c_in \
sim:/tb_mac/DUT/ctrl_in \
sim:/tb_mac/DUT/mac_unit_out
run -a
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 23 Architecture mac_arch
# 
step
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd 44 Process line__42
# 
step
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 23 Architecture mac_arch
# 
step
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 23 Architecture mac_arch
# 
step
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 23 Architecture mac_arch
# 
quit -sim
# End time: 12:44:08 on Sep 20,2017, Elapsed time: 0:10:49
# Errors: 8, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:44:12 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): (vcom-1272) Length of expected is 17; length of actual is 8.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(25): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): (vcom-1272) Length of expected is 17; length of actual is 16.
# End time: 12:44:13 on Sep 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:44:14 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Compiling entity tb_mac
# -- Compiling architecture tb_mac_arch of tb_mac
# End time: 12:44:14 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 12:44:16 on Sep 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
add wave -position insertpoint  \
sim:/tb_mac/a \
sim:/tb_mac/b \
sim:/tb_mac/c \
sim:/tb_mac/ctrl \
sim:/tb_mac/mac_out
quit -sim
# End time: 12:53:11 on Sep 20,2017, Elapsed time: 0:08:55
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:53:15 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(27): String literal has a character '2' not in the enumeration type ieee.std_logic_1164.STD_LOGIC.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(27): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(28): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(31): VHDL Compiler exiting
# End time: 12:53:15 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 4
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:53:26 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(27): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(28): (vcom-1272) Length of expected is 17; length of actual is 16.
# End time: 12:53:26 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 12:53:30 on Sep 20,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *
run -a
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 17 (16 downto 0). Right is 16 (16 downto 1).
#    Time: 0 ns  Iteration: 0  Process: /tb_mac/DUT/line__23 File: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Fatal error in Architecture mac_arch at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd line 23
# 
# HDL call sequence:
# Stopped at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 23 Architecture mac_arch
# 
quit -sim
# End time: 12:56:34 on Sep 20,2017, Elapsed time: 0:03:04
# Errors: 3, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:57:24 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Compiling entity tb_mac
# -- Compiling architecture tb_mac_arch of tb_mac
# End time: 12:57:24 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:57:25 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(23): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(26): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(27): (vcom-1272) Length of expected is 17; length of actual is 16.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(28): (vcom-1272) Length of expected is 17; length of actual is 16.
# End time: 12:57:25 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 12:57:28 on Sep 20,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *
run -a
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 17 (16 downto 0). Right is 16 (16 downto 1).
#    Time: 0 ns  Iteration: 0  Process: /tb_mac/DUT/line__23 File: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Fatal error in Architecture mac_arch at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd line 23
# 
# HDL call sequence:
# Stopped at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 23 Architecture mac_arch
# 
quit -sim
# End time: 12:58:03 on Sep 20,2017, Elapsed time: 0:00:35
# Errors: 3, Warnings: 0
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 13:00:12 on Sep 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *
run -a
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 17 (16 downto 0). Right is 16 (16 downto 1).
#    Time: 0 ns  Iteration: 0  Process: /tb_mac/DUT/line__23 File: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Fatal error in Architecture mac_arch at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd line 23
# 
# HDL call sequence:
# Stopped at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 23 Architecture mac_arch
# 
quit -sim
# End time: 13:01:09 on Sep 20,2017, Elapsed time: 0:00:57
# Errors: 3, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:01:21 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Compiling entity tb_mac
# -- Compiling architecture tb_mac_arch of tb_mac
# End time: 13:01:21 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:01:23 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 13:01:23 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:01:26 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Compiling entity tb_mac
# -- Compiling architecture tb_mac_arch of tb_mac
# End time: 13:01:26 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 13:01:39 on Sep 20,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *
run -a
# ** Note: Test completed
#    Time: 80 ns  Iteration: 1  Instance: /tb_mac
# Break in Process line__50 at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd line 88
quit -sim
# End time: 13:02:26 on Sep 20,2017, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:02:29 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1272) Length of expected is 17; length of actual is 16.
# End time: 13:02:29 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:02:39 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1272) Length of expected is 17; length of actual is 16.
# End time: 13:02:39 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:03:10 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): near "|": (vcom-1576) expecting WHEN or ','.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(31): VHDL Compiler exiting
# End time: 13:03:11 on Sep 20,2017, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:04:02 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1275) Arguments of overloaded "or" operator are not the same length (16 vs. 17).
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1272) Length of expected is 17; length of actual is 16.
# End time: 13:04:02 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:04:02 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1275) Arguments of overloaded "or" operator are not the same length (16 vs. 17).
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1272) Length of expected is 17; length of actual is 16.
# End time: 13:04:02 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:04:56 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1275) Arguments of overloaded "and" operator are not the same length (17 vs. 16).
# End time: 13:04:56 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:04:56 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd(24): (vcom-1275) Arguments of overloaded "and" operator are not the same length (17 vs. 16).
# End time: 13:04:56 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:06:29 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 13:06:29 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:06:29 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 13:06:29 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:07:05 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 13:07:05 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:07:06 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 13:07:06 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:11:11 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 13:11:12 on Sep 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 13:11:32 on Sep 20,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *
run -a
# ** Note: Test completed
#    Time: 20 us  Iteration: 1  Instance: /tb_mac
# Break in Process line__50 at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd line 88
quit -sim
# End time: 13:13:30 on Sep 20,2017, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:13:32 on Sep 20,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 13:13:32 on Sep 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 13:13:34 on Sep 20,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *
run -a
# ** Note: Test completed
#    Time: 20 us  Iteration: 1  Instance: /tb_mac
# Break in Process line__50 at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd line 88
