TimeQuest Timing Analyzer report for tutor3
Tue Feb 14 12:51:37 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'LCD_Display:inst1|CLK_400HZ'
 12. Slow Model Setup: 'CLK_48Mhz'
 13. Slow Model Setup: 'debounce:inst3|pb_debounced'
 14. Slow Model Setup: 'clk_div:inst|clock_100Hz'
 15. Slow Model Setup: 'clk_div:inst|clock_1Khz_reg'
 16. Slow Model Setup: 'clk_div:inst|clock_1Mhz_reg'
 17. Slow Model Setup: 'clk_div:inst|clock_10Khz_reg'
 18. Slow Model Setup: 'clk_div:inst|clock_100Khz_reg'
 19. Slow Model Hold: 'CLK_48Mhz'
 20. Slow Model Hold: 'LCD_Display:inst1|CLK_400HZ'
 21. Slow Model Hold: 'clk_div:inst|clock_100Khz_reg'
 22. Slow Model Hold: 'clk_div:inst|clock_10Khz_reg'
 23. Slow Model Hold: 'clk_div:inst|clock_1Khz_reg'
 24. Slow Model Hold: 'clk_div:inst|clock_1Mhz_reg'
 25. Slow Model Hold: 'clk_div:inst|clock_100Hz'
 26. Slow Model Hold: 'debounce:inst3|pb_debounced'
 27. Slow Model Recovery: 'debounce:inst3|pb_debounced'
 28. Slow Model Removal: 'debounce:inst3|pb_debounced'
 29. Slow Model Minimum Pulse Width: 'CLK_48Mhz'
 30. Slow Model Minimum Pulse Width: 'KEY0'
 31. Slow Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'
 32. Slow Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'
 33. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Hz'
 34. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'
 35. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'
 36. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'
 37. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Fast Model Setup Summary
 47. Fast Model Hold Summary
 48. Fast Model Recovery Summary
 49. Fast Model Removal Summary
 50. Fast Model Minimum Pulse Width Summary
 51. Fast Model Setup: 'LCD_Display:inst1|CLK_400HZ'
 52. Fast Model Setup: 'CLK_48Mhz'
 53. Fast Model Setup: 'debounce:inst3|pb_debounced'
 54. Fast Model Setup: 'clk_div:inst|clock_100Hz'
 55. Fast Model Setup: 'clk_div:inst|clock_1Khz_reg'
 56. Fast Model Setup: 'clk_div:inst|clock_1Mhz_reg'
 57. Fast Model Setup: 'clk_div:inst|clock_10Khz_reg'
 58. Fast Model Setup: 'clk_div:inst|clock_100Khz_reg'
 59. Fast Model Hold: 'CLK_48Mhz'
 60. Fast Model Hold: 'LCD_Display:inst1|CLK_400HZ'
 61. Fast Model Hold: 'clk_div:inst|clock_100Khz_reg'
 62. Fast Model Hold: 'clk_div:inst|clock_10Khz_reg'
 63. Fast Model Hold: 'clk_div:inst|clock_1Khz_reg'
 64. Fast Model Hold: 'clk_div:inst|clock_1Mhz_reg'
 65. Fast Model Hold: 'clk_div:inst|clock_100Hz'
 66. Fast Model Hold: 'debounce:inst3|pb_debounced'
 67. Fast Model Recovery: 'debounce:inst3|pb_debounced'
 68. Fast Model Removal: 'debounce:inst3|pb_debounced'
 69. Fast Model Minimum Pulse Width: 'CLK_48Mhz'
 70. Fast Model Minimum Pulse Width: 'KEY0'
 71. Fast Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'
 72. Fast Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'
 73. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Hz'
 74. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'
 75. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'
 76. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'
 77. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. Multicorner Timing Analysis Summary
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Setup Transfers
 92. Hold Transfers
 93. Recovery Transfers
 94. Removal Transfers
 95. Report TCCS
 96. Report RSKM
 97. Unconstrained Paths
 98. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; tutor3                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; CLK_48Mhz                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_48Mhz }                     ;
; clk_div:inst|clock_1Khz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_1Khz_reg }   ;
; clk_div:inst|clock_1Mhz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_1Mhz_reg }   ;
; clk_div:inst|clock_10Khz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_10Khz_reg }  ;
; clk_div:inst|clock_100Hz      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_100Hz }      ;
; clk_div:inst|clock_100Khz_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_100Khz_reg } ;
; debounce:inst3|pb_debounced   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { debounce:inst3|pb_debounced }   ;
; KEY0                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY0 }                          ;
; LCD_Display:inst1|CLK_400HZ   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LCD_Display:inst1|CLK_400HZ }   ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                              ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                                                  ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
; 244.32 MHz ; 244.32 MHz      ; LCD_Display:inst1|CLK_400HZ   ;                                                       ;
; 264.9 MHz  ; 264.9 MHz       ; CLK_48Mhz                     ;                                                       ;
; 516.26 MHz ; 500.0 MHz       ; debounce:inst3|pb_debounced   ; limit due to high minimum pulse width violation (tch) ;
; 792.39 MHz ; 500.0 MHz       ; clk_div:inst|clock_100Hz      ; limit due to high minimum pulse width violation (tch) ;
; 923.36 MHz ; 500.0 MHz       ; clk_div:inst|clock_1Khz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 933.71 MHz ; 500.0 MHz       ; clk_div:inst|clock_10Khz_reg  ; limit due to high minimum pulse width violation (tch) ;
; 933.71 MHz ; 500.0 MHz       ; clk_div:inst|clock_1Mhz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 935.45 MHz ; 500.0 MHz       ; clk_div:inst|clock_100Khz_reg ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow Model Setup Summary                               ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; LCD_Display:inst1|CLK_400HZ   ; -3.093 ; -40.459       ;
; CLK_48Mhz                     ; -2.775 ; -61.421       ;
; debounce:inst3|pb_debounced   ; -1.638 ; -10.711       ;
; clk_div:inst|clock_100Hz      ; -0.262 ; -0.262        ;
; clk_div:inst|clock_1Khz_reg   ; -0.083 ; -0.166        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.071 ; -0.152        ;
; clk_div:inst|clock_10Khz_reg  ; -0.071 ; -0.141        ;
; clk_div:inst|clock_100Khz_reg ; -0.069 ; -0.150        ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -2.545 ; -2.545        ;
; LCD_Display:inst1|CLK_400HZ   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.391  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.391  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_100Hz      ; 0.522  ; 0.000         ;
; debounce:inst3|pb_debounced   ; 0.527  ; 0.000         ;
+-------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Recovery Summary                          ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; debounce:inst3|pb_debounced ; -0.650 ; -5.200        ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow Model Removal Summary                          ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; debounce:inst3|pb_debounced ; 0.920 ; 0.000         ;
+-----------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -1.380 ; -36.380       ;
; KEY0                          ; -1.222 ; -1.222        ;
; LCD_Display:inst1|CLK_400HZ   ; -0.500 ; -39.000       ;
; debounce:inst3|pb_debounced   ; -0.500 ; -8.000        ;
; clk_div:inst|clock_100Hz      ; -0.500 ; -5.000        ;
; clk_div:inst|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -3.093 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 4.128      ;
; -3.077 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 4.112      ;
; -2.972 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 4.007      ;
; -2.968 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 4.003      ;
; -2.951 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.986      ;
; -2.950 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.985      ;
; -2.931 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.966      ;
; -2.890 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.925      ;
; -2.886 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.921      ;
; -2.869 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.904      ;
; -2.868 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.903      ;
; -2.850 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.885      ;
; -2.846 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.881      ;
; -2.828 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.863      ;
; -2.793 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.828      ;
; -2.789 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.824      ;
; -2.771 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.806      ;
; -2.698 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.734      ;
; -2.649 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.685      ;
; -2.638 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.674      ;
; -2.637 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.673      ;
; -2.633 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.669      ;
; -2.626 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.661      ;
; -2.622 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.657      ;
; -2.621 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.657      ;
; -2.616 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.652      ;
; -2.604 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.639      ;
; -2.603 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.072      ; 3.711      ;
; -2.599 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.072      ; 3.707      ;
; -2.582 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.072      ; 3.690      ;
; -2.581 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.072      ; 3.689      ;
; -2.575 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 4.058      ;
; -2.571 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 4.054      ;
; -2.564 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.599      ;
; -2.553 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 4.036      ;
; -2.544 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 4.027      ;
; -2.507 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.543      ;
; -2.487 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.523      ;
; -2.482 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.517      ;
; -2.463 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.448      ; 3.947      ;
; -2.443 ; KEY0                                                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 2.732      ; 5.711      ;
; -2.442 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.477      ;
; -2.439 ; KEY0                                                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 2.732      ; 5.707      ;
; -2.438 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.921      ;
; -2.434 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.917      ;
; -2.425 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.461      ;
; -2.422 ; KEY0                                                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 2.732      ; 5.690      ;
; -2.421 ; KEY0                                                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 2.732      ; 5.689      ;
; -2.416 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.899      ;
; -2.407 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.890      ;
; -2.405 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.888      ;
; -2.401 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.884      ;
; -2.385 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.420      ;
; -2.384 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.867      ;
; -2.383 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.866      ;
; -2.369 ; LCD_Display:inst1|state.DISPLAY_OFF                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.021     ; 3.384      ;
; -2.338 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.249      ; 3.623      ;
; -2.334 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.249      ; 3.619      ;
; -2.317 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.249      ; 3.602      ;
; -2.316 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.249      ; 3.601      ;
; -2.290 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.005      ; 3.331      ;
; -2.280 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.004      ; 3.320      ;
; -2.274 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.757      ;
; -2.270 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.753      ;
; -2.256 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.293      ;
; -2.253 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.736      ;
; -2.252 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.735      ;
; -2.252 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.289      ;
; -2.241 ; KEY0                                                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 2.733      ; 5.510      ;
; -2.238 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.448      ; 3.722      ;
; -2.234 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.271      ;
; -2.225 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.001      ; 3.262      ;
; -2.218 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                 ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 3.253      ;
; -2.208 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.250      ; 3.494      ;
; -2.204 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.250      ; 3.490      ;
; -2.195 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.072      ; 3.303      ;
; -2.186 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.250      ; 3.472      ;
; -2.180 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.250      ; 3.466      ;
; -2.167 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.650      ;
; -2.167 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.650      ;
; -2.166 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.649      ;
; -2.158 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.448      ; 3.642      ;
; -2.143 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.626      ;
; -2.139 ; LCD_Display:inst1|state.DISPLAY_ON                                                              ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.021     ; 3.154      ;
; -2.139 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.622      ;
; -2.138 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.073      ; 3.247      ;
; -2.121 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.604      ;
; -2.115 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.598      ;
; -2.114 ; LCD_Display:inst1|state.DISPLAY_OFF                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.021     ; 3.129      ;
; -2.101 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.448      ; 3.585      ;
; -2.100 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.448      ; 3.584      ;
; -2.099 ; LCD_Display:inst1|state.MODE_SET                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.021     ; 3.114      ;
; -2.086 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 3.130      ;
; -2.082 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 3.126      ;
; -2.064 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 3.108      ;
; -2.055 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.008      ; 3.099      ;
; -2.035 ; KEY0                                                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 2.732      ; 5.303      ;
; -2.030 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.447      ; 3.513      ;
; -2.016 ; LCD_Display:inst1|state.RETURN_HOME                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.021     ; 3.031      ;
; -2.010 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.073      ; 3.119      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_48Mhz'                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.775 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.811      ;
; -2.775 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.811      ;
; -2.775 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.811      ;
; -2.775 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.811      ;
; -2.775 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.811      ;
; -2.775 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.811      ;
; -2.775 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.811      ;
; -2.775 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.811      ;
; -2.770 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.806      ;
; -2.770 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.806      ;
; -2.770 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.806      ;
; -2.770 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.806      ;
; -2.770 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.806      ;
; -2.770 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.806      ;
; -2.770 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.806      ;
; -2.770 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.806      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.606 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.642      ;
; -2.606 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.642      ;
; -2.606 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.642      ;
; -2.606 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.642      ;
; -2.606 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.642      ;
; -2.606 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.642      ;
; -2.606 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.642      ;
; -2.606 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.642      ;
; -2.476 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.512      ;
; -2.476 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.512      ;
; -2.476 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.512      ;
; -2.476 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.512      ;
; -2.476 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.512      ;
; -2.476 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.512      ;
; -2.476 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.512      ;
; -2.476 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.512      ;
; -2.438 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.474      ;
; -2.438 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.474      ;
; -2.438 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.474      ;
; -2.438 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.474      ;
; -2.438 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.474      ;
; -2.438 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.474      ;
; -2.438 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.474      ;
; -2.438 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.474      ;
; -2.431 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.467      ;
; -2.431 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.467      ;
; -2.431 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.467      ;
; -2.431 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.467      ;
; -2.431 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.467      ;
; -2.431 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.467      ;
; -2.431 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.467      ;
; -2.431 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.467      ;
; -2.396 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.432      ;
; -2.396 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.432      ;
; -2.396 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.432      ;
; -2.396 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.432      ;
; -2.396 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.432      ;
; -2.396 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.432      ;
; -2.396 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.432      ;
; -2.396 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.432      ;
; -2.302 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.338      ;
; -2.302 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.338      ;
; -2.302 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.338      ;
; -2.302 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.338      ;
; -2.302 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.338      ;
; -2.302 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.338      ;
; -2.302 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.338      ;
; -2.302 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.338      ;
; -2.302 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.338      ;
; -2.302 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.338      ;
; -2.302 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.338      ;
; -2.302 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.338      ;
; -2.299 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.335      ;
; -2.299 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.335      ;
; -2.299 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.335      ;
; -2.299 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.335      ;
; -2.299 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.335      ;
; -2.299 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.335      ;
; -2.299 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.335      ;
; -2.299 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.335      ;
; -2.297 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.333      ;
; -2.297 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.333      ;
; -2.297 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.333      ;
; -2.297 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.333      ;
; -2.297 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.333      ;
; -2.297 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.333      ;
; -2.297 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.333      ;
; -2.297 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.333      ;
; -2.297 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.333      ;
; -2.297 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.333      ;
; -2.297 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.333      ;
; -2.297 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.333      ;
; -2.295 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.331      ;
; -2.295 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.331      ;
; -2.295 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.331      ;
; -2.295 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.331      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'debounce:inst3|pb_debounced'                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.638 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.443     ; 2.231      ;
; -1.567 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.443     ; 2.160      ;
; -1.496 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.443     ; 2.089      ;
; -1.489 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.444     ; 2.081      ;
; -1.473 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.446     ; 2.063      ;
; -1.425 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.443     ; 2.018      ;
; -1.418 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.444     ; 2.010      ;
; -1.402 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.446     ; 1.992      ;
; -1.354 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.443     ; 1.947      ;
; -1.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.444     ; 1.939      ;
; -1.331 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.446     ; 1.921      ;
; -1.293 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.197     ; 2.132      ;
; -1.283 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.443     ; 1.876      ;
; -1.260 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.446     ; 1.850      ;
; -1.222 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.197     ; 2.061      ;
; -1.212 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.443     ; 1.805      ;
; -1.189 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.446     ; 1.779      ;
; -1.160 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.439     ; 1.757      ;
; -1.151 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.197     ; 1.990      ;
; -1.143 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.375     ; 1.804      ;
; -1.080 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.197     ; 1.919      ;
; -1.074 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.198     ; 1.912      ;
; -1.072 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.375     ; 1.733      ;
; -1.003 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.198     ; 1.841      ;
; -0.961 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.444     ; 1.553      ;
; -0.937 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.973      ;
; -0.932 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.198     ; 1.770      ;
; -0.866 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.902      ;
; -0.861 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.198     ; 1.699      ;
; -0.812 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.848      ;
; -0.803 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.446     ; 1.393      ;
; -0.795 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.831      ;
; -0.790 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.198     ; 1.628      ;
; -0.774 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.439     ; 1.371      ;
; -0.741 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.777      ;
; -0.736 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.443     ; 1.329      ;
; -0.724 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.760      ;
; -0.719 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.198     ; 1.557      ;
; -0.703 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.739      ;
; -0.697 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.197     ; 1.536      ;
; -0.689 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.375     ; 1.350      ;
; -0.670 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.706      ;
; -0.670 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.706      ;
; -0.653 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.689      ;
; -0.632 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.668      ;
; -0.599 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.635      ;
; -0.599 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.635      ;
; -0.582 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.618      ;
; -0.561 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.597      ;
; -0.561 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.597      ;
; -0.533 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.569      ;
; -0.528 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.564      ;
; -0.528 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.564      ;
; -0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.547      ;
; -0.490 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.526      ;
; -0.490 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.526      ;
; -0.462 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.498      ;
; -0.457 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.493      ;
; -0.457 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.493      ;
; -0.419 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.455      ;
; -0.419 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.455      ;
; -0.415 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.451      ;
; -0.336 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.198     ; 1.174      ;
; -0.076 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.112      ;
; -0.071 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.107      ;
; -0.071 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.107      ;
; -0.032 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.068      ;
; -0.032 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.068      ;
; -0.032 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.068      ;
; -0.028 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.064      ;
; 0.243  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.793      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_100Hz'                                                                                                                     ;
+--------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.262 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 1.298      ;
; -0.028 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 1.064      ;
; 0.154  ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.882      ;
; 0.240  ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.796      ;
; 0.244  ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.792      ;
; 0.244  ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.792      ;
; 0.248  ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.788      ;
+--------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.083 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.119      ;
; -0.083 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.119      ;
; -0.027 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.063      ;
; 0.002  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.034      ;
; 0.227  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.227  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.228  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.379  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.071 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.107      ;
; -0.071 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.107      ;
; -0.038 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.074      ;
; -0.010 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.046      ;
; 0.229  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.807      ;
; 0.232  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.804      ;
; 0.233  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.803      ;
; 0.237  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.379  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.071 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.107      ;
; -0.070 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.106      ;
; -0.028 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.064      ;
; 0.004  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.032      ;
; 0.065  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.971      ;
; 0.235  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.801      ;
; 0.236  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.800      ;
; 0.237  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.379  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.069 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.104      ;
; -0.044 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.080      ;
; -0.013 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.049      ;
; 0.066  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.970      ;
; 0.227  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.227  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.379  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_48Mhz'                                                                                                                                                  ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.545 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; 0.000        ; 2.686      ; 0.657      ;
; -2.045 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; -0.500       ; 2.686      ; 0.657      ;
; 0.138  ; clk_div:inst|clock_1Khz_int           ; clk_div:inst|clock_1Khz_reg           ; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz   ; 0.000        ; 0.390      ; 0.794      ;
; 0.152  ; clk_div:inst|clock_100hz_int          ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz   ; 0.000        ; 0.546      ; 0.964      ;
; 0.159  ; clk_div:inst|clock_10Khz_int          ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz   ; 0.000        ; 0.377      ; 0.802      ;
; 0.208  ; clk_div:inst|clock_100Khz_int         ; clk_div:inst|clock_100Khz_reg         ; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz   ; 0.000        ; 0.488      ; 0.962      ;
; 0.517  ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_100Hz              ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.783      ;
; 0.533  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.799      ;
; 0.673  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.939      ;
; 0.701  ; clk_div:inst|clock_1Mhz_int           ; clk_div:inst|clock_1Mhz_reg           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; -0.004     ; 0.963      ;
; 0.799  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.065      ;
; 0.805  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.075      ;
; 0.812  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.078      ;
; 0.813  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.080      ;
; 0.815  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.081      ;
; 0.831  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.097      ;
; 0.834  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.100      ;
; 0.835  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.105      ;
; 0.845  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[0]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.112      ;
; 0.941  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.207      ;
; 0.971  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.237      ;
; 0.978  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.244      ;
; 0.979  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.245      ;
; 0.979  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.245      ;
; 0.980  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.246      ;
; 0.983  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.249      ;
; 1.009  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.275      ;
; 1.011  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.277      ;
; 1.182  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.448      ;
; 1.188  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.455      ;
; 1.195  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.461      ;
; 1.197  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.463      ;
; 1.217  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.483      ;
; 1.220  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.486      ;
; 1.221  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.487      ;
; 1.223  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.489      ;
; 1.224  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.490      ;
; 1.231  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.497      ;
; 1.231  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.497      ;
; 1.232  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.498      ;
; 1.250  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.516      ;
; 1.253  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.519      ;
; 1.259  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.525      ;
; 1.260  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.526      ;
; 1.266  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.532      ;
; 1.268  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.534      ;
; 1.288  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.554      ;
; 1.291  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.557      ;
; 1.292  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.558      ;
; 1.295  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.561      ;
; 1.302  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.568      ;
; 1.302  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.568      ;
; 1.320  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[0]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.586      ;
; 1.320  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.586      ;
; 1.320  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.586      ;
; 1.320  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.586      ;
; 1.320  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.586      ;
; 1.324  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.590      ;
; 1.330  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.596      ;
; 1.331  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.597      ;
; 1.337  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.603      ;
; 1.359  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.625      ;
; 1.362  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.628      ;
; 1.362  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.628      ;
; 1.362  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.628      ;
; 1.363  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.629      ;
; 1.363  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.629      ;
; 1.366  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.632      ;
; 1.373  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.639      ;
; 1.376  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.642      ;
; 1.379  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.645      ;
; 1.391  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.657      ;
; 1.395  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.661      ;
; 1.397  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.663      ;
; 1.401  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.667      ;
; 1.402  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.668      ;
; 1.413  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.679      ;
; 1.432  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.698      ;
; 1.433  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.699      ;
; 1.434  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.700      ;
; 1.434  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.700      ;
; 1.437  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.703      ;
; 1.444  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.710      ;
; 1.447  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.713      ;
; 1.447  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.713      ;
; 1.454  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.720      ;
; 1.461  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.727      ;
; 1.462  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.728      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.525 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.791      ;
; 0.527 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.795      ;
; 0.538 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.804      ;
; 0.610 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.876      ;
; 0.646 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.912      ;
; 0.664 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.930      ;
; 0.668 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.934      ;
; 0.673 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.939      ;
; 0.694 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.960      ;
; 0.696 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.962      ;
; 0.708 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.974      ;
; 0.775 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.041      ;
; 0.783 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.049      ;
; 0.804 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.070      ;
; 0.818 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.084      ;
; 0.834 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.100      ;
; 0.860 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.126      ;
; 0.864 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.130      ;
; 0.865 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.131      ;
; 0.867 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.133      ;
; 0.875 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.141      ;
; 0.908 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.174      ;
; 0.909 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.175      ;
; 0.931 ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.197      ;
; 0.940 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.206      ;
; 0.944 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.210      ;
; 0.980 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.246      ;
; 1.005 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.271      ;
; 1.041 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.307      ;
; 1.042 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.308      ;
; 1.043 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.309      ;
; 1.044 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.310      ;
; 1.069 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.335      ;
; 1.075 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.341      ;
; 1.080 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 1.345      ;
; 1.082 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.348      ;
; 1.084 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.350      ;
; 1.084 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.350      ;
; 1.086 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.352      ;
; 1.086 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.352      ;
; 1.087 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.353      ;
; 1.087 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.353      ;
; 1.089 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.355      ;
; 1.089 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.355      ;
; 1.090 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.356      ;
; 1.090 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.356      ;
; 1.090 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.356      ;
; 1.135 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.020      ; 1.421      ;
; 1.158 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.424      ;
; 1.246 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.512      ;
; 1.250 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.516      ;
; 1.255 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.521      ;
; 1.255 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.521      ;
; 1.258 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.524      ;
; 1.258 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.524      ;
; 1.260 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.526      ;
; 1.261 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.527      ;
; 1.262 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.528      ;
; 1.281 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.020      ; 1.567      ;
; 1.283 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 1.548      ;
; 1.294 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.560      ;
; 1.295 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.562      ;
; 1.300 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.566      ;
; 1.315 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.581      ;
; 1.320 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.586      ;
; 1.321 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.587      ;
; 1.321 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.587      ;
; 1.324 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.590      ;
; 1.329 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.595      ;
; 1.336 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.021     ; 1.581      ;
; 1.340 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.606      ;
; 1.348 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.021     ; 1.593      ;
; 1.365 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.631      ;
; 1.373 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.021     ; 1.618      ;
; 1.380 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.021     ; 1.625      ;
; 1.382 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.021     ; 1.627      ;
; 1.389 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.655      ;
; 1.392 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.658      ;
; 1.392 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.658      ;
; 1.436 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.702      ;
; 1.442 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.708      ;
; 1.463 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.729      ;
; 1.490 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.020     ; 1.736      ;
; 1.490 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.020     ; 1.736      ;
; 1.490 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.020     ; 1.736      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.542 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.704 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.970      ;
; 0.783 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.049      ;
; 0.814 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.080      ;
; 0.838 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.105      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.533 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.801      ;
; 0.705 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.971      ;
; 0.766 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.032      ;
; 0.798 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.064      ;
; 0.840 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.106      ;
; 0.841 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.107      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.542 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.768 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.034      ;
; 0.797 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.063      ;
; 0.853 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.119      ;
; 0.853 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.119      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.533 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.537 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.804      ;
; 0.541 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.807      ;
; 0.780 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.046      ;
; 0.808 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.074      ;
; 0.841 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.107      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_100Hz'                                                                                                                     ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.522 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.788      ;
; 0.526 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.792      ;
; 0.530 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.796      ;
; 0.616 ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.882      ;
; 0.798 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 1.064      ;
; 1.032 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 1.298      ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'debounce:inst3|pb_debounced'                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.793      ;
; 0.798 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.064      ;
; 0.802 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.068      ;
; 0.841 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.107      ;
; 0.846 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.112      ;
; 1.106 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.198     ; 1.174      ;
; 1.185 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.451      ;
; 1.189 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.455      ;
; 1.227 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.493      ;
; 1.227 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.493      ;
; 1.232 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.498      ;
; 1.260 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.526      ;
; 1.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.547      ;
; 1.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.564      ;
; 1.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.564      ;
; 1.303 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.569      ;
; 1.331 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.597      ;
; 1.352 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.618      ;
; 1.369 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.635      ;
; 1.369 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.635      ;
; 1.402 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.668      ;
; 1.423 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.689      ;
; 1.440 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.706      ;
; 1.440 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.706      ;
; 1.459 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.375     ; 1.350      ;
; 1.467 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.197     ; 1.536      ;
; 1.473 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.739      ;
; 1.489 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.198     ; 1.557      ;
; 1.494 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.760      ;
; 1.506 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.443     ; 1.329      ;
; 1.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.777      ;
; 1.544 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.439     ; 1.371      ;
; 1.560 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.198     ; 1.628      ;
; 1.565 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.831      ;
; 1.573 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.446     ; 1.393      ;
; 1.582 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.848      ;
; 1.631 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.198     ; 1.699      ;
; 1.636 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.902      ;
; 1.702 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.198     ; 1.770      ;
; 1.707 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.973      ;
; 1.731 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.444     ; 1.553      ;
; 1.773 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.198     ; 1.841      ;
; 1.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.375     ; 1.733      ;
; 1.844 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.198     ; 1.912      ;
; 1.850 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.197     ; 1.919      ;
; 1.913 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.375     ; 1.804      ;
; 1.921 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.197     ; 1.990      ;
; 1.930 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.439     ; 1.757      ;
; 1.959 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.446     ; 1.779      ;
; 1.982 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.443     ; 1.805      ;
; 1.992 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.197     ; 2.061      ;
; 2.030 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.446     ; 1.850      ;
; 2.053 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.443     ; 1.876      ;
; 2.063 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.197     ; 2.132      ;
; 2.101 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.446     ; 1.921      ;
; 2.117 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.444     ; 1.939      ;
; 2.124 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.443     ; 1.947      ;
; 2.172 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.446     ; 1.992      ;
; 2.188 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.444     ; 2.010      ;
; 2.195 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.443     ; 2.018      ;
; 2.243 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.446     ; 2.063      ;
; 2.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.444     ; 2.081      ;
; 2.266 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.443     ; 2.089      ;
; 2.337 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.443     ; 2.160      ;
; 2.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.443     ; 2.231      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'debounce:inst3|pb_debounced'                                                                                                                                                    ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; -0.650 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 2.285      ; 3.471      ;
; -0.650 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 2.285      ; 3.471      ;
; -0.650 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 2.285      ; 3.471      ;
; -0.650 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 2.285      ; 3.471      ;
; -0.650 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 2.285      ; 3.471      ;
; -0.650 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 2.285      ; 3.471      ;
; -0.650 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 2.285      ; 3.471      ;
; -0.650 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 2.285      ; 3.471      ;
; -0.150 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 2.285      ; 3.471      ;
; -0.150 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 2.285      ; 3.471      ;
; -0.150 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 2.285      ; 3.471      ;
; -0.150 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 2.285      ; 3.471      ;
; -0.150 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 2.285      ; 3.471      ;
; -0.150 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 2.285      ; 3.471      ;
; -0.150 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 2.285      ; 3.471      ;
; -0.150 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 2.285      ; 3.471      ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'debounce:inst3|pb_debounced'                                                                                                                                                    ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; 0.920 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 2.285      ; 3.471      ;
; 0.920 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 2.285      ; 3.471      ;
; 0.920 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 2.285      ; 3.471      ;
; 0.920 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 2.285      ; 3.471      ;
; 0.920 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 2.285      ; 3.471      ;
; 0.920 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 2.285      ; 3.471      ;
; 0.920 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 2.285      ; 3.471      ;
; 0.920 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 2.285      ; 3.471      ;
; 1.420 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 2.285      ; 3.471      ;
; 1.420 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 2.285      ; 3.471      ;
; 1.420 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 2.285      ; 3.471      ;
; 1.420 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 2.285      ; 3.471      ;
; 1.420 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 2.285      ; 3.471      ;
; 1.420 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 2.285      ; 3.471      ;
; 1.420 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 2.285      ; 3.471      ;
; 1.420 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 2.285      ; 3.471      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_48Mhz'                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_48Mhz ; Rise       ; CLK_48Mhz                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Hz              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Hz              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[19]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY0'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY0  ; Rise       ; KEY0                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; KEY0|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; KEY0|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[0]~15|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[0]~15|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[1]~8|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[1]~8|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[2]~10|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[2]~10|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[3]~13|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[3]~13|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[4]~14|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[4]~14|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[5]~9|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[5]~9|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[6]~11|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[6]~11|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[7]~12|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[7]~12|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[7]~12 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[7]~12 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|inclk[0]                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|inclk[0]                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|outclk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|outclk                                                          ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Hz'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; 6.340 ; 6.340 ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; 6.438 ; 6.438 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; 1.503 ; 1.503 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; 1.674 ; 1.674 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; 2.148 ; 2.148 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; 5.819 ; 5.819 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 5.866 ; 5.866 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 6.438 ; 6.438 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 5.797 ; 5.797 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 5.646 ; 5.646 ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; 2.943 ; 2.943 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 6.701 ; 6.701 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; 8.075 ; 8.075 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; 3.470 ; 3.470 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; 3.424 ; 3.424 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; 3.691 ; 3.691 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; 7.434 ; 7.434 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; 7.920 ; 7.920 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; 8.075 ; 8.075 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; 7.368 ; 7.368 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; 7.217 ; 7.217 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; 0.884 ; 0.884 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW2       ; debounce:inst3|pb_debounced ; 2.648 ; 2.648 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; -4.956 ; -4.956 ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; -0.432 ; -0.432 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; -0.439 ; -0.439 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; -0.805 ; -0.805 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; -0.432 ; -0.432 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; -4.947 ; -4.947 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -5.180 ; -5.180 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -5.199 ; -5.199 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -4.545 ; -4.545 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -4.965 ; -4.965 ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; -1.785 ; -1.785 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -4.817 ; -4.817 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; -2.601 ; -2.601 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; -2.943 ; -2.943 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; -2.601 ; -2.601 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; -2.986 ; -2.986 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; -6.732 ; -6.732 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; -7.393 ; -7.393 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; -7.252 ; -7.252 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; -6.663 ; -6.663 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; -6.515 ; -6.515 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; -0.654 ; -0.654 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW2       ; debounce:inst3|pb_debounced ; -1.363 ; -1.363 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 9.824 ; 9.824 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.993 ; 7.993 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.212 ; 8.212 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 9.033 ; 9.033 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.491 ; 8.491 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 9.824 ; 9.824 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.968 ; 8.968 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.562 ; 7.562 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.444 ; 8.444 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 8.720 ; 8.720 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 8.519 ; 8.519 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 8.912 ; 8.912 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.562 ; 7.562 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.993 ; 7.993 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.212 ; 8.212 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 9.033 ; 9.033 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.491 ; 8.491 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 9.824 ; 9.824 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.968 ; 8.968 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.562 ; 7.562 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.444 ; 8.444 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 8.720 ; 8.720 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 8.519 ; 8.519 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 8.912 ; 8.912 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.873 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.873 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.873 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 9.362 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 9.362 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 9.342 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 9.352 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 9.362 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 9.377 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.873 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.873 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.873 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 9.362 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 9.362 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 9.342 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 9.352 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 9.362 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 9.377 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                          ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.873     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.873     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.873     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 9.362     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 9.362     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 9.342     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 9.352     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 9.362     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 9.377     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                  ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.873     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.873     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.873     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 9.362     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 9.362     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 9.342     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 9.352     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 9.362     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 9.377     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+--------------------------------------------------------+
; Fast Model Setup Summary                               ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; LCD_Display:inst1|CLK_400HZ   ; -0.839 ; -5.589        ;
; CLK_48Mhz                     ; -0.742 ; -13.202       ;
; debounce:inst3|pb_debounced   ; 0.027  ; 0.000         ;
; clk_div:inst|clock_100Hz      ; 0.419  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.496  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.502  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.506  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.508  ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -1.587 ; -1.628        ;
; LCD_Display:inst1|CLK_400HZ   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.215  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.215  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_100Hz      ; 0.241  ; 0.000         ;
; debounce:inst3|pb_debounced   ; 0.241  ; 0.000         ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast Model Recovery Summary                         ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; debounce:inst3|pb_debounced ; 0.044 ; 0.000         ;
+-----------------------------+-------+---------------+


+-----------------------------------------------------+
; Fast Model Removal Summary                          ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; debounce:inst3|pb_debounced ; 0.336 ; 0.000         ;
+-----------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -1.380 ; -36.380       ;
; KEY0                          ; -1.222 ; -1.222        ;
; LCD_Display:inst1|CLK_400HZ   ; -0.500 ; -39.000       ;
; debounce:inst3|pb_debounced   ; -0.500 ; -8.000        ;
; clk_div:inst|clock_100Hz      ; -0.500 ; -5.000        ;
; clk_div:inst|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.839 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.870      ;
; -0.823 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.854      ;
; -0.758 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.789      ;
; -0.754 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.785      ;
; -0.752 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.783      ;
; -0.743 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.774      ;
; -0.741 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.772      ;
; -0.740 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.771      ;
; -0.736 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.767      ;
; -0.725 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.756      ;
; -0.723 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.754      ;
; -0.700 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.731      ;
; -0.696 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.727      ;
; -0.695 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.726      ;
; -0.691 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.722      ;
; -0.685 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.716      ;
; -0.680 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.711      ;
; -0.649 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.680      ;
; -0.646 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.677      ;
; -0.640 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.671      ;
; -0.633 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.664      ;
; -0.630 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.661      ;
; -0.622 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.653      ;
; -0.609 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.640      ;
; -0.591 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.622      ;
; -0.587 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.618      ;
; -0.585 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.616      ;
; -0.576 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.607      ;
; -0.567 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.598      ;
; -0.564 ; KEY0                                                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.574      ; 2.670      ;
; -0.562 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.593      ;
; -0.560 ; KEY0                                                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.574      ; 2.666      ;
; -0.558 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.787      ;
; -0.554 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.783      ;
; -0.553 ; LCD_Display:inst1|state.DISPLAY_OFF                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.018     ; 1.567      ;
; -0.551 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.582      ;
; -0.549 ; KEY0                                                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.574      ; 2.655      ;
; -0.547 ; KEY0                                                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.574      ; 2.653      ;
; -0.543 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.772      ;
; -0.537 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.766      ;
; -0.533 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.564      ;
; -0.527 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.558      ;
; -0.522 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.553      ;
; -0.505 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]     ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.734      ;
; -0.503 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]     ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.732      ;
; -0.501 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]     ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.730      ;
; -0.490 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]     ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.719      ;
; -0.484 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]     ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.713      ;
; -0.484 ; KEY0                                                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.574      ; 2.590      ;
; -0.482 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]     ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.711      ;
; -0.478 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]     ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.707      ;
; -0.467 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]     ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.696      ;
; -0.465 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]     ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.694      ;
; -0.431 ; LCD_Display:inst1|state.DISPLAY_ON                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.018     ; 1.445      ;
; -0.427 ; LCD_Display:inst1|state.DISPLAY_OFF                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.018     ; 1.441      ;
; -0.422 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.651      ;
; -0.418 ; LCD_Display:inst1|CHAR_COUNT[0]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 1.449      ;
; -0.418 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.647      ;
; -0.416 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.645      ;
; -0.415 ; LCD_Display:inst1|state.MODE_SET                                                               ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.019     ; 1.428      ;
; -0.407 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.636      ;
; -0.405 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.634      ;
; -0.391 ; KEY0                                                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.574      ; 2.497      ;
; -0.385 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.614      ;
; -0.379 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.608      ;
; -0.369 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]     ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.598      ;
; -0.366 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]     ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.595      ;
; -0.363 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]     ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.592      ;
; -0.362 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.591      ;
; -0.357 ; KEY0                                                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.574      ; 2.463      ;
; -0.355 ; LCD_Display:inst1|state.RETURN_HOME                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.019     ; 1.368      ;
; -0.355 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.584      ;
; -0.351 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.580      ;
; -0.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.576      ;
; -0.340 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.569      ;
; -0.336 ; LCD_Display:inst1|state.HOLD                                                                   ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.018     ; 1.350      ;
; -0.332 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]     ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.561      ;
; -0.330 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9 ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.212      ; 1.574      ;
; -0.326 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9 ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.212      ; 1.570      ;
; -0.325 ; LCD_Display:inst1|state.HOLD                                                                   ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.018     ; 1.339      ;
; -0.325 ; LCD_Display:inst1|state.HOLD                                                                   ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.018     ; 1.339      ;
; -0.315 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9 ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.212      ; 1.559      ;
; -0.313 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9 ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.212      ; 1.557      ;
; -0.311 ; LCD_Display:inst1|state.DISPLAY_OFF                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.018     ; 1.325      ;
; -0.309 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]     ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.538      ;
; -0.305 ; LCD_Display:inst1|state.DISPLAY_ON                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.018     ; 1.319      ;
; -0.305 ; LCD_Display:inst1|state.LINE2                                                                  ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.019     ; 1.318      ;
; -0.294 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]     ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.523      ;
; -0.289 ; LCD_Display:inst1|state.MODE_SET                                                               ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.019     ; 1.302      ;
; -0.275 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]     ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.504      ;
; -0.260 ; LCD_Display:inst1|state.DISPLAY_CLEAR                                                          ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.019     ; 1.273      ;
; -0.254 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.018      ; 1.304      ;
; -0.254 ; LCD_Display:inst1|state.HOLD                                                                   ; LCD_Display:inst1|LCD_RW_INT                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.286      ;
; -0.252 ; LCD_Display:inst1|state.Print_String                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.019     ; 1.265      ;
; -0.249 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.478      ;
; -0.245 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.474      ;
; -0.242 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.197      ; 1.471      ;
; -0.241 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.018      ; 1.291      ;
; -0.231 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8 ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.279      ; 1.542      ;
; -0.229 ; LCD_Display:inst1|state.RETURN_HOME                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.019     ; 1.242      ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_48Mhz'                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.742 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.775      ;
; -0.742 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.775      ;
; -0.742 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.775      ;
; -0.742 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.775      ;
; -0.742 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.775      ;
; -0.742 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.775      ;
; -0.742 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.775      ;
; -0.742 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.775      ;
; -0.734 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.767      ;
; -0.734 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.767      ;
; -0.734 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.767      ;
; -0.734 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.767      ;
; -0.734 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.767      ;
; -0.734 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.767      ;
; -0.734 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.767      ;
; -0.734 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.767      ;
; -0.732 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.765      ;
; -0.732 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.765      ;
; -0.732 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.765      ;
; -0.732 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.765      ;
; -0.732 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.765      ;
; -0.732 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.765      ;
; -0.732 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.765      ;
; -0.732 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.765      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.699      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.699      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.699      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.699      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.699      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.699      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.699      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.699      ;
; -0.624 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.656      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.644      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.644      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.644      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.644      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.644      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.644      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.644      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.644      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.643      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.643      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.643      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.643      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.643      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.643      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.643      ;
; -0.611 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.643      ;
; -0.588 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.620      ;
; -0.588 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.620      ;
; -0.588 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.620      ;
; -0.588 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.620      ;
; -0.588 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.620      ;
; -0.588 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.620      ;
; -0.588 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.620      ;
; -0.588 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.620      ;
; -0.559 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.591      ;
; -0.539 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.571      ;
; -0.539 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.571      ;
; -0.539 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.571      ;
; -0.539 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.571      ;
; -0.539 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.571      ;
; -0.539 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.571      ;
; -0.539 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.571      ;
; -0.539 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.571      ;
; -0.536 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.568      ;
; -0.536 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.568      ;
; -0.536 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.568      ;
; -0.536 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.568      ;
; -0.536 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.568      ;
; -0.536 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.568      ;
; -0.536 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.568      ;
; -0.536 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.568      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'debounce:inst3|pb_debounced'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.027 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.031     ; 0.974      ;
; 0.062 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.031     ; 0.939      ;
; 0.097 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.031     ; 0.904      ;
; 0.116 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.916      ;
; 0.124 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.032     ; 0.876      ;
; 0.130 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.031     ; 0.871      ;
; 0.132 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.031     ; 0.869      ;
; 0.151 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.881      ;
; 0.159 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.032     ; 0.841      ;
; 0.165 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.031     ; 0.836      ;
; 0.167 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.031     ; 0.834      ;
; 0.186 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.846      ;
; 0.190 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.842      ;
; 0.194 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.032     ; 0.806      ;
; 0.200 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.031     ; 0.801      ;
; 0.202 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.031     ; 0.799      ;
; 0.214 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.083      ; 0.901      ;
; 0.221 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.811      ;
; 0.225 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.807      ;
; 0.229 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.032     ; 0.771      ;
; 0.237 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.031     ; 0.764      ;
; 0.242 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.790      ;
; 0.249 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.083      ; 0.866      ;
; 0.256 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.776      ;
; 0.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.773      ;
; 0.260 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.772      ;
; 0.264 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.032     ; 0.736      ;
; 0.277 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.755      ;
; 0.282 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.028     ; 0.722      ;
; 0.284 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.083      ; 0.831      ;
; 0.291 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.741      ;
; 0.294 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.738      ;
; 0.295 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.737      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.015      ; 0.751      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.082      ; 0.818      ;
; 0.311 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.721      ;
; 0.312 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.720      ;
; 0.319 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.083      ; 0.796      ;
; 0.326 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.706      ;
; 0.329 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.703      ;
; 0.329 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.703      ;
; 0.330 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.702      ;
; 0.331 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.015      ; 0.716      ;
; 0.331 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.082      ; 0.783      ;
; 0.340 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.031     ; 0.661      ;
; 0.346 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.686      ;
; 0.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.685      ;
; 0.364 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.668      ;
; 0.364 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.668      ;
; 0.365 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.667      ;
; 0.366 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.082      ; 0.748      ;
; 0.381 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.651      ;
; 0.382 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.650      ;
; 0.384 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.648      ;
; 0.401 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.082      ; 0.713      ;
; 0.404 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.032     ; 0.596      ;
; 0.422 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.028     ; 0.582      ;
; 0.431 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; -0.031     ; 0.570      ;
; 0.436 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.082      ; 0.678      ;
; 0.457 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.083      ; 0.658      ;
; 0.469 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.015      ; 0.578      ;
; 0.471 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.082      ; 0.643      ;
; 0.504 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.528      ;
; 0.504 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.528      ;
; 0.505 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.527      ;
; 0.519 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.513      ;
; 0.519 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.513      ;
; 0.520 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.512      ;
; 0.522 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.510      ;
; 0.609 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                        ; debounce:inst3|pb_debounced ; 1.000        ; 0.082      ; 0.505      ;
; 0.639 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.393      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_100Hz'                                                                                                                    ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.419 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.613      ;
; 0.521 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.511      ;
; 0.593 ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.439      ;
; 0.636 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.396      ;
; 0.636 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.396      ;
; 0.637 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.395      ;
; 0.639 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.393      ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_1Khz_reg'                                                                                                                          ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.496 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.536      ;
; 0.496 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.536      ;
; 0.520 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.512      ;
; 0.522 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.510      ;
; 0.626 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.626 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.627 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.665 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                            ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.502 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.530      ;
; 0.504 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.528      ;
; 0.512 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.515 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.517      ;
; 0.628 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.630 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.631 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.632 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.665 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_10Khz_reg'                                                                                                                         ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.506 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.526      ;
; 0.507 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.525      ;
; 0.521 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.511      ;
; 0.522 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.510      ;
; 0.560 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.472      ;
; 0.631 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.632 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.633 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.665 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_100Khz_reg'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.508 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.512 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.512 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.561 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.471      ;
; 0.627 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.628 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.665 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_48Mhz'                                                                                                                                                  ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.587 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; 0.000        ; 1.661      ; 0.367      ;
; -1.087 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; -0.500       ; 1.661      ; 0.367      ;
; -0.021 ; clk_div:inst|clock_1Khz_int           ; clk_div:inst|clock_1Khz_reg           ; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz   ; 0.000        ; 0.266      ; 0.397      ;
; -0.014 ; clk_div:inst|clock_100hz_int          ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz   ; 0.000        ; 0.332      ; 0.470      ;
; -0.006 ; clk_div:inst|clock_10Khz_int          ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz   ; 0.000        ; 0.256      ; 0.402      ;
; 0.029  ; clk_div:inst|clock_100Khz_int         ; clk_div:inst|clock_100Khz_reg         ; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz   ; 0.000        ; 0.288      ; 0.469      ;
; 0.238  ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_100Hz              ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.390      ;
; 0.246  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.398      ;
; 0.299  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.451      ;
; 0.319  ; clk_div:inst|clock_1Mhz_int           ; clk_div:inst|clock_1Mhz_reg           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; -0.001     ; 0.470      ;
; 0.358  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.512      ;
; 0.365  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.525      ;
; 0.375  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[0]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.529      ;
; 0.420  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.572      ;
; 0.436  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.588      ;
; 0.438  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.590      ;
; 0.440  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.592      ;
; 0.440  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.592      ;
; 0.440  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.592      ;
; 0.448  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.600      ;
; 0.448  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.600      ;
; 0.496  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.650      ;
; 0.503  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.655      ;
; 0.505  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.657      ;
; 0.510  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.665      ;
; 0.515  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.669      ;
; 0.531  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.685      ;
; 0.538  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.690      ;
; 0.540  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.692      ;
; 0.544  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.696      ;
; 0.546  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.699      ;
; 0.548  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.700      ;
; 0.550  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.702      ;
; 0.552  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.704      ;
; 0.558  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.710      ;
; 0.566  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.718      ;
; 0.568  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.720      ;
; 0.573  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.725      ;
; 0.574  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.726      ;
; 0.576  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.728      ;
; 0.578  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.730      ;
; 0.578  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.730      ;
; 0.581  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.734      ;
; 0.583  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.735      ;
; 0.585  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.737      ;
; 0.588  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.740      ;
; 0.593  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.745      ;
; 0.601  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.753      ;
; 0.603  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.755      ;
; 0.604  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.756      ;
; 0.606  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.758      ;
; 0.610  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.762      ;
; 0.613  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.765      ;
; 0.613  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.765      ;
; 0.616  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.768      ;
; 0.617  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.769      ;
; 0.620  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.772      ;
; 0.621  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.001      ; 0.774      ;
; 0.623  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.775      ;
; 0.632  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.784      ;
; 0.634  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.786      ;
; 0.636  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.788      ;
; 0.638  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.790      ;
; 0.639  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.791      ;
; 0.645  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[0]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.797      ;
; 0.645  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.797      ;
; 0.645  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.797      ;
; 0.645  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.797      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.394      ;
; 0.245 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.397      ;
; 0.251 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.403      ;
; 0.286 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.438      ;
; 0.303 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.455      ;
; 0.314 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.466      ;
; 0.315 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.468      ;
; 0.324 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.476      ;
; 0.327 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.479      ;
; 0.337 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.490      ;
; 0.345 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.497      ;
; 0.362 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.514      ;
; 0.367 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.525      ;
; 0.385 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.537      ;
; 0.389 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.542      ;
; 0.398 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.550      ;
; 0.398 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.550      ;
; 0.409 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.561      ;
; 0.411 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.563      ;
; 0.413 ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.565      ;
; 0.420 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.572      ;
; 0.439 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.590      ;
; 0.441 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.593      ;
; 0.447 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.599      ;
; 0.467 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.619      ;
; 0.468 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.620      ;
; 0.478 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.629      ;
; 0.484 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.637      ;
; 0.485 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.638      ;
; 0.491 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.643      ;
; 0.497 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.649      ;
; 0.502 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.018      ; 0.672      ;
; 0.511 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.663      ;
; 0.513 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.665      ;
; 0.513 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.667      ;
; 0.517 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.670      ;
; 0.536 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.688      ;
; 0.549 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.701      ;
; 0.551 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.703      ;
; 0.551 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.703      ;
; 0.553 ; KEY0                                         ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.574      ; 2.279      ;
; 0.557 ; KEY0                                         ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.574      ; 2.283      ;
; 0.564 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.002     ; 0.714      ;
; 0.564 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.716      ;
; 0.567 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.719      ;
; 0.567 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.719      ;
; 0.567 ; KEY0                                         ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.574      ; 2.293      ;
; 0.568 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.721      ;
; 0.569 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.721      ;
; 0.570 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.018      ; 0.740      ;
; 0.571 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.723      ;
; 0.571 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.723      ;
; 0.573 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.724      ;
; 0.586 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.738      ;
; 0.597 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.750      ;
; 0.600 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.753      ;
; 0.606 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.758      ;
; 0.609 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.760      ;
; 0.611 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.019     ; 0.744      ;
; 0.619 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.772      ;
; 0.621 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.774      ;
; 0.621 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.774      ;
; 0.621 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.773      ;
; 0.629 ; KEY0                                         ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.574      ; 2.355      ;
; 0.630 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.782      ;
; 0.636 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.019     ; 0.769      ;
; 0.640 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.792      ;
; 0.641 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.793      ;
; 0.642 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.019     ; 0.775      ;
; 0.643 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.019     ; 0.776      ;
; 0.643 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.795      ;
; 0.643 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.019     ; 0.776      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.319 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.471      ;
; 0.368 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.372 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.320 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.472      ;
; 0.358 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.511      ;
; 0.373 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.526      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.358 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.512      ;
; 0.384 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.536      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.248 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.365 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.517      ;
; 0.368 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.376 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.530      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_100Hz'                                                                                                                     ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.241 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.396      ;
; 0.287 ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.439      ;
; 0.359 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.511      ;
; 0.461 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.613      ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'debounce:inst3|pb_debounced'                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.241 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.393      ;
; 0.271 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.082      ; 0.505      ;
; 0.358 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.513      ;
; 0.375 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.528      ;
; 0.409 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.082      ; 0.643      ;
; 0.411 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.015      ; 0.578      ;
; 0.423 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.083      ; 0.658      ;
; 0.444 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.082      ; 0.678      ;
; 0.449 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.031     ; 0.570      ;
; 0.458 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.028     ; 0.582      ;
; 0.476 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.032     ; 0.596      ;
; 0.479 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.082      ; 0.713      ;
; 0.496 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.651      ;
; 0.514 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.082      ; 0.748      ;
; 0.515 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.668      ;
; 0.533 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.686      ;
; 0.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.031     ; 0.661      ;
; 0.549 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.015      ; 0.716      ;
; 0.549 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.082      ; 0.783      ;
; 0.550 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.703      ;
; 0.551 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.703      ;
; 0.554 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.706      ;
; 0.561 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.083      ; 0.796      ;
; 0.568 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.721      ;
; 0.584 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.015      ; 0.751      ;
; 0.584 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.082      ; 0.818      ;
; 0.585 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.737      ;
; 0.586 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.738      ;
; 0.589 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.741      ;
; 0.596 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.083      ; 0.831      ;
; 0.598 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.028     ; 0.722      ;
; 0.603 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.755      ;
; 0.616 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.032     ; 0.736      ;
; 0.620 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.772      ;
; 0.621 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.773      ;
; 0.624 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.776      ;
; 0.631 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.083      ; 0.866      ;
; 0.638 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.790      ;
; 0.643 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.031     ; 0.764      ;
; 0.651 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.032     ; 0.771      ;
; 0.655 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.807      ;
; 0.659 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.811      ;
; 0.666 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; 0.083      ; 0.901      ;
; 0.678 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.031     ; 0.799      ;
; 0.680 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.031     ; 0.801      ;
; 0.686 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.032     ; 0.806      ;
; 0.690 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.842      ;
; 0.694 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.846      ;
; 0.713 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.031     ; 0.834      ;
; 0.715 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.031     ; 0.836      ;
; 0.721 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.032     ; 0.841      ;
; 0.729 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.881      ;
; 0.748 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.031     ; 0.869      ;
; 0.750 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.031     ; 0.871      ;
; 0.756 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.032     ; 0.876      ;
; 0.764 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0]      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.916      ;
; 0.783 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.031     ; 0.904      ;
; 0.818 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.031     ; 0.939      ;
; 0.853 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0                        ; debounce:inst3|pb_debounced ; 0.000        ; -0.031     ; 0.974      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'debounce:inst3|pb_debounced'                                                                                                                                                   ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; 0.044 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 1.377      ; 1.865      ;
; 0.044 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 1.377      ; 1.865      ;
; 0.044 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 1.377      ; 1.865      ;
; 0.044 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 1.377      ; 1.865      ;
; 0.044 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 1.377      ; 1.865      ;
; 0.044 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 1.377      ; 1.865      ;
; 0.044 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 1.377      ; 1.865      ;
; 0.044 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; debounce:inst3|pb_debounced ; 0.500        ; 1.377      ; 1.865      ;
; 0.544 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 1.377      ; 1.865      ;
; 0.544 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 1.377      ; 1.865      ;
; 0.544 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 1.377      ; 1.865      ;
; 0.544 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 1.377      ; 1.865      ;
; 0.544 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 1.377      ; 1.865      ;
; 0.544 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 1.377      ; 1.865      ;
; 0.544 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 1.377      ; 1.865      ;
; 0.544 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; debounce:inst3|pb_debounced ; 1.000        ; 1.377      ; 1.865      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'debounce:inst3|pb_debounced'                                                                                                                                                    ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; 0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 1.377      ; 1.865      ;
; 0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 1.377      ; 1.865      ;
; 0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 1.377      ; 1.865      ;
; 0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 1.377      ; 1.865      ;
; 0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 1.377      ; 1.865      ;
; 0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 1.377      ; 1.865      ;
; 0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 1.377      ; 1.865      ;
; 0.336 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; debounce:inst3|pb_debounced ; 0.000        ; 1.377      ; 1.865      ;
; 0.836 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 1.377      ; 1.865      ;
; 0.836 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 1.377      ; 1.865      ;
; 0.836 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 1.377      ; 1.865      ;
; 0.836 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 1.377      ; 1.865      ;
; 0.836 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 1.377      ; 1.865      ;
; 0.836 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 1.377      ; 1.865      ;
; 0.836 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 1.377      ; 1.865      ;
; 0.836 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ; KEY0         ; debounce:inst3|pb_debounced ; -0.500       ; 1.377      ; 1.865      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_48Mhz'                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_48Mhz ; Rise       ; CLK_48Mhz                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Hz              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Hz              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[19]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY0'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY0  ; Rise       ; KEY0                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; KEY0|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; KEY0|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[0]~15|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[0]~15|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[1]~8|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[1]~8|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[2]~10|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[2]~10|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[3]~13|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[3]~13|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[4]~14|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[4]~14|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[5]~9|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[5]~9|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[6]~11|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[6]~11|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[7]~12|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[7]~12|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[0]~15 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[1]~8  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[2]~10 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[4]~14 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[5]~9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[6]~11 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[7]~12 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|latch_signal[7]~12 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_4ph:auto_generated|pre_hazard[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|inclk[0]                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|inclk[0]                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|outclk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|outclk                                                          ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Hz'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; 3.348 ; 3.348 ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; 3.612 ; 3.612 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; 0.675 ; 0.675 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; 0.746 ; 0.746 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; 0.951 ; 0.951 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; 3.306 ; 3.306 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 3.350 ; 3.350 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 3.612 ; 3.612 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 3.309 ; 3.309 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 3.250 ; 3.250 ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; 1.064 ; 1.064 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 3.533 ; 3.533 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; 4.116 ; 4.116 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; 1.347 ; 1.347 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; 1.313 ; 1.313 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; 1.438 ; 1.438 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; 3.812 ; 3.812 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; 4.054 ; 4.054 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; 4.116 ; 4.116 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; 3.817 ; 3.817 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; 3.737 ; 3.737 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; 0.241 ; 0.241 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW2       ; debounce:inst3|pb_debounced ; 0.979 ; 0.979 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; -2.730 ; -2.730 ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; -0.222 ; -0.222 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; -0.226 ; -0.226 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; -0.385 ; -0.385 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; -0.222 ; -0.222 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; -2.945 ; -2.945 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -3.072 ; -3.072 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -3.089 ; -3.089 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -2.774 ; -2.774 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -2.973 ; -2.973 ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; -0.553 ; -0.553 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -2.778 ; -2.778 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; -0.938 ; -0.938 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; -1.090 ; -1.090 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; -0.938 ; -0.938 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; -1.107 ; -1.107 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; -3.502 ; -3.502 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; -3.797 ; -3.797 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; -3.741 ; -3.741 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; -3.486 ; -3.486 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; -3.427 ; -3.427 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; -0.121 ; -0.121 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW2       ; debounce:inst3|pb_debounced ; -0.375 ; -0.375 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 5.291 ; 5.291 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.282 ; 4.282 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.368 ; 4.368 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.851 ; 4.851 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.562 ; 4.562 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 5.291 ; 5.291 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.675 ; 4.675 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.116 ; 4.116 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.478 ; 4.478 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 4.594 ; 4.594 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 4.521 ; 4.521 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.673 ; 4.673 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.116 ; 4.116 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.282 ; 4.282 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.368 ; 4.368 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.851 ; 4.851 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.562 ; 4.562 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 5.291 ; 5.291 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.675 ; 4.675 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.116 ; 4.116 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.478 ; 4.478 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 4.594 ; 4.594 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 4.521 ; 4.521 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.673 ; 4.673 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.629 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.629 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.629 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.849 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.849 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.829 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.839 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.849 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.862 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.629 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.629 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.629 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.849 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.849 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.829 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.839 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.849 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.862 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                          ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.629     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.629     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.629     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.849     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.849     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.829     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.839     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.849     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.862     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                  ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.629     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.629     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.629     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.849     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.849     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.829     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.839     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.849     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.862     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Clock                          ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -3.093   ; -2.545 ; -0.650   ; 0.336   ; -1.380              ;
;  CLK_48Mhz                     ; -2.775   ; -2.545 ; N/A      ; N/A     ; -1.380              ;
;  KEY0                          ; N/A      ; N/A    ; N/A      ; N/A     ; -1.222              ;
;  LCD_Display:inst1|CLK_400HZ   ; -3.093   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_100Hz      ; -0.262   ; 0.241  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_100Khz_reg ; -0.069   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_10Khz_reg  ; -0.071   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_1Khz_reg   ; -0.083   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_1Mhz_reg   ; -0.071   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  debounce:inst3|pb_debounced   ; -1.638   ; 0.241  ; -0.650   ; 0.336   ; -0.500              ;
; Design-wide TNS                ; -113.462 ; -2.545 ; -5.2     ; 0.0     ; -105.602            ;
;  CLK_48Mhz                     ; -61.421  ; -2.545 ; N/A      ; N/A     ; -36.380             ;
;  KEY0                          ; N/A      ; N/A    ; N/A      ; N/A     ; -1.222              ;
;  LCD_Display:inst1|CLK_400HZ   ; -40.459  ; 0.000  ; N/A      ; N/A     ; -39.000             ;
;  clk_div:inst|clock_100Hz      ; -0.262   ; 0.000  ; N/A      ; N/A     ; -5.000              ;
;  clk_div:inst|clock_100Khz_reg ; -0.150   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_10Khz_reg  ; -0.141   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_1Khz_reg   ; -0.166   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_1Mhz_reg   ; -0.152   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  debounce:inst3|pb_debounced   ; -10.711  ; 0.000  ; -5.200   ; 0.000   ; -8.000              ;
+--------------------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; 6.340 ; 6.340 ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; 6.438 ; 6.438 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; 1.503 ; 1.503 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; 1.674 ; 1.674 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; 2.148 ; 2.148 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; 5.819 ; 5.819 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 5.866 ; 5.866 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 6.438 ; 6.438 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 5.797 ; 5.797 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 5.646 ; 5.646 ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; 2.943 ; 2.943 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 6.701 ; 6.701 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; 8.075 ; 8.075 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; 3.470 ; 3.470 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; 3.424 ; 3.424 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; 3.691 ; 3.691 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; 7.434 ; 7.434 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; 7.920 ; 7.920 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; 8.075 ; 8.075 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; 7.368 ; 7.368 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; 7.217 ; 7.217 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; 0.884 ; 0.884 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW2       ; debounce:inst3|pb_debounced ; 2.648 ; 2.648 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; -2.730 ; -2.730 ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; -0.222 ; -0.222 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; -0.226 ; -0.226 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; -0.385 ; -0.385 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; -0.222 ; -0.222 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; -2.945 ; -2.945 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -3.072 ; -3.072 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -3.089 ; -3.089 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -2.774 ; -2.774 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -2.973 ; -2.973 ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; -0.553 ; -0.553 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -2.778 ; -2.778 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; -0.938 ; -0.938 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; -1.090 ; -1.090 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; -0.938 ; -0.938 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; -1.107 ; -1.107 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; -3.502 ; -3.502 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; -3.797 ; -3.797 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; -3.741 ; -3.741 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; -3.486 ; -3.486 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; -3.427 ; -3.427 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; -0.121 ; -0.121 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW2       ; debounce:inst3|pb_debounced ; -0.375 ; -0.375 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 9.824 ; 9.824 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.993 ; 7.993 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.212 ; 8.212 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 9.033 ; 9.033 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.491 ; 8.491 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 9.824 ; 9.824 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.968 ; 8.968 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.562 ; 7.562 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.444 ; 8.444 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 8.720 ; 8.720 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 8.519 ; 8.519 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 8.912 ; 8.912 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.116 ; 4.116 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.282 ; 4.282 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.368 ; 4.368 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.851 ; 4.851 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.562 ; 4.562 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 5.291 ; 5.291 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.675 ; 4.675 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.116 ; 4.116 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.478 ; 4.478 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 4.594 ; 4.594 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 4.521 ; 4.521 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.673 ; 4.673 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLK_48Mhz                     ; CLK_48Mhz                     ; 604      ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; clk_div:inst|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; clk_div:inst|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; clk_div:inst|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Hz      ; clk_div:inst|clock_100Hz      ; 7        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; debounce:inst3|pb_debounced   ; 36       ; 0        ; 0        ; 0        ;
; KEY0                          ; debounce:inst3|pb_debounced   ; 35       ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; LCD_Display:inst1|CLK_400HZ   ; 52       ; 0        ; 0        ; 0        ;
; KEY0                          ; LCD_Display:inst1|CLK_400HZ   ; 104      ; 52       ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; LCD_Display:inst1|CLK_400HZ   ; 538      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLK_48Mhz                     ; CLK_48Mhz                     ; 604      ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; clk_div:inst|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; clk_div:inst|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; clk_div:inst|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Hz      ; clk_div:inst|clock_100Hz      ; 7        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; debounce:inst3|pb_debounced   ; 36       ; 0        ; 0        ; 0        ;
; KEY0                          ; debounce:inst3|pb_debounced   ; 35       ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; LCD_Display:inst1|CLK_400HZ   ; 52       ; 0        ; 0        ; 0        ;
; KEY0                          ; LCD_Display:inst1|CLK_400HZ   ; 104      ; 52       ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; LCD_Display:inst1|CLK_400HZ   ; 538      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------+
; Recovery Transfers                                                                   ;
+------------+-----------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------+----------+----------+----------+----------+
; KEY0       ; debounce:inst3|pb_debounced ; 8        ; 8        ; 0        ; 0        ;
+------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------+
; Removal Transfers                                                                    ;
+------------+-----------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------+----------+----------+----------+----------+
; KEY0       ; debounce:inst3|pb_debounced ; 8        ; 8        ; 0        ; 0        ;
+------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 141   ; 141  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Feb 14 12:51:35 2023
Info: Command: quartus_sta tutor3 -c tutor3
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tutor3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_48Mhz CLK_48Mhz
    Info (332105): create_clock -period 1.000 -name LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ
    Info (332105): create_clock -period 1.000 -name debounce:inst3|pb_debounced debounce:inst3|pb_debounced
    Info (332105): create_clock -period 1.000 -name KEY0 KEY0
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_10Khz_reg clk_div:inst|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_100Khz_reg clk_div:inst|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_1Mhz_reg clk_div:inst|clock_1Mhz_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.093
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.093       -40.459 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -2.775       -61.421 CLK_48Mhz 
    Info (332119):    -1.638       -10.711 debounce:inst3|pb_debounced 
    Info (332119):    -0.262        -0.262 clk_div:inst|clock_100Hz 
    Info (332119):    -0.083        -0.166 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.071        -0.152 clk_div:inst|clock_1Mhz_reg 
    Info (332119):    -0.071        -0.141 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.069        -0.150 clk_div:inst|clock_100Khz_reg 
Info (332146): Worst-case hold slack is -2.545
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.545        -2.545 CLK_48Mhz 
    Info (332119):     0.391         0.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):     0.391         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.522         0.000 clk_div:inst|clock_100Hz 
    Info (332119):     0.527         0.000 debounce:inst3|pb_debounced 
Info (332146): Worst-case recovery slack is -0.650
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.650        -5.200 debounce:inst3|pb_debounced 
Info (332146): Worst-case removal slack is 0.920
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.920         0.000 debounce:inst3|pb_debounced 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -36.380 CLK_48Mhz 
    Info (332119):    -1.222        -1.222 KEY0 
    Info (332119):    -0.500       -39.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.500        -8.000 debounce:inst3|pb_debounced 
    Info (332119):    -0.500        -5.000 clk_div:inst|clock_100Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.839
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.839        -5.589 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.742       -13.202 CLK_48Mhz 
    Info (332119):     0.027         0.000 debounce:inst3|pb_debounced 
    Info (332119):     0.419         0.000 clk_div:inst|clock_100Hz 
    Info (332119):     0.496         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.502         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.506         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.508         0.000 clk_div:inst|clock_100Khz_reg 
Info (332146): Worst-case hold slack is -1.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.587        -1.628 CLK_48Mhz 
    Info (332119):     0.215         0.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):     0.215         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.241         0.000 clk_div:inst|clock_100Hz 
    Info (332119):     0.241         0.000 debounce:inst3|pb_debounced 
Info (332146): Worst-case recovery slack is 0.044
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.044         0.000 debounce:inst3|pb_debounced 
Info (332146): Worst-case removal slack is 0.336
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.336         0.000 debounce:inst3|pb_debounced 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -36.380 CLK_48Mhz 
    Info (332119):    -1.222        -1.222 KEY0 
    Info (332119):    -0.500       -39.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.500        -8.000 debounce:inst3|pb_debounced 
    Info (332119):    -0.500        -5.000 clk_div:inst|clock_100Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4553 megabytes
    Info: Processing ended: Tue Feb 14 12:51:37 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


