
ubuntu-preinstalled/dbus-update-activation-environment:     file format elf32-littlearm


Disassembly of section .init:

00000934 <.init>:
 934:	push	{r3, lr}
 938:	bl	10c8 <abort@plt+0x60c>
 93c:	pop	{r3, pc}

Disassembly of section .plt:

00000940 <dbus_bus_get@plt-0x14>:
 940:	push	{lr}		; (str lr, [sp, #-4]!)
 944:	ldr	lr, [pc, #4]	; 950 <dbus_bus_get@plt-0x4>
 948:	add	lr, pc, lr
 94c:	ldr	pc, [lr, #8]!
 950:	andeq	r1, r1, r0, lsl #12

00000954 <dbus_bus_get@plt>:
 954:	add	ip, pc, #0, 12
 958:	add	ip, ip, #69632	; 0x11000
 95c:	ldr	pc, [ip, #1536]!	; 0x600

00000960 <dbus_connection_unref@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #69632	; 0x11000
 968:	ldr	pc, [ip, #1528]!	; 0x5f8

0000096c <dbus_message_iter_init_append@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #69632	; 0x11000
 974:	ldr	pc, [ip, #1520]!	; 0x5f0

00000978 <strcmp@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #69632	; 0x11000
 980:	ldr	pc, [ip, #1512]!	; 0x5e8

00000984 <__cxa_finalize@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #69632	; 0x11000
 98c:	ldr	pc, [ip, #1504]!	; 0x5e0

00000990 <dbus_message_iter_append_basic@plt>:
 990:	add	ip, pc, #0, 12
 994:	add	ip, ip, #69632	; 0x11000
 998:	ldr	pc, [ip, #1496]!	; 0x5d8

0000099c <free@plt>:
 99c:	add	ip, pc, #0, 12
 9a0:	add	ip, ip, #69632	; 0x11000
 9a4:	ldr	pc, [ip, #1488]!	; 0x5d0

000009a8 <dbus_validate_utf8@plt>:
 9a8:	add	ip, pc, #0, 12
 9ac:	add	ip, ip, #69632	; 0x11000
 9b0:	ldr	pc, [ip, #1480]!	; 0x5c8

000009b4 <dbus_message_get_args@plt>:
 9b4:	add	ip, pc, #0, 12
 9b8:	add	ip, ip, #69632	; 0x11000
 9bc:	ldr	pc, [ip, #1472]!	; 0x5c0

000009c0 <strdup@plt>:
 9c0:	add	ip, pc, #0, 12
 9c4:	add	ip, ip, #69632	; 0x11000
 9c8:	ldr	pc, [ip, #1464]!	; 0x5b8

000009cc <__stack_chk_fail@plt>:
 9cc:	add	ip, pc, #0, 12
 9d0:	add	ip, ip, #69632	; 0x11000
 9d4:	ldr	pc, [ip, #1456]!	; 0x5b0

000009d8 <dbus_message_unref@plt>:
 9d8:	add	ip, pc, #0, 12
 9dc:	add	ip, ip, #69632	; 0x11000
 9e0:	ldr	pc, [ip, #1448]!	; 0x5a8

000009e4 <dbus_message_iter_close_container@plt>:
 9e4:	add	ip, pc, #0, 12
 9e8:	add	ip, ip, #69632	; 0x11000
 9ec:	ldr	pc, [ip, #1440]!	; 0x5a0

000009f0 <dbus_error_free@plt>:
 9f0:	add	ip, pc, #0, 12
 9f4:	add	ip, ip, #69632	; 0x11000
 9f8:	ldr	pc, [ip, #1432]!	; 0x598

000009fc <dbus_connection_send_with_reply_and_block@plt>:
 9fc:	add	ip, pc, #0, 12
 a00:	add	ip, ip, #69632	; 0x11000
 a04:	ldr	pc, [ip, #1424]!	; 0x590

00000a08 <__asprintf_chk@plt>:
 a08:	add	ip, pc, #0, 12
 a0c:	add	ip, ip, #69632	; 0x11000
 a10:	ldr	pc, [ip, #1416]!	; 0x588

00000a14 <getenv@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #69632	; 0x11000
 a1c:	ldr	pc, [ip, #1408]!	; 0x580

00000a20 <__libc_start_main@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #69632	; 0x11000
 a28:	ldr	pc, [ip, #1400]!	; 0x578

00000a2c <__vfprintf_chk@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #69632	; 0x11000
 a34:	ldr	pc, [ip, #1392]!	; 0x570

00000a38 <__gmon_start__@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #69632	; 0x11000
 a40:	ldr	pc, [ip, #1384]!	; 0x568

00000a44 <exit@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #69632	; 0x11000
 a4c:	ldr	pc, [ip, #1376]!	; 0x560

00000a50 <dbus_message_new_method_call@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #69632	; 0x11000
 a58:	ldr	pc, [ip, #1368]!	; 0x558

00000a5c <strchr@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #69632	; 0x11000
 a64:	ldr	pc, [ip, #1360]!	; 0x550

00000a68 <dbus_message_iter_open_container@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #69632	; 0x11000
 a70:	ldr	pc, [ip, #1352]!	; 0x548

00000a74 <__errno_location@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #69632	; 0x11000
 a7c:	ldr	pc, [ip, #1344]!	; 0x540

00000a80 <write@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #69632	; 0x11000
 a88:	ldr	pc, [ip, #1336]!	; 0x538

00000a8c <__fprintf_chk@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #69632	; 0x11000
 a94:	ldr	pc, [ip, #1328]!	; 0x530

00000a98 <fputc@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #69632	; 0x11000
 aa0:	ldr	pc, [ip, #1320]!	; 0x528

00000aa4 <dbus_set_error_from_message@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #69632	; 0x11000
 aac:	ldr	pc, [ip, #1312]!	; 0x520

00000ab0 <__xstat64@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #69632	; 0x11000
 ab8:	ldr	pc, [ip, #1304]!	; 0x518

00000abc <abort@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #69632	; 0x11000
 ac4:	ldr	pc, [ip, #1296]!	; 0x510

Disassembly of section .text:

00000ac8 <.text>:
     ac8:	svcmi	0x00f0e92d
     acc:	stc	8, cr2, [sp, #-4]!
     ad0:			; <UNDEFINED> instruction: 0xf8df8b06
     ad4:			; <UNDEFINED> instruction: 0xf8df24f8
     ad8:	ldrbtmi	r3, [sl], #-1272	; 0xfffffb08
     adc:	ldrbtvs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     ae0:	stcge	0, cr11, [ip], {229}	; 0xe5
     ae4:	strls	r4, [r6], #-1150	; 0xfffffb82
     ae8:	smlabteq	r4, sp, r9, lr
     aec:			; <UNDEFINED> instruction: 0xf04f58d3
     af0:	ldmdavs	fp, {r0, r9}
     af4:			; <UNDEFINED> instruction: 0xf04f9363
     af8:			; <UNDEFINED> instruction: 0xf04f0300
     afc:	movwls	r0, #58112	; 0xe300
     b00:	movwcc	lr, #2500	; 0x9c4
     b04:			; <UNDEFINED> instruction: 0xf88d60e3
     b08:	vqadd.u8	d18, d0, d24
     b0c:			; <UNDEFINED> instruction: 0xf8df820f
     b10:	ldrmi	r8, [sp], -r8, asr #9
     b14:	strbls	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     b18:			; <UNDEFINED> instruction: 0xf8df2401
     b1c:	ldrbtmi	fp, [r8], #1220	; 0x4c4
     b20:	ldrbtmi	r9, [r9], #771	; 0x303
     b24:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     b28:			; <UNDEFINED> instruction: 0x460f44fb
     b2c:	ldrbtmi	r4, [fp], #-1666	; 0xfffff97e
     b30:	movwls	r9, #9735	; 0x2607
     b34:			; <UNDEFINED> instruction: 0x4649e012
     b38:			; <UNDEFINED> instruction: 0xf7ff4630
     b3c:	teqlt	r0, #30, 30	; 0x78
     b40:			; <UNDEFINED> instruction: 0x46594630
     b44:	svc	0x0018f7ff
     b48:			; <UNDEFINED> instruction: 0xf0402800
     b4c:	blls	a142c <abort@plt+0xa0970>
     b50:	movwcs	r4, #5658	; 0x161a
     b54:	strcc	r6, [r1], #-19	; 0xffffffed
     b58:	andsle	r4, r5, r2, lsr #11
     b5c:	svcvs	0x0004f857
     b60:	bcs	b5ec30 <abort@plt+0xb5e174>
     b64:	ldmdavc	r2!, {r1, r2, r4, r8, ip, lr, pc}^
     b68:	tstle	r3, sp, lsr #20
     b6c:	bcs	1ee3c <abort@plt+0x1e380>
     b70:	orrhi	pc, sl, r0
     b74:	ldrtmi	r4, [r0], -r1, asr #12
     b78:	mrc	7, 7, APSR_nzcv, cr14, cr15, {7}
     b7c:	bicsle	r2, sl, r0, lsl #16
     b80:	strcs	r3, [r1, #-1025]	; 0xfffffbff
     b84:	mvnle	r4, r2, lsr #11
     b88:	stcls	14, cr9, [r4], {7}
     b8c:	movwcs	lr, #4105	; 0x1009
     b90:	strb	r9, [r0, r3, lsl #6]!
     b94:	blls	1283b8 <abort@plt+0x1278fc>
     b98:	ble	91610 <abort@plt+0x90b54>
     b9c:			; <UNDEFINED> instruction: 0xf0402d00
     ba0:	stmdbls	r6, {r0, r1, r2, r3, r5, r6, r7, r8, pc}
     ba4:			; <UNDEFINED> instruction: 0xf7ff2000
     ba8:	mcr	14, 0, lr, cr9, cr6, {6}
     bac:	stmdacs	r0, {r4, r9, fp}
     bb0:	mvnshi	pc, r0
     bb4:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     bb8:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     bbc:			; <UNDEFINED> instruction: 0xf8df447a
     bc0:	ldrbtmi	r1, [fp], #-1072	; 0xfffffbd0
     bc4:			; <UNDEFINED> instruction: 0x46104479
     bc8:	svc	0x0042f7ff
     bcc:	beq	fe43c3f4 <abort@plt+0xfe43b938>
     bd0:			; <UNDEFINED> instruction: 0xf0002800
     bd4:	blge	421130 <abort@plt+0x420674>
     bd8:	beq	1e3d014 <abort@plt+0x1e3c558>
     bdc:			; <UNDEFINED> instruction: 0x461f4619
     be0:	bcc	43c410 <abort@plt+0x43b954>
     be4:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     be8:	strcs	pc, [r8], #-2271	; 0xfffff721
     bec:			; <UNDEFINED> instruction: 0x46534638
     bf0:	ldrbtmi	r2, [sl], #-353	; 0xfffffe9f
     bf4:	svc	0x0038f7ff
     bf8:			; <UNDEFINED> instruction: 0xf0002800
     bfc:	blls	e1108 <abort@plt+0xe064c>
     c00:			; <UNDEFINED> instruction: 0xf0402b00
     c04:	blls	e1030 <abort@plt+0xe0574>
     c08:	blmi	ffee582c <abort@plt+0xffee4d70>
     c0c:			; <UNDEFINED> instruction: 0xf8df2d00
     c10:	ldrbtmi	fp, [fp], #-1004	; 0xfffffc14
     c14:	strcs	fp, [r0], #-3864	; 0xfffff0e8
     c18:			; <UNDEFINED> instruction: 0x46a044fb
     c1c:	bcc	43c444 <abort@plt+0x43b988>
     c20:			; <UNDEFINED> instruction: 0x96024bf7
     c24:	mcr	4, 0, r4, cr9, cr11, {3}
     c28:	vstrcs	s6, [r0, #-576]	; 0xfffffdc0
     c2c:	blmi	ffd74de4 <abort@plt+0xffd74328>
     c30:	ldmpl	r3, {r1, r9, fp, ip, pc}^
     c34:			; <UNDEFINED> instruction: 0xf853681b
     c38:	stccs	0, cr4, [r0], {40}	; 0x28
     c3c:	addshi	pc, pc, r0
     c40:	svcge	0x00084620
     c44:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
     c48:	stmdacs	r0, {r3, r4, r5, sp, lr}
     c4c:	tsthi	r8, r0	; <UNPREDICTABLE>
     c50:	strtmi	r2, [r0], -r0, lsl #2
     c54:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     c58:	rsbsle	r2, ip, r0, lsl #16
     c5c:	teqcs	sp, r8, lsr r8
     c60:	mrc	7, 7, APSR_nzcv, cr12, cr15, {7}
     c64:	subsle	r2, r7, r0, lsl #16
     c68:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
     c6c:			; <UNDEFINED> instruction: 0xf8002300
     c70:			; <UNDEFINED> instruction: 0xf8c93b01
     c74:	blls	c0c7c <abort@plt+0xc01c0>
     c78:			; <UNDEFINED> instruction: 0xf8d9b1c3
     c7c:	stcge	0, cr6, [sl], {-0}
     c80:	tstcs	r1, fp, lsr r8
     c84:	bcs	43c4ec <abort@plt+0x43ba30>
     c88:	strls	r4, [r0], -r0, lsr #12
     c8c:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
     c90:	vmlal.s8	q9, d0, d0
     c94:	ldmdage	sl!, {r0, r2, r4, r5, r6, r7, pc}
     c98:	cmncs	r3, r2, lsr #12
     c9c:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
     ca0:			; <UNDEFINED> instruction: 0xf0002800
     ca4:	stmdavs	r0!, {r0, r2, r3, r5, r6, r7, pc}
     ca8:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
     cac:	andcs	sl, r0, #72, 24	; 0x4800
     cb0:	ldrbmi	r2, [r0], -r5, ror #2
     cb4:			; <UNDEFINED> instruction: 0xf7ff4623
     cb8:	stmdacs	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
     cbc:	rschi	pc, r0, r0
     cc0:	ldrdcs	pc, [r0], -r9
     cc4:	ldmdavs	r9!, {r3, r4, r6, r9, sl, lr}
     cc8:	blx	18bccd0 <abort@plt+0x18bc214>
     ccc:	cmncs	r3, sl, lsr r6
     cd0:			; <UNDEFINED> instruction: 0xf7ff4620
     cd4:	stmdacs	r0, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
     cd8:	sbcshi	pc, r2, r0
     cdc:	cmncs	r3, sl, asr #12
     ce0:			; <UNDEFINED> instruction: 0xf7ff4620
     ce4:	stmdacs	r0, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
     ce8:	sbchi	pc, sl, r0
     cec:	ldrbmi	r4, [r0], -r1, lsr #12
     cf0:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
     cf4:			; <UNDEFINED> instruction: 0xf0002800
     cf8:	ldmdavs	r8!, {r0, r1, r6, r7, pc}
     cfc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
     d00:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     d04:	orrsle	r2, r2, r0, lsl #26
     d08:	ldrmi	r9, [r8, #2820]	; 0xb04
     d0c:	addhi	pc, r2, r0, lsl #5
     d10:			; <UNDEFINED> instruction: 0xf8539b05
     d14:	ldr	r4, [r3, r8, lsr #32]
     d18:			; <UNDEFINED> instruction: 0x4620bb55
     d1c:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
     d20:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
     d24:	andeq	pc, r0, r9, asr #17
     d28:	rscle	r2, r6, r0, lsl #16
     d2c:			; <UNDEFINED> instruction: 0xf7ff4629
     d30:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
     d34:	mcrls	1, 0, sp, cr2, cr15, {4}
     d38:	bmi	fecc9144 <abort@plt+0xfecc8688>
     d3c:	ldrdeq	pc, [r0], -r9
     d40:	bcc	fe43c5ac <abort@plt+0xfe43baf0>
     d44:	stmib	sp, {r1, r4, r5, r7, fp, ip, lr}^
     d48:	ldmdavs	r0, {lr}
     d4c:	ldrbtmi	r4, [sl], #-2735	; 0xfffff551
     d50:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
     d54:	blmi	febbaca0 <abort@plt+0xfebba1e4>
     d58:	bmi	feb89164 <abort@plt+0xfeb886a8>
     d5c:	ldrbtmi	r4, [fp], #-2218	; 0xfffff756
     d60:	mcrls	4, 0, r4, cr2, cr10, {3}
     d64:	strls	r5, [r0], #-2096	; 0xfffff7d0
     d68:			; <UNDEFINED> instruction: 0xf7ff6800
     d6c:	bfi	lr, r0, (invalid: 29:4)
     d70:	smlatbcs	r1, r9, fp, r4
     d74:	stmiami	r4!, {r0, r3, r5, r7, r9, fp, lr}
     d78:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     d7c:			; <UNDEFINED> instruction: 0x4616e7f1
     d80:	beq	43c5f0 <abort@plt+0x43bb34>
     d84:			; <UNDEFINED> instruction: 0xf7ff4651
     d88:	stmdacs	r0, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}
     d8c:	blls	f4f74 <abort@plt+0xf44b8>
     d90:	ldmdbge	sl!, {r0, r1, r3, r5, r8, ip, sp, pc}
     d94:			; <UNDEFINED> instruction: 0xf7ffa82c
     d98:	stmdacs	r0, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
     d9c:	mrc	0, 0, sp, cr8, cr0, {3}
     da0:			; <UNDEFINED> instruction: 0xf04f1a90
     da4:	mrc	2, 0, r3, cr9, cr15, {7}
     da8:	blls	1835f0 <abort@plt+0x182b34>
     dac:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     db0:	stmdacs	r0, {r2, r9, sl, lr}
     db4:	sbcshi	pc, r2, r0
     db8:	bne	fe43c620 <abort@plt+0xfe43bb64>
     dbc:			; <UNDEFINED> instruction: 0xf7ff9806
     dc0:			; <UNDEFINED> instruction: 0x4602ee72
     dc4:			; <UNDEFINED> instruction: 0xf0402800
     dc8:	mrc	0, 0, r8, cr8, cr5, {5}
     dcc:	stmdbls	r6, {r4, r7, r9, fp}
     dd0:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
     dd4:			; <UNDEFINED> instruction: 0xf0002800
     dd8:	strtmi	r8, [r0], -sp, lsr #1
     ddc:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
     de0:	blcs	279f4 <abort@plt+0x26f38>
     de4:	mrc	1, 0, sp, cr8, cr3, {2}
     de8:			; <UNDEFINED> instruction: 0xf7ff0a90
     dec:	mrc	13, 0, lr, cr9, cr6, {7}
     df0:			; <UNDEFINED> instruction: 0xf7ff0a10
     df4:	bmi	fe2bc4d4 <abort@plt+0xfe2bba18>
     df8:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
     dfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     e00:	subsmi	r9, sl, r3, ror #22
     e04:	adchi	pc, r8, r0, asr #32
     e08:	rsblt	r2, r5, r0
     e0c:	blhi	1bc108 <abort@plt+0x1bb64c>
     e10:	svchi	0x00f0e8bd
     e14:	ldr	r9, [r3, r2, lsl #28]!
     e18:	ldrbtmi	r4, [r8], #-2178	; 0xfffff77e
     e1c:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
     e20:	stmdacs	r0, {r0, r1, r9, sl, lr}
     e24:	bmi	fe034fd0 <abort@plt+0xfe034514>
     e28:	tstcs	r1, fp, lsl #30
     e2c:			; <UNDEFINED> instruction: 0x4638447a
     e30:	stcl	7, cr15, [sl, #1020]!	; 0x3fc
     e34:	blle	8cae3c <abort@plt+0x8ca380>
     e38:	bge	121af24 <abort@plt+0x121a468>
     e3c:			; <UNDEFINED> instruction: 0xf7ff2003
     e40:	stmdacs	r0, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
     e44:	ldmdavs	r8!, {r1, r2, r4, r6, r8, ip, lr, pc}
     e48:	stc	7, cr15, [r8, #1020]!	; 0x3fc
     e4c:	bmi	1e13c30 <abort@plt+0x1e13174>
     e50:	ldrbtmi	r4, [fp], #-2424	; 0xfffff688
     e54:	ldrbtmi	r4, [sl], #-2168	; 0xfffff788
     e58:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     e5c:	ldcl	7, cr15, [r8, #1020]!	; 0x3fc
     e60:	cmnlt	r8, r7
     e64:	ldrtmi	sl, [r9], -ip, lsr #30
     e68:	stc	7, cr15, [r0, #1020]	; 0x3fc
     e6c:	blge	e93840 <abort@plt+0xe92d84>
     e70:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
     e74:			; <UNDEFINED> instruction: 0xf7ff2161
     e78:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     e7c:	mcrge	4, 6, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
     e80:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
     e84:			; <UNDEFINED> instruction: 0xf9caf000
     e88:	strcc	r9, [r1], #-3591	; 0xfffff1f9
     e8c:	cfmsub32	mvax4, mvfx14, mvfx9, mvfx3
     e90:			; <UNDEFINED> instruction: 0xf04f0a10
     e94:	blls	18da98 <abort@plt+0x18cfdc>
     e98:			; <UNDEFINED> instruction: 0xf7ff9907
     e9c:			; <UNDEFINED> instruction: 0x4604edb0
     ea0:	eorsle	r2, r3, r0, lsl #16
     ea4:	bne	fe43c70c <abort@plt+0xfe43bc50>
     ea8:			; <UNDEFINED> instruction: 0xf7ff9806
     eac:	strdlt	lr, [r0, #220]	; 0xdc
     eb0:	tstcs	r1, r6, lsl #20
     eb4:	ldmdavs	r0, {r2, r4, r6, r8, r9, fp, lr}^
     eb8:	ldmdavs	r2, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
     ebc:	andcs	lr, r0, sp, asr #19
     ec0:	ldmdavs	r8, {r5, r6, r9, fp, lr}
     ec4:	ldrbtmi	r4, [sl], #-2912	; 0xfffff4a0
     ec8:			; <UNDEFINED> instruction: 0xf7ff447b
     ecc:	strtmi	lr, [r0], -r0, ror #27
     ed0:	stc	7, cr15, [r2, #1020]	; 0x3fc
     ed4:			; <UNDEFINED> instruction: 0xf7ff9807
     ed8:	stmdals	r6, {r7, r8, sl, fp, sp, lr, pc}
     edc:	stc	7, cr15, [r8, #1020]	; 0x3fc
     ee0:	strmi	lr, [r2], -r1, lsl #15
     ee4:	vnmls.f16	s18, s16, s12
     ee8:			; <UNDEFINED> instruction: 0xf7ff0a90
     eec:	stmdacs	r0, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
     ef0:	ubfx	sp, lr, #1, #13
     ef4:			; <UNDEFINED> instruction: 0xf7ff6838
     ef8:	ldmdami	r4, {r1, r4, r6, r8, sl, fp, sp, lr, pc}^
     efc:	ldrmi	r2, [pc], -r0, lsl #6
     f00:	ldrbtmi	r9, [r8], #-771	; 0xfffffcfd
     f04:			; <UNDEFINED> instruction: 0xf944f000
     f08:	ldrbt	r9, [lr], -r7, lsl #14
     f0c:	tstcs	r1, r6, lsl #20
     f10:	ldmdavs	r0, {r0, r2, r3, r4, r5, r8, r9, fp, lr}^
     f14:	ldmdavs	r2, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
     f18:	andcs	lr, r0, sp, asr #19
     f1c:	ldmdavs	r8, {r2, r3, r6, r9, fp, lr}
     f20:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
     f24:			; <UNDEFINED> instruction: 0xf7ff447b
     f28:			; <UNDEFINED> instruction: 0xe7d3edb2
     f2c:	ldrmi	r9, [sp], -r4, lsl #24
     f30:	ldrt	r9, [r6], -r3, lsl #6
     f34:	tstcs	r1, r4, lsr fp
     f38:	ldmpl	r0!, {r1, r2, r9, fp, ip, pc}^
     f3c:	strcs	lr, [r0], #-2514	; 0xfffff62e
     f40:	strls	r4, [r1], #-2885	; 0xfffff4bb
     f44:	stmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
     f48:	bmi	1125750 <abort@plt+0x1124c94>
     f4c:			; <UNDEFINED> instruction: 0xf7ff447a
     f50:	umaalcs	lr, r5, lr, sp
     f54:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
     f58:	ldc	7, cr15, [r8, #-1020]!	; 0xfffffc04
     f5c:	tstcs	r1, sl, lsr #22
     f60:	ldmpl	r0!, {r1, r2, r9, fp, ip, pc}^
     f64:	strcs	lr, [r0], #-2514	; 0xfffff62e
     f68:	strls	r4, [r1], #-2877	; 0xfffff4c3
     f6c:	stmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
     f70:	bmi	f25778 <abort@plt+0xf24cbc>
     f74:			; <UNDEFINED> instruction: 0xf7ff447a
     f78:	subcs	lr, r5, sl, lsl #27
     f7c:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
     f80:	tstcs	r1, r9, lsr fp
     f84:	stmdami	r0!, {r0, r3, r4, r5, r9, fp, lr}
     f88:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     f8c:	stmdavs	r0, {r4, r5, fp, ip, lr}
     f90:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
     f94:			; <UNDEFINED> instruction: 0xf7ff2040
     f98:	blls	1bc4f8 <abort@plt+0x1bba3c>
     f9c:	bmi	6893a8 <abort@plt+0x6888ec>
     fa0:	ldmpl	r0!, {r2, r3, r4, r6, fp, sp, lr}
     fa4:	bmi	cd3c74 <abort@plt+0xcd31b8>
     fa8:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
     fac:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
     fb0:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
     fb4:			; <UNDEFINED> instruction: 0xf7ff2047
     fb8:	blmi	bfc4d8 <abort@plt+0xbfba1c>
     fbc:	bmi	bc93c8 <abort@plt+0xbc890c>
     fc0:	ldrbtmi	r9, [fp], #-3591	; 0xfffff1f9
     fc4:	ldrbtmi	r4, [sl], #-2064	; 0xfffff7f0
     fc8:	svclt	0x0000e7e0
     fcc:	andeq	r1, r1, r2, ror r4
     fd0:	muleq	r0, r4, r0
     fd4:	andeq	r1, r1, r8, ror #8
     fd8:	ldrdeq	r0, [r0], -sl
     fdc:	ldrdeq	r0, [r0], -lr
     fe0:	andeq	r0, r0, r4, ror #15
     fe4:	ldrdeq	r1, [r1], -r6
     fe8:	andeq	r0, r0, r8, lsl #20
     fec:	andeq	r0, r0, r6, ror #19
     ff0:	andeq	r0, r0, r8, lsl sl
     ff4:	andeq	r0, r0, sl, lsl sl
     ff8:	strdeq	r0, [r0], -sl
     ffc:	andeq	r0, r0, ip, ror #21
    1000:	andeq	r0, r0, r8, lsr #13
    1004:	andeq	r0, r0, ip, lsr #1
    1008:	muleq	r0, r8, r0
    100c:	andeq	r0, r0, r2, lsl #19
    1010:	andeq	r0, r0, lr, ror #10
    1014:	andeq	r0, r0, r8, lsl #18
    1018:	andeq	r0, r0, r4, asr r5
    101c:	andeq	r0, r0, r2, lsr #18
    1020:	andeq	r1, r1, r2, asr r1
    1024:	strdeq	r0, [r0], -sl
    1028:	strdeq	r0, [r0], -r8
    102c:	andeq	r0, r0, lr, ror #18
    1030:	andeq	r0, r0, sl, ror r9
    1034:	muleq	r0, ip, r9
    1038:			; <UNDEFINED> instruction: 0x000009b6
    103c:	muleq	r0, lr, r8
    1040:	andeq	r0, r0, r2, ror r7
    1044:	andeq	r0, r0, lr, asr #17
    1048:	andeq	r0, r0, r4, lsl #8
    104c:	andeq	r0, r0, lr, lsr #14
    1050:	andeq	r0, r0, r2, asr #16
    1054:	andeq	r0, r0, r8, lsr #7
    1058:	andeq	r0, r0, r8, lsl #7
    105c:	strdeq	r0, [r0], -r4
    1060:	andeq	r0, r0, r0, ror #6
    1064:	andeq	r0, r0, r0, lsr #15
    1068:	andeq	r0, r0, r4, asr #6
    106c:			; <UNDEFINED> instruction: 0x000005b2
    1070:	andeq	r0, r0, r2, lsr #6
    1074:	andeq	r0, r0, lr, asr #11
    1078:	andeq	r0, r0, sl, lsl #6
    107c:	andeq	r0, r0, r2, asr r3
    1080:	bleq	3d1c4 <abort@plt+0x3c708>
    1084:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1088:	strbtmi	fp, [sl], -r2, lsl #24
    108c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1090:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1094:	ldrmi	sl, [sl], #776	; 0x308
    1098:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    109c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    10a0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    10a4:			; <UNDEFINED> instruction: 0xf85a4b06
    10a8:	stmdami	r6, {r0, r1, ip, sp}
    10ac:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    10b0:	ldc	7, cr15, [r6], #1020	; 0x3fc
    10b4:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    10b8:	muleq	r1, r8, lr
    10bc:	andeq	r0, r0, r8, lsl #1
    10c0:	andeq	r0, r0, r0, lsr #1
    10c4:	andeq	r0, r0, r4, lsr #1
    10c8:	ldr	r3, [pc, #20]	; 10e4 <abort@plt+0x628>
    10cc:	ldr	r2, [pc, #20]	; 10e8 <abort@plt+0x62c>
    10d0:	add	r3, pc, r3
    10d4:	ldr	r2, [r3, r2]
    10d8:	cmp	r2, #0
    10dc:	bxeq	lr
    10e0:	b	a38 <__gmon_start__@plt>
    10e4:	andeq	r0, r1, r8, ror lr
    10e8:	muleq	r0, ip, r0
    10ec:	blmi	1d310c <abort@plt+0x1d2650>
    10f0:	bmi	1d22d8 <abort@plt+0x1d181c>
    10f4:	addmi	r4, r3, #2063597568	; 0x7b000000
    10f8:	andle	r4, r3, sl, ror r4
    10fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1100:	ldrmi	fp, [r8, -r3, lsl #2]
    1104:	svclt	0x00004770
    1108:	andeq	r0, r1, r0, lsl pc
    110c:	andeq	r0, r1, ip, lsl #30
    1110:	andeq	r0, r1, r4, asr lr
    1114:	muleq	r0, r0, r0
    1118:	stmdbmi	r9, {r3, fp, lr}
    111c:	bmi	252304 <abort@plt+0x251848>
    1120:	bne	25230c <abort@plt+0x251850>
    1124:	svceq	0x00cb447a
    1128:			; <UNDEFINED> instruction: 0x01a1eb03
    112c:	andle	r1, r3, r9, asr #32
    1130:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1134:	ldrmi	fp, [r8, -r3, lsl #2]
    1138:	svclt	0x00004770
    113c:	andeq	r0, r1, r4, ror #29
    1140:	andeq	r0, r1, r0, ror #29
    1144:	andeq	r0, r1, r8, lsr #28
    1148:	andeq	r0, r0, r8, lsr #1
    114c:	blmi	2ae574 <abort@plt+0x2adab8>
    1150:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1154:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1158:	blmi	26f70c <abort@plt+0x26ec50>
    115c:	ldrdlt	r5, [r3, -r3]!
    1160:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1164:			; <UNDEFINED> instruction: 0xf7ff6818
    1168:			; <UNDEFINED> instruction: 0xf7ffec0e
    116c:	blmi	1c1070 <abort@plt+0x1c05b4>
    1170:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1174:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1178:	andeq	r0, r1, lr, lsr #29
    117c:	strdeq	r0, [r1], -r8
    1180:	andeq	r0, r0, ip, lsl #1
    1184:	muleq	r1, sl, lr
    1188:	andeq	r0, r1, lr, lsl #29
    118c:	svclt	0x0000e7c4
    1190:	blmi	6ae1d4 <abort@plt+0x6ad718>
    1194:	bmi	6d3604 <abort@plt+0x6d2b48>
    1198:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    119c:	ldrlt	r4, [r0, #-2074]!	; 0xfffff7e6
    11a0:	ldmdavs	fp, {r0, r1, r7, ip, sp, pc}
    11a4:	stmpl	sl, {r3, r4, r5, r6, sl, lr}
    11a8:	ldmdavs	r2, {r1, r2, r8, sl, fp, ip, pc}
    11ac:			; <UNDEFINED> instruction: 0xf04f9201
    11b0:			; <UNDEFINED> instruction: 0xb1a30200
    11b4:	tstcs	r1, r5, lsl ip
    11b8:	bmi	593e14 <abort@plt+0x593358>
    11bc:	ldrbtmi	r5, [fp], #-2308	; 0xfffff6fc
    11c0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    11c4:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    11c8:	tstcs	r1, r7, lsl #22
    11cc:	strtmi	r6, [sl], -r0, lsr #16
    11d0:			; <UNDEFINED> instruction: 0xf7ff9300
    11d4:	stmdavs	r1!, {r2, r3, r5, sl, fp, sp, lr, pc}
    11d8:			; <UNDEFINED> instruction: 0xf7ff200a
    11dc:	bmi	3bc35c <abort@plt+0x3bb8a0>
    11e0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    11e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    11e8:	subsmi	r9, sl, r1, lsl #22
    11ec:	andlt	sp, r3, r4, lsl #2
    11f0:	ldrhtmi	lr, [r0], -sp
    11f4:	ldrbmi	fp, [r0, -r4]!
    11f8:	bl	ffa3f1fc <abort@plt+0xffa3e740>
    11fc:	andeq	r0, r1, ip, ror #28
    1200:			; <UNDEFINED> instruction: 0x00010db2
    1204:	muleq	r0, r4, r0
    1208:	andeq	r0, r1, r8, lsr #27
    120c:	muleq	r0, r8, r0
    1210:	andeq	r0, r0, lr, lsl #2
    1214:	andeq	r0, r0, r0, lsr r1
    1218:	andeq	r0, r1, sl, ror #26
    121c:	tstcs	r1, r7, lsl #24
    1220:	ldrbtmi	r4, [ip], #-3335	; 0xfffff2f9
    1224:	strlt	r4, [r8, #-2567]	; 0xfffff5f9
    1228:	strtmi	r4, [r0], -r3, lsl #12
    122c:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
    1230:			; <UNDEFINED> instruction: 0xf7ff6800
    1234:	andcs	lr, r1, ip, lsr #24
    1238:	stc	7, cr15, [r4], {255}	; 0xff
    123c:	andeq	r0, r1, sl, lsr #26
    1240:	muleq	r0, r8, r0
    1244:	strdeq	r0, [r0], -lr
    1248:	ldrblt	fp, [r8, #458]!	; 0x1ca
    124c:	strmi	r4, [sp], -r7, lsl #12
    1250:	strcs	r4, [r0], #-1558	; 0xfffff9ea
    1254:			; <UNDEFINED> instruction: 0x46291b32
    1258:			; <UNDEFINED> instruction: 0xf7ff4638
    125c:	mcrne	12, 0, lr, cr3, cr2, {0}
    1260:	stmiane	sp!, {r2, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    1264:	blle	c75fc <abort@plt+0xc6b40>
    1268:	mvnsle	r4, #180, 4	; 0x4000000b
    126c:	ldcllt	0, cr2, [r8, #4]!
    1270:	stc	7, cr15, [r0], {255}	; 0xff
    1274:	blcs	11b288 <abort@plt+0x11a7cc>
    1278:	strdcs	sp, [r0], -r6
    127c:	strdcs	fp, [r1], -r8
    1280:	svclt	0x00004770
    1284:	mvnsmi	lr, #737280	; 0xb4000
    1288:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    128c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1290:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1294:	bl	13bf298 <abort@plt+0x13be7dc>
    1298:	blne	1d92494 <abort@plt+0x1d919d8>
    129c:	strhle	r1, [sl], -r6
    12a0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    12a4:	svccc	0x0004f855
    12a8:	strbmi	r3, [sl], -r1, lsl #8
    12ac:	ldrtmi	r4, [r8], -r1, asr #12
    12b0:	adcmi	r4, r6, #152, 14	; 0x2600000
    12b4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    12b8:	svclt	0x000083f8
    12bc:	andeq	r0, r1, lr, lsr #23
    12c0:	andeq	r0, r1, r4, lsr #23
    12c4:	svclt	0x00004770

Disassembly of section .fini:

000012c8 <.fini>:
    12c8:	push	{r3, lr}
    12cc:	pop	{r3, pc}
