{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606850235614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606850235614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  1 16:17:15 2020 " "Processing started: Tue Dec  1 16:17:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606850235614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850235614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850235615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606850236085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606850236085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x2_32-comportamento " "Found design unit 1: muxGenerico4x2_32-comportamento" {  } { { "muxGenerico4x2_32.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico4x2_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251047 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x2_32 " "Found entity 1: muxGenerico4x2_32" {  } { { "muxGenerico4x2_32.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico4x2_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico_WRITE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico_WRITE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_WRITE-comportamento " "Found design unit 1: registradorGenerico_WRITE-comportamento" {  } { { "registradorGenerico_WRITE.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico_WRITE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251048 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_WRITE " "Found entity 1: registradorGenerico_WRITE" {  } { { "registradorGenerico_WRITE.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico_WRITE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Segmentos-comportamento " "Found design unit 1: conversorHex7Segmentos-comportamento" {  } { { "conversorHex7Segmentos.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/conversorHex7Segmentos.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251050 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Segmentos " "Found entity 1: conversorHex7Segmentos" {  } { { "conversorHex7Segmentos.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/conversorHex7Segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251050 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "muxGenerico4x2-32.vhd " "Can't analyze file -- file muxGenerico4x2-32.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606850251051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControleULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControleULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleULA-arch " "Found design unit 1: UnidadeControleULA-arch" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251053 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleULA " "Found entity 1: UnidadeControleULA" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorULA-comportamento " "Found design unit 1: somadorULA-comportamento" {  } { { "somadorULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/somadorULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251055 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorULA " "Found entity 1: somadorULA" {  } { { "somadorULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/somadorULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x2-comportamento " "Found design unit 1: muxGenerico4x2-comportamento" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico4x2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251056 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x2 " "Found entity 1: muxGenerico4x2" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico4x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxAllLogic2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxAllLogic2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxAllLogic2x1-comportamento " "Found design unit 1: muxAllLogic2x1-comportamento" {  } { { "muxAllLogic2x1.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxAllLogic2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251057 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxAllLogic2x1 " "Found entity 1: muxAllLogic2x1" {  } { { "muxAllLogic2x1.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxAllLogic2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "CPU.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/CPU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251058 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch " "Found design unit 1: UnidadeControle-arch" {  } { { "UnidadeControle.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControle.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251060 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitShift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitShift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitShift-arch " "Found design unit 1: bitShift-arch" {  } { { "bitShift.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bitShift.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251062 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitShift " "Found entity 1: bitShift" {  } { { "bitShift.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bitShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LogicAnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LogicAnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicAnd-arch " "Found design unit 1: LogicAnd-arch" {  } { { "LogicAnd.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/LogicAnd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251063 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicAnd " "Found entity 1: LogicAnd" {  } { { "LogicAnd.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/LogicAnd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorSinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensorSinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensorSinal-comportamento " "Found design unit 1: extensorSinal-comportamento" {  } { { "extensorSinal.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/extensorSinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251064 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensorSinal " "Found entity 1: extensorSinal" {  } { { "extensorSinal.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/extensorSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-rtl " "Found design unit 1: RAM-rtl" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251065 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251066 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251067 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FluxoDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FluxoDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FluxoDados-comportamento " "Found design unit 1: FluxoDados-comportamento" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251070 ""} { "Info" "ISGN_ENTITY_NAME" "1 FluxoDados " "Found entity 1: FluxoDados" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251072 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251074 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251076 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-comportamento " "Found design unit 1: fetch-comportamento" {  } { { "fetch.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251079 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/somador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251081 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-comportamento " "Found design unit 1: edgeDetector-comportamento" {  } { { "edgeDetector.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251083 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-arch " "Found design unit 1: TopLevel-arch" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251085 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606850251085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606850251219 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR TopLevel.vhd(12) " "VHDL Signal Declaration warning at TopLevel.vhd(12): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606850251221 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 TopLevel.vhd(13) " "VHDL Signal Declaration warning at TopLevel.vhd(13): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606850251222 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 TopLevel.vhd(13) " "VHDL Signal Declaration warning at TopLevel.vhd(13): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606850251222 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 TopLevel.vhd(13) " "VHDL Signal Declaration warning at TopLevel.vhd(13): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606850251222 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 TopLevel.vhd(13) " "VHDL Signal Declaration warning at TopLevel.vhd(13): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606850251222 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 TopLevel.vhd(13) " "VHDL Signal Declaration warning at TopLevel.vhd(13): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606850251222 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 TopLevel.vhd(13) " "VHDL Signal Declaration warning at TopLevel.vhd(13): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606850251222 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruct TopLevel.vhd(25) " "Verilog HDL or VHDL warning at TopLevel.vhd(25): object \"instruct\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606850251223 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "palavraControle TopLevel.vhd(26) " "Verilog HDL or VHDL warning at TopLevel.vhd(26): object \"palavraControle\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606850251224 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:processador " "Elaborating entity \"CPU\" for hierarchy \"CPU:processador\"" {  } { { "TopLevel.vhd" "processador" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FluxoDados CPU:processador\|FluxoDados:FD " "Elaborating entity \"FluxoDados\" for hierarchy \"CPU:processador\|FluxoDados:FD\"" {  } { { "CPU.vhd" "FD" { Text "/home/rafaelalmada/Documents/MIPS/quartus/CPU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251265 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saidaSigExt FluxoDados.vhd(27) " "VHDL Signal Declaration warning at FluxoDados.vhd(27): used implicit default value for signal \"saidaSigExt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606850251267 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sigExtZero FluxoDados.vhd(27) " "Verilog HDL or VHDL warning at FluxoDados.vhd(27): object \"sigExtZero\" assigned a value but never read" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606850251268 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_in FluxoDados.vhd(34) " "VHDL Signal Declaration warning at FluxoDados.vhd(34): used implicit default value for signal \"pc_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606850251268 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saidaR31 FluxoDados.vhd(35) " "Verilog HDL or VHDL warning at FluxoDados.vhd(35): object \"saidaR31\" assigned a value but never read" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606850251268 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_ext FluxoDados.vhd(36) " "Verilog HDL or VHDL warning at FluxoDados.vhd(36): object \"saida_ext\" assigned a value but never read" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606850251268 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagZero_all FluxoDados.vhd(51) " "Verilog HDL or VHDL warning at FluxoDados.vhd(51): object \"flagZero_all\" assigned a value but never read" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606850251269 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction " "Elaborating entity \"fetch\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\"" {  } { { "FluxoDados.vhd" "fetchInstruction" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251347 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "constanteSoma fetch.vhd(22) " "VHDL Signal Declaration warning at fetch.vhd(22): used explicit default value for signal \"constanteSoma\" because signal was never assigned a value" {  } { { "fetch.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606850251351 "|TopLevel|CPU:processador|FluxoDados:FD|fetch:fetchInstruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|registradorGenerico:PC\"" {  } { { "fetch.vhd" "PC" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|ROMMIPS:ROM\"" {  } { { "fetch.vhd" "ROM" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251356 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(20) " "VHDL Signal Declaration warning at ROMMIPS.vhd(20): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606850251357 "|TopLevel|CPU:processador|FluxoDados:FD|fetch:fetchInstruction|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitShift CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|bitShift:shiftRightImedJump " "Elaborating entity \"bitShift\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|bitShift:shiftRightImedJump\"" {  } { { "fetch.vhd" "shiftRightImedJump" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251358 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada bitShift.vhd(21) " "VHDL Process Statement warning at bitShift.vhd(21): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitShift.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bitShift.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606850251359 "|TopLevel|CPU:processador|FluxoDados:FD|fetch:fetchInstruction|bitShift:shiftRightImedJump"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|somador:SOMA " "Elaborating entity \"somador\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|somador:SOMA\"" {  } { { "fetch.vhd" "SOMA" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitShift CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|bitShift:shiftRightImedExt " "Elaborating entity \"bitShift\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|bitShift:shiftRightImedExt\"" {  } { { "fetch.vhd" "shiftRightImedExt" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251362 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada bitShift.vhd(21) " "VHDL Process Statement warning at bitShift.vhd(21): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitShift.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bitShift.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606850251363 "|TopLevel|CPU:processador|FluxoDados:FD|fetch:fetchInstruction|bitShift:shiftRightImedExt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|muxGenerico2x1:MUXBEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|muxGenerico2x1:MUXBEQ\"" {  } { { "fetch.vhd" "MUXBEQ" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores CPU:processador\|FluxoDados:FD\|bancoRegistradores:BancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"CPU:processador\|FluxoDados:FD\|bancoRegistradores:BancoReg\"" {  } { { "FluxoDados.vhd" "BancoReg" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0 " "Elaborating entity \"ULA\" for hierarchy \"CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\"" {  } { { "FluxoDados.vhd" "ULA_bit0" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251374 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flagZero ULA.vhd(16) " "VHDL Signal Declaration warning at ULA.vhd(16): used implicit default value for signal \"flagZero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606850251375 "|TopLevel|CPU:processador|FluxoDados:FD|ULA:ULA_bit0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxAllLogic2x1 CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\|muxAllLogic2x1:muxInva " "Elaborating entity \"muxAllLogic2x1\" for hierarchy \"CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\|muxAllLogic2x1:muxInva\"" {  } { { "ULA.vhd" "muxInva" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorULA CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\|somadorULA:soma " "Elaborating entity \"somadorULA\" for hierarchy \"CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\|somadorULA:soma\"" {  } { { "ULA.vhd" "soma" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x2 CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\|muxGenerico4x2:Muxao " "Elaborating entity \"muxGenerico4x2\" for hierarchy \"CPU:processador\|FluxoDados:FD\|ULA:ULA_bit0\|muxGenerico4x2:Muxao\"" {  } { { "ULA.vhd" "Muxao" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensorSinal CPU:processador\|FluxoDados:FD\|extensorSinal:sigExt_andi " "Elaborating entity \"extensorSinal\" for hierarchy \"CPU:processador\|FluxoDados:FD\|extensorSinal:sigExt_andi\"" {  } { { "FluxoDados.vhd" "sigExt_andi" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:processador\|FluxoDados:FD\|muxGenerico2x1:mux_RTRD " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:processador\|FluxoDados:FD\|muxGenerico2x1:mux_RTRD\"" {  } { { "FluxoDados.vhd" "mux_RTRD" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicAnd CPU:processador\|FluxoDados:FD\|LogicAnd:LogicAND " "Elaborating entity \"LogicAnd\" for hierarchy \"CPU:processador\|FluxoDados:FD\|LogicAnd:LogicAND\"" {  } { { "FluxoDados.vhd" "LogicAND" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM CPU:processador\|FluxoDados:FD\|RAM:memRAM " "Elaborating entity \"RAM\" for hierarchy \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\"" {  } { { "FluxoDados.vhd" "memRAM" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251518 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "RAM.vhd(23) " "VHDL warning at RAM.vhd(23): constant value overflow" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 23 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1606850251520 "|FluxoDados|RAM:memRAM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RAM.vhd(23) " "VHDL Subtype or Type Declaration warning at RAM.vhd(23): subtype or type has null range" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 23 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1606850251520 "|FluxoDados|RAM:memRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x2_32 CPU:processador\|FluxoDados:FD\|muxGenerico4x2_32:muxULAram " "Elaborating entity \"muxGenerico4x2_32\" for hierarchy \"CPU:processador\|FluxoDados:FD\|muxGenerico4x2_32:muxULAram\"" {  } { { "FluxoDados.vhd" "muxULAram" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle CPU:processador\|UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"CPU:processador\|UnidadeControle:UC\"" {  } { { "CPU.vhd" "UC" { Text "/home/rafaelalmada/Documents/MIPS/quartus/CPU.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251525 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE UnidadeControle.vhd(52) " "VHDL warning at UnidadeControle.vhd(52): comparison between unequal length operands always returns FALSE" {  } { { "UnidadeControle.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControle.vhd" 52 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251526 "|TopLevel|CPU:processador|UnidadeControle:UC"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE UnidadeControle.vhd(65) " "VHDL warning at UnidadeControle.vhd(65): comparison between unequal length operands always returns FALSE" {  } { { "UnidadeControle.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControle.vhd" 65 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251526 "|TopLevel|CPU:processador|UnidadeControle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControleULA CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA " "Elaborating entity \"UnidadeControleULA\" for hierarchy \"CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\"" {  } { { "UnidadeControle.vhd" "UC_ULA" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControle.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850251527 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULActrl\[0\] UnidadeControleULA.vhd(32) " "Inferred latch for \"ULActrl\[0\]\" at UnidadeControleULA.vhd(32)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251528 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULActrl\[1\] UnidadeControleULA.vhd(32) " "Inferred latch for \"ULActrl\[1\]\" at UnidadeControleULA.vhd(32)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251528 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULActrl\[2\] UnidadeControleULA.vhd(32) " "Inferred latch for \"ULActrl\[2\]\" at UnidadeControleULA.vhd(32)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251528 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Functcrtl\[0\] UnidadeControleULA.vhd(19) " "Inferred latch for \"Functcrtl\[0\]\" at UnidadeControleULA.vhd(19)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251528 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Functcrtl\[1\] UnidadeControleULA.vhd(19) " "Inferred latch for \"Functcrtl\[1\]\" at UnidadeControleULA.vhd(19)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251528 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Functcrtl\[2\] UnidadeControleULA.vhd(19) " "Inferred latch for \"Functcrtl\[2\]\" at UnidadeControleULA.vhd(19)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850251528 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|ram " "RAM logic \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "RAM.vhd" "ram" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606850252446 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:processador\|FluxoDados:FD\|bancoRegistradores:BancoReg\|registrador " "RAM logic \"CPU:processador\|FluxoDados:FD\|bancoRegistradores:BancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bancoRegistradores.vhd" 63 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606850252446 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|ROMMIPS:ROM\|memROM " "RAM logic \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1606850252446 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606850252446 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "46 64 0 3 3 " "46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontentAB.mif" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontentAB.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1606850252449 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 30 " "Addresses ranging from 18 to 30 are not initialized" {  } { { "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontentAB.mif" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontentAB.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1606850252449 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32 63 " "Addresses ranging from 32 to 63 are not initialized" {  } { { "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontentAB.mif" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontentAB.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1606850252449 ""}  } { { "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontentAB.mif" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontentAB.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1606850252449 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[15\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[14\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[13\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[12\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[11\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[10\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[9\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[8\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[7\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[6\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[5\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[4\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[3\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[2\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[1\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[0\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[16\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[17\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[18\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[19\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[20\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[21\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[22\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[23\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[24\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[25\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[26\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[27\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[28\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[29\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[30\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[31\] " "Converted tri-state buffer \"CPU:processador\|FluxoDados:FD\|RAM:memRAM\|dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606850252460 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1606850252460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\|ULActrl\[2\] " "LATCH primitive \"CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\|ULActrl\[2\]\" is permanently enabled" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606850252700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\|ULActrl\[1\] " "LATCH primitive \"CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\|ULActrl\[1\]\" is permanently enabled" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606850252701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\|ULActrl\[0\] " "LATCH primitive \"CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\|ULActrl\[0\]\" is permanently enabled" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606850252701 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606850254791 "|TopLevel|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606850254791 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606850255028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606850260383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606850260383 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606850260622 "|TopLevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606850260622 "|TopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606850260622 "|TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606850260622 "|TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606850260622 "|TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606850260622 "|TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606850260622 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606850260622 "|TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606850260622 "|TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606850260622 "|TopLevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606850260622 "|TopLevel|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606850260622 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606850260622 "|TopLevel|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606850260622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1196 " "Implemented 1196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606850260632 ""} { "Info" "ICUT_CUT_TM_OPINS" "244 " "Implemented 244 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606850260632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "937 " "Implemented 937 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606850260632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606850260632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606850260670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  1 16:17:40 2020 " "Processing ended: Tue Dec  1 16:17:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606850260670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606850260670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606850260670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606850260670 ""}
