<dec f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.h' l='77'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.h' l='74'>// Defines symbolic names for AArch64 registers.  This defines a mapping from
// register name to register number.
//</doc>
<dec f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h' l='57'/>
<dec f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h' l='60'/>
<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.h' l='135'/>
<use f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.h' l='132'>// Defines symbolic names for ARM registers.  This defines a mapping from
// register name to register number.
//</doc>
<dec f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRMCTargetDesc.h' l='49'/>
<use f='llvm/build/lib/Target/AVR/AVRGenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/AVR/AVRGenRegisterInfo.inc' l='11' u='w'/>
<dec f='llvm/llvm/lib/Target/BPF/MCTargetDesc/BPFMCTargetDesc.h' l='52'/>
<use f='llvm/build/lib/Target/BPF/BPFGenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/BPF/BPFGenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/BPF/MCTargetDesc/BPFMCTargetDesc.h' l='49'>// Defines symbolic names for BPF registers.  This defines a mapping from
// register name to register number.
//</doc>
<dec f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='107'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='104'>// Define symbolic names for Hexagon registers.  This defines a mapping from
// register name to register number.
//</doc>
<dec f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCTargetDesc.h' l='42'/>
<use f='llvm/build/lib/Target/Lanai/LanaiGenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/Lanai/LanaiGenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCTargetDesc.h' l='40'>// Defines symbolic names for Lanai registers.  This defines a mapping from
// register name to register number.</doc>
<dec f='llvm/llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCTargetDesc.h' l='52'/>
<use f='llvm/build/lib/Target/MSP430/MSP430GenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/MSP430/MSP430GenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCTargetDesc.h' l='50'>// Defines symbolic names for MSP430 registers.
// This defines a mapping from register name to register number.</doc>
<dec f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.h' l='55'/>
<use f='llvm/build/lib/Target/Mips/MipsGenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/Mips/MipsGenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.h' l='53'>// Defines symbolic names for Mips registers.  This defines a mapping from
// register name to register number.</doc>
<dec f='llvm/llvm/lib/Target/NVPTX/NVPTX.h' l='179'/>
<use f='llvm/build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/NVPTX/NVPTX.h' l='177'>// Defines symbolic names for NVPTX registers.  This defines a mapping from
// register name to register number.</doc>
<dec f='llvm/llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCTargetDesc.h' l='19'/>
<doc f='llvm/llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCTargetDesc.h' l='18'>// Defines symbolic names for PTX registers.</doc>
<dec f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.h' l='115'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.h' l='112'>// Defines symbolic names for PowerPC registers.  This defines a mapping from
// register name to register number.
//</doc>
<dec f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.h' l='44'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.h' l='43'>// Defines symbolic names for RISC-V registers.</doc>
<dec f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.h' l='44'/>
<use f='llvm/build/lib/Target/Sparc/SparcGenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/Sparc/SparcGenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.h' l='41'>// Defines symbolic names for Sparc registers.  This defines a mapping from
// register name to register number.
//</doc>
<dec f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h' l='98'/>
<use f='llvm/build/lib/Target/SystemZ/SystemZGenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/SystemZ/SystemZGenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h' l='96'>// Defines symbolic names for SystemZ registers.
// This defines a mapping from register name to register number.</doc>
<dec f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCTargetDesc.h' l='121'/>
<use f='llvm/build/lib/Target/WebAssembly/WebAssemblyGenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/WebAssembly/WebAssemblyGenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCTargetDesc.h' l='118'>// Defines symbolic names for WebAssembly registers. This defines a mapping from
// register name to register number.
//</doc>
<dec f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h' l='133'/>
<use f='llvm/build/lib/Target/X86/X86GenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/X86/X86GenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h' l='130'>// Defines symbolic names for X86 registers.  This defines a mapping from
// register name to register number.
//</doc>
<dec f='llvm/llvm/lib/Target/XCore/MCTargetDesc/XCoreMCTargetDesc.h' l='19'/>
<use f='llvm/build/lib/Target/XCore/XCoreGenRegisterInfo.inc' l='10' u='a'/>
<use f='llvm/build/lib/Target/XCore/XCoreGenRegisterInfo.inc' l='11' u='w'/>
<doc f='llvm/llvm/lib/Target/XCore/MCTargetDesc/XCoreMCTargetDesc.h' l='16'>// Defines symbolic names for XCore registers.  This defines a mapping from
// register name to register number.
//</doc>
