Analysis & Synthesis report for top_level
Tue May 07 14:39:28 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue May 07 14:39:28 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; top_level                                   ;
; Top-level Entity Name       ; top_level                                   ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; top_level          ; top_level          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 07 14:39:13 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd Line: 13
    Info (12023): Found entity 1: top_level File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rs_rf_sched.vhd
    Info (12022): Found design unit 1: RS_RF_Sched-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd Line: 38
    Info (12023): Found entity 1: RS_RF_Sched File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file rob.vhd
    Info (12022): Found design unit 1: rob-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/rob.vhd Line: 42
    Info (12023): Found entity 1: rob File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/rob.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file rf_tag.vhd
    Info (12022): Found design unit 1: RF_tag-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_tag.vhd Line: 17
    Info (12023): Found entity 1: RF_tag File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_tag.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rf_busybit.vhd
    Info (12022): Found design unit 1: RF_busybit-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_busybit.vhd Line: 15
    Info (12023): Found entity 1: RF_busybit File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_busybit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rf.vhd
    Info (12022): Found design unit 1: RF-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF.vhd Line: 17
    Info (12023): Found entity 1: RF File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: myRegister-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/register.vhd Line: 16
    Info (12023): Found entity 1: myRegister File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/register.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-syn File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ram.vhd Line: 17
    Info (12023): Found entity 1: ram File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ram.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pen32bitwith2output.vhd
    Info (12022): Found design unit 1: pen32bitwith2output-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bitwith2output.vhd Line: 14
    Info (12023): Found entity 1: pen32bitwith2output File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bitwith2output.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pen32bit.vhd
    Info (12022): Found design unit 1: pen32bit-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bit.vhd Line: 14
    Info (12023): Found entity 1: pen32bit File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pen16bitwith2output.vhd
    Info (12022): Found design unit 1: pen16bitwith2output-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bitwith2output.vhd Line: 14
    Info (12023): Found entity 1: pen16bitwith2output File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bitwith2output.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pen16bit.vhd
    Info (12022): Found design unit 1: pen16bit-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bit.vhd Line: 14
    Info (12023): Found entity 1: pen16bit File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux9_16.vhd
    Info (12022): Found design unit 1: mux9_16-data File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/mux9_16.vhd Line: 13
    Info (12023): Found entity 1: mux9_16 File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/mux9_16.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ls_p.vhd
    Info (12022): Found design unit 1: ls_p-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd Line: 25
    Info (12023): Found entity 1: ls_p File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ifetch.vhd
    Info (12022): Found design unit 1: IFetch-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd Line: 20
    Info (12023): Found entity 1: IFetch File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file id.vhd
    Info (12022): Found design unit 1: ID-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd Line: 48
    Info (12023): Found entity 1: ID File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: FullAdder-Struct File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/FullAdder.vhd Line: 11
    Info (12023): Found entity 1: FullAdder File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/FullAdder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dram.vhd
    Info (12022): Found design unit 1: dram-syn File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/dram.vhd Line: 17
    Info (12023): Found entity 1: dram File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/dram.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comp.vhd
    Info (12022): Found design unit 1: comp-Struct File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/comp.vhd Line: 13
    Info (12023): Found entity 1: comp File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/comp.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file bit_register.vhd
    Info (12022): Found design unit 1: bit_register-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/bit_register.vhd Line: 14
    Info (12023): Found entity 1: bit_register File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/bit_register.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu_p.vhd
    Info (12022): Found design unit 1: alu_p-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd Line: 23
    Info (12023): Found entity 1: alu_p File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-Struct File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu.vhd Line: 15
    Info (12023): Found entity 1: ALU File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file add5.vhd
    Info (12022): Found design unit 1: Add5-Struct File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add5.vhd Line: 13
    Info (12023): Found entity 1: Add5 File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add5.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file add2.vhd
    Info (12022): Found design unit 1: add2-Struct File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add2.vhd Line: 12
    Info (12023): Found entity 1: add2 File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file add1.vhd
    Info (12022): Found design unit 1: add1-Struct File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add1.vhd Line: 12
    Info (12023): Found entity 1: add1 File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file add.vhd
    Info (12022): Found design unit 1: Add-Struct File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add.vhd Line: 14
    Info (12023): Found entity 1: Add File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add.vhd Line: 7
Error (10482): VHDL error at ls_p.vhd(62): object "rcimm9out" is used but not declared File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd Line: 62
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 4860 megabytes
    Error: Processing ended: Tue May 07 14:39:28 2019
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:35


