\hypertarget{group__Peripheral__registers__structures}{}\doxysection{Peripheral\+\_\+registers\+\_\+structures}
\label{group__Peripheral__registers__structures}\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structADC__TypeDef}{A\+D\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structADC__Common__TypeDef}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structCAN__TxMailBox__TypeDef}{C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Tx\+Mail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCAN__FIFOMailBox__TypeDef}{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network F\+I\+F\+O\+Mail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCAN__FilterRegister__TypeDef}{C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Filter\+Register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCAN__TypeDef}{C\+A\+N\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCRC__TypeDef}{C\+R\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em C\+RC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDAC__TypeDef}{D\+A\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDBGMCU__TypeDef}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug M\+CU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDCMI__TypeDef}{D\+C\+M\+I\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em D\+C\+MI. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em D\+MA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDMA__TypeDef}{D\+M\+A\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structETH__TypeDef}{E\+T\+H\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Ethernet M\+AC. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structEXTI__TypeDef}{E\+X\+T\+I\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFLASH__TypeDef}{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em F\+L\+A\+SH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFSMC__Bank1__TypeDef}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFSMC__Bank1E__TypeDef}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFSMC__Bank2__3__TypeDef}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank2. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFSMC__Bank4__TypeDef}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank4. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSYSCFG__TypeDef}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structIWDG__TypeDef}{I\+W\+D\+G\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structPWR__TypeDef}{P\+W\+R\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRCC__TypeDef}{R\+C\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRTC__TypeDef}{R\+T\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSDIO__TypeDef}{S\+D\+I\+O\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSPI__TypeDef}{S\+P\+I\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em T\+IM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSART__TypeDef}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structWWDG__TypeDef}{W\+W\+D\+G\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRNG__TypeDef}{R\+N\+G\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em R\+NG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSB__OTG__GlobalTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+register \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSB__OTG__DeviceTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+device\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSB__OTG__INEndpointTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+Endpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+I\+N\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSB__OTG__OUTEndpointTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+Endpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+O\+U\+T\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSB__OTG__HostTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSB__OTG__HostChannelTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x08000000)
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x2001\+C000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gadb41012a2428a526d7ee5ff0f61d2344}{S\+R\+A\+M3\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x20020000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x40024000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x\+A0000000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gaf98d1f99ecd952ee59e80b345d835bb0}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x12000000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x2201\+C000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gaebfa4db60f9ac39c7c7f3fed98090410}{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x22020000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t)0x42024000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}}~((uint32\+\_\+t)0x080\+F\+F\+F\+FF)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}}~((uint32\+\_\+t)0x1000\+F\+F\+FF)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}\label{group__Peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}} 
\#define {\bfseries S\+R\+A\+M\+\_\+\+B\+A\+SE}~\mbox{\hyperlink{group__Peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}~\mbox{\hyperlink{group__Peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}\label{group__Peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}} 
\#define {\bfseries A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\mbox{\hyperlink{group__Peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}\label{group__Peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}} 
\#define {\bfseries A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\mbox{\hyperlink{group__Peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x00010000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}\label{group__Peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}} 
\#define {\bfseries A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\mbox{\hyperlink{group__Peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x00020000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group__Peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x10000000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}\label{group__Peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}} 
\#define {\bfseries T\+I\+M2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}\label{group__Peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}} 
\#define {\bfseries T\+I\+M3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0400)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}\label{group__Peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}} 
\#define {\bfseries T\+I\+M4\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}\label{group__Peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}} 
\#define {\bfseries T\+I\+M5\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0\+C00)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}\label{group__Peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}} 
\#define {\bfseries T\+I\+M6\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}\label{group__Peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}} 
\#define {\bfseries T\+I\+M7\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1400)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}\label{group__Peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}} 
\#define {\bfseries T\+I\+M12\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}\label{group__Peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}} 
\#define {\bfseries T\+I\+M13\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1\+C00)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}\label{group__Peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}} 
\#define {\bfseries T\+I\+M14\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}\label{group__Peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}} 
\#define {\bfseries R\+T\+C\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}\label{group__Peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}} 
\#define {\bfseries W\+W\+D\+G\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2\+C00)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}\label{group__Peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}} 
\#define {\bfseries I\+W\+D\+G\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}\label{group__Peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}} 
\#define {\bfseries I2\+S2ext\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3400)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}\label{group__Peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}} 
\#define {\bfseries S\+P\+I2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}\label{group__Peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}} 
\#define {\bfseries S\+P\+I3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3\+C00)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}\label{group__Peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}} 
\#define {\bfseries I2\+S3ext\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}\label{group__Peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}} 
\#define {\bfseries U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4400)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}\label{group__Peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}} 
\#define {\bfseries U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}\label{group__Peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}} 
\#define {\bfseries U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4\+C00)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}\label{group__Peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}} 
\#define {\bfseries U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}\label{group__Peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}} 
\#define {\bfseries I2\+C1\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5400)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}\label{group__Peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}} 
\#define {\bfseries I2\+C2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}\label{group__Peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}} 
\#define {\bfseries I2\+C3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5\+C00)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}\label{group__Peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}} 
\#define {\bfseries C\+A\+N1\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6400)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}\label{group__Peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}} 
\#define {\bfseries C\+A\+N2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}\label{group__Peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}} 
\#define {\bfseries P\+W\+R\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7400)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}\label{group__Peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}} 
\#define {\bfseries T\+I\+M1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}\label{group__Peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}} 
\#define {\bfseries T\+I\+M8\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0400)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}\label{group__Peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}} 
\#define {\bfseries U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}\label{group__Peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}} 
\#define {\bfseries U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1400)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}\label{group__Peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}} 
\#define {\bfseries A\+D\+C1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}\label{group__Peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}} 
\#define {\bfseries A\+D\+C2\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2100)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}\label{group__Peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}} 
\#define {\bfseries A\+D\+C3\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2200)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}\label{group__Peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}} 
\#define {\bfseries A\+D\+C\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2300)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}\label{group__Peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}} 
\#define {\bfseries S\+D\+I\+O\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2\+C00)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}\label{group__Peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}} 
\#define {\bfseries S\+P\+I1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}\label{group__Peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}} 
\#define {\bfseries S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}\label{group__Peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}} 
\#define {\bfseries E\+X\+T\+I\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3\+C00)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}\label{group__Peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}} 
\#define {\bfseries T\+I\+M9\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}\label{group__Peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}} 
\#define {\bfseries T\+I\+M10\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4400)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}\label{group__Peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}} 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}\label{group__Peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}} 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0400)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}\label{group__Peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}} 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}\label{group__Peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}} 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0\+C00)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}\label{group__Peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}} 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}\label{group__Peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}} 
\#define {\bfseries G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1400)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}\label{group__Peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}} 
\#define {\bfseries G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}\label{group__Peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}} 
\#define {\bfseries G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1\+C00)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}\label{group__Peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}} 
\#define {\bfseries G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}\label{group__Peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}} 
\#define {\bfseries C\+R\+C\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}\label{group__Peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}} 
\#define {\bfseries R\+C\+C\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}\label{group__Peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}} 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3\+C00)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}\label{group__Peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}} 
\#define {\bfseries D\+M\+A1\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}\label{group__Peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x010)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}\label{group__Peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x028)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}\label{group__Peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x040)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}\label{group__Peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x058)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}\label{group__Peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x070)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}\label{group__Peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x088)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}\label{group__Peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x0\+A0)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}\label{group__Peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x0\+B8)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}\label{group__Peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}} 
\#define {\bfseries D\+M\+A2\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6400)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}\label{group__Peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x010)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}\label{group__Peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x028)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}\label{group__Peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x040)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}\label{group__Peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x058)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}\label{group__Peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x070)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}\label{group__Peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x088)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}\label{group__Peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x0\+A0)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}\label{group__Peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x0\+B8)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gad965a7b1106ece575ed3da10c45c65cc}\label{group__Peripheral__registers__structures_gad965a7b1106ece575ed3da10c45c65cc}} 
\#define {\bfseries E\+T\+H\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x8000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga3cf7005808feb61bff1fee01e50a711a}\label{group__Peripheral__registers__structures_ga3cf7005808feb61bff1fee01e50a711a}} 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}~(E\+T\+H\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga4946f2b3b03f7998343ac1778fbcf725}\label{group__Peripheral__registers__structures_ga4946f2b3b03f7998343ac1778fbcf725}} 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}~(E\+T\+H\+\_\+\+B\+A\+SE + 0x0100)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaa0f60b922aeb7275c785cbaa8f94ecf0}\label{group__Peripheral__registers__structures_gaa0f60b922aeb7275c785cbaa8f94ecf0}} 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}~(E\+T\+H\+\_\+\+B\+A\+SE + 0x0700)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gace2114e1b37c1ba88d60f3e831b67e93}{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}}~(E\+T\+H\+\_\+\+B\+A\+SE + 0x1000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga55b794507e021135486de57129a2505c}\label{group__Peripheral__registers__structures_ga55b794507e021135486de57129a2505c}} 
\#define {\bfseries D\+C\+M\+I\+\_\+\+B\+A\+SE}~(\mbox{\hyperlink{group__Peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x50000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group__Peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x60800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}\label{group__Peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}} 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\mbox{\hyperlink{group__Peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x0000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}\label{group__Peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}} 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\mbox{\hyperlink{group__Peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x0104)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}\label{group__Peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}} 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\mbox{\hyperlink{group__Peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x0060)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}\label{group__Peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}} 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}~(\mbox{\hyperlink{group__Peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x00\+A0)
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}~((uint32\+\_\+t )0x\+E0042000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}\label{group__Peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x40040000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}\label{group__Peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}\label{group__Peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}\label{group__Peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}\label{group__Peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}\label{group__Peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}\label{group__Peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}\label{group__Peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}\label{group__Peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}\label{group__Peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}\label{group__Peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}\label{group__Peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gace340350802904868673f0e839c4fa04}\label{group__Peripheral__registers__structures_gace340350802904868673f0e839c4fa04}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000)
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}\label{group__Peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}\label{group__Peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}}
{\footnotesize\ttfamily \#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group__Peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x10000000)}

A\+P\+B1 peripherals \mbox{\Hypertarget{group__Peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}\label{group__Peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!BKPSRAM\_BASE@{BKPSRAM\_BASE}}
\index{BKPSRAM\_BASE@{BKPSRAM\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{BKPSRAM\_BASE}{BKPSRAM\_BASE}}
{\footnotesize\ttfamily \#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000)}

Backup S\+R\+A\+M(4 K\+B) base address in the alias region ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}\label{group__Peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}}
\index{BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{BKPSRAM\_BB\_BASE}{BKPSRAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42024000)}

Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}\label{group__Peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{CCMDATARAM\_BASE}{CCMDATARAM\_BASE}}
{\footnotesize\ttfamily \#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000)}

C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_gaf98d1f99ecd952ee59e80b345d835bb0}\label{group__Peripheral__registers__structures_gaf98d1f99ecd952ee59e80b345d835bb0}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}}
\index{CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{CCMDATARAM\_BB\_BASE}{CCMDATARAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x12000000)}

C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the bit-\/band region ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}\label{group__Peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!CCMDATARAM\_END@{CCMDATARAM\_END}}
\index{CCMDATARAM\_END@{CCMDATARAM\_END}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{CCMDATARAM\_END}{CCMDATARAM\_END}}
{\footnotesize\ttfamily \#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND~((uint32\+\_\+t)0x1000\+F\+F\+FF)}

C\+CM data R\+AM end address \mbox{\Hypertarget{group__Peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group__Peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{DAC\_BASE}{DAC\_BASE}}
{\footnotesize\ttfamily \#define D\+A\+C\+\_\+\+B\+A\+SE~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7400)}

A\+P\+B2 peripherals \mbox{\Hypertarget{group__Peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group__Peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}}
{\footnotesize\ttfamily \#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000)}

U\+SB registers base address \mbox{\Hypertarget{group__Peripheral__registers__structures_gace2114e1b37c1ba88d60f3e831b67e93}\label{group__Peripheral__registers__structures_gace2114e1b37c1ba88d60f3e831b67e93}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!ETH\_DMA\_BASE@{ETH\_DMA\_BASE}}
\index{ETH\_DMA\_BASE@{ETH\_DMA\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{ETH\_DMA\_BASE}{ETH\_DMA\_BASE}}
{\footnotesize\ttfamily \#define E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE~(E\+T\+H\+\_\+\+B\+A\+SE + 0x1000)}

A\+H\+B2 peripherals \mbox{\Hypertarget{group__Peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group__Peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000)}



Peripheral\+\_\+memory\+\_\+map. 

F\+L\+A\+S\+H(up to 1 M\+B) base address in the alias region ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}\label{group__Peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FLASH\_END@{FLASH\_END}}
\index{FLASH\_END@{FLASH\_END}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{FLASH\_END}{FLASH\_END}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x080\+F\+F\+F\+FF)}

F\+L\+A\+SH end address \mbox{\Hypertarget{group__Peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}\label{group__Peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FSMC\_R\_BASE@{FSMC\_R\_BASE}}
\index{FSMC\_R\_BASE@{FSMC\_R\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{FSMC\_R\_BASE}{FSMC\_R\_BASE}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0000000)}

F\+S\+MC registers base address ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}\label{group__Peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}\label{group__Peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}\label{group__Peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!RNG\_BASE@{RNG\_BASE}}
\index{RNG\_BASE@{RNG\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{RNG\_BASE}{RNG\_BASE}}
{\footnotesize\ttfamily \#define R\+N\+G\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group__Peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x60800)}

F\+S\+MC Bankx registers base address \mbox{\Hypertarget{group__Peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}\label{group__Peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM1\_BASE@{SRAM1\_BASE}}
\index{SRAM1\_BASE@{SRAM1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM1\_BASE}{SRAM1\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000)}

S\+R\+A\+M1(112 K\+B) base address in the alias region ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}\label{group__Peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}}
\index{SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM1\_BB\_BASE}{SRAM1\_BB\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000)}

S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}\label{group__Peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM2\_BASE@{SRAM2\_BASE}}
\index{SRAM2\_BASE@{SRAM2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM2\_BASE}{SRAM2\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2001\+C000)}

S\+R\+A\+M2(16 K\+B) base address in the alias region ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}\label{group__Peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}}
\index{SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM2\_BB\_BASE}{SRAM2\_BB\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2201\+C000)}

S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_gadb41012a2428a526d7ee5ff0f61d2344}\label{group__Peripheral__registers__structures_gadb41012a2428a526d7ee5ff0f61d2344}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM3\_BASE@{SRAM3\_BASE}}
\index{SRAM3\_BASE@{SRAM3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM3\_BASE}{SRAM3\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M3\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20020000)}

S\+R\+A\+M3(64 K\+B) base address in the alias region ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_gaebfa4db60f9ac39c7c7f3fed98090410}\label{group__Peripheral__registers__structures_gaebfa4db60f9ac39c7c7f3fed98090410}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM3\_BB\_BASE@{SRAM3\_BB\_BASE}}
\index{SRAM3\_BB\_BASE@{SRAM3\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM3\_BB\_BASE}{SRAM3\_BB\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22020000)}

S\+R\+A\+M3(64 K\+B) base address in the bit-\/band region ~\newline
 \mbox{\Hypertarget{group__Peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}\label{group__Peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~\mbox{\hyperlink{group__Peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}}

Peripheral memory map \mbox{\Hypertarget{group__Peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}\label{group__Peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM11\_BASE@{TIM11\_BASE}}
\index{TIM11\_BASE@{TIM11\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{TIM11\_BASE}{TIM11\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M11\+\_\+\+B\+A\+SE~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4800)}

A\+H\+B1 peripherals 