; Generated by WIN-SFV32 v1.1a (QuickSFV v2.36 Compatibility Mode) on 2014-07-01 at 16:12:46
; http://www.QuickSFV.org
;
;        57819  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.pin
;      2097340  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.pof
;          908  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.qpf
;        28564  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.qsf
;         1479  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.sdc
;       475715  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.sof
;        14884  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.v
;        44020  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M_assignment_defaults.qdf
;            0  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Line_Buffer.qip
;            0  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_FIFO.qip
;            0  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\sdram_pll.qip
;          435  14:50.08 2014-02-19 Demonstration\DE1_CAMERA\demo batch\DE1_D5M.bat
;       475715  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\demo batch\DE1_D5M.sof
;          329  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\greybox_tmp\cbx_args.txt
;        18744  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\command.v
;         7635  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\control_interface.v
;         2728  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\sdr_data_path.v
;        16661  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_Control_4Port.v
;          191  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_FIFO.qip
;         7691  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_FIFO.v
;         1542  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_Params.h
;         4082  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\CCD_Capture.v
;         8533  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\I2C_CCD_Config.v
;         4040  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\I2C_Controller.v
;         2925  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\Line_Buffer.bsf
;         4524  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\Line_Buffer.v
;         3425  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\RAW2RGB.v
;         2316  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\Reset_Delay.v
;         3235  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\sdram_pll.bsf
;          428  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\sdram_pll.ppf
;          368  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\sdram_pll.qip
;        16009  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\sdram_pll.v
;        78114  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\sdram_pll_wave0.jpg
;          630  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\sdram_pll_waveforms.html
;         2519  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\SEG7_LUT.v
;         2274  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\SEG7_LUT_8.v
;         2448  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\VGA_Controller.v
;          470  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\VGA_Param.h
;        91020  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.pin
;         1287  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.qpf
;        58118  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.qsf
;      3541343  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.sof
;        16208  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.v
;        48205  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA_assignment_defaults.qdf
;          122  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA_description.txt
;         2460  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_D5M_VGA.sdc
;          124  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\PLLJ_PLLSPE_INFO.txt
;      2096482  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\stp1.stp
;          145  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\VGA_Param.h
;          443  14:50.08 2014-02-19 Demonstration\DE2_115_CAMERA\demo_batch\DE2_115_D5M_VGA.bat
;      3541357  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\demo_batch\DE2_115_D5M_VGA.sof
;        18744  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\command.v
;         7635  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\control_interface.v
;         2728  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\sdr_data_path.v
;        17437  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_Control.v
;         1630  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_Params.h
;          193  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_RD_FIFO.qip
;         7522  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_RD_FIFO.v
;          193  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_WR_FIFO.qip
;         7522  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_WR_FIFO.v
;         4175  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\CCD_Capture.v
;         8482  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\I2C_CCD_Config.v
;         4069  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\I2C_Controller.v
;         3157  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Line_Buffer.bsf
;          303  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Line_Buffer.qip
;         5231  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Line_Buffer.v
;         2926  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Line_Buffer1.bsf
;          305  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Line_Buffer1.qip
;         4932  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Line_Buffer1.v
;         7321  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\RAW2RGB.v
;         2492  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Reset_Delay.v
;         4894  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\sdram_pll.bsf
;          643  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\sdram_pll.ppf
;          367  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\sdram_pll.qip
;        20354  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\sdram_pll.v
;          207  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\sdram_pll_waveforms.html
;         2519  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\SEG7_LUT.v
;         2274  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\SEG7_LUT_8.v
;         5997  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\VGA_Controller.v
;         3203  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\vga_pll.bsf
;          414  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\vga_pll.ppf
;        62319  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\vga_pll_wave0.jpg
;          792  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\vga_pll_waveforms.html
;        15823  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\altpllpll.v
;         2664  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\audio.v
;         2310  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\camera.v
;        28024  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\clock_0.v
;        28024  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\clock_1.v
;          840  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu.ocp
;         4599  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu.sdc
;       451144  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu.v
;         2392  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_bht_ram.mif
;          856  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_dc_tag_ram.mif
;         2515  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_ext_trace_pll_module.v
;         1753  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_ic_tag_ram.mif
;        12429  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module.v
;         6749  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module_sysclk.v
;         7927  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module_tck.v
;         9332  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module_wrapper.v
;         6103  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_mult_cell.v
;         1328  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_oci_test_bench.v
;         5878  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_ociram_default_contents.mif
;          600  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_rf_ram_a.mif
;          600  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_rf_ram_b.mif
;        30645  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_test_bench.v
;       103559  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.pin
;      2097340  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.pof
;          920  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.qpf
;        32509  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.qsf
;         1659  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.sdc
;      1768943  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.sof
;        31006  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.v
;        33002  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA_assignment_defaults.qdf
;         8976  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.bsf
;       100587  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.html
;       107852  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.ptf
;        72912  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.ptf.8.0
;        72912  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.ptf.pre_generation_ptf
;          917  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.qip
;        35711  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.sopc
;       342606  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.sopcinfo
;       374351  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.v
;        23468  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_clock_0.v
;        13466  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_generation_script
;         2701  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_inst.v
;         4006  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_log.txt
;          183  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_setup_quartus.tcl
;        22633  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\jtag_uart.v
;         1985  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\lcd.v
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\Line_Buffer.qip
;       221790  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\onchip_mem.hex
;         3690  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\onchip_mem.v
;         2114  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\pio_led.v
;        10340  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\pll.v
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\Sdram_FIFO.qip
;         3686  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll.bsf
;          368  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll.qip
;        17448  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll.v
;       120077  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll_wave0.jpg
;          630  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll_waveforms.html
;          177  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sopc_add_qip_file.tcl
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sopc_builder_log.txt
;          397  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\SOPC_Reset_Delay.v
;         1443  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sysid.v
;         6800  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\timer.v
;         6872  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\timer_stamp.v
;        34756  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\uart.v
;           72  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\undo_redo.txt
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\vga_pll.qip
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.lock
;         5325  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.log
;           26  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\version.ini
;           86  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.core\.log
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;          149  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.make.ui\dialog_settings.xml
;           49  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.root\1.tree
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          176  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;          836  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;          118  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           73  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          111  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           79  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;          480  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
;           80  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        10055  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;           66  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\filters.xml
;        12473  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\install.ptf
;        30370  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\install2.ptf
;          495  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\preferences.xml
;         4843  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\atail-f.pl
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\dummy_file
;            3  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\jtag_uart_input_mutex.dat
;           10  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\jtag_uart_input_stream.dat
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\jtag_uart_output_stream.dat
;            3  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\uart_input_data_mutex.dat
;            7  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\uart_input_data_stream.dat
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\uart_log_module.txt
;          329  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\greybox_tmp\cbx_args.txt
;         2799  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\ip\TERASIC_CAMERA\CAMERA_IF.v
;         4133  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\ip\TERASIC_CAMERA\CAMERA_IF_hw.tcl
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.lock
;       106322  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.log
;           26  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\version.ini
;          542  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\com.altera.nj.ui\dialog_settings.xml
;         1204  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\.log
;       655360  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\altera.components.1191465304031.pdom
;       311296  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\camera.1190872727296.pdom
;       245760  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\camera_syslib.1190872707687.pdom
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\.log
;         7225  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\camera.sc
;         3121  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\camera_syslib.sc
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;          149  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.ui\dialog_settings.xml
;          137  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
;           80  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\altera.components\.indexes\properties.index
;          287  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\history.index
;          222  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\properties.index
;          212  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\33\history.index
;          520  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\33\f7\history.index
;          235  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\properties.index
;          231  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\33\history.index
;          473  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\33\14\history.index
;         9982  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\33\f7\history.index
;      1083936  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\14.tree
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;          104  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          508  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;         1251  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;         2560  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;          118  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           73  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          100  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
;          111  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           79  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;         2324  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.debug.core\.launches\camera Nios II HW configuration.launch
;          686  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.debug.ui\dialog_settings.xml
;          983  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.debug.ui\launchConfigurationHistory.xml
;          795  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
;           80  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        25150  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;          788  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.workbench.texteditor\dialog_settings.xml
;          224  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\altera.components\.cdtproject
;          872  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\altera.components\.project
;          106  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\altera.components\.settings\org.eclipse.cdt.core.prefs
;         1777  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.cdtbuild
;         2551  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.cdtproject
;         2932  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.project
;          129  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\application.stf
;          561  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\CAMERA_HAL.h
;         2541  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\CAMERA_NIOS2_COMMAND.H
;         1109  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\debug.c
;         1213  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\debug.h
;         9159  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\function.c
;          321  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\function.h
;         4773  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\JtagUart.c
;          524  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\JtagUart.h
;         1827  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\LCD.c
;          155  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\LCD.h
;         4972  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\main.c
;          840  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\my_includes.h
;          131  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\my_types.h
;         6417  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\packet.c
;          486  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\packet.h
;         1113  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\readme.txt
;         2996  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\Uart.c
;          429  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\Uart.h
;          106  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.settings\org.eclipse.cdt.core.prefs
;          302  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;         1800  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.cdtbuild
;         2551  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.cdtproject
;         4759  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.project
;         1607  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\readme.txt
;         1147  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\system.stf
;          106  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.settings\org.eclipse.cdt.core.prefs
;          298  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;         4082  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\CCD_Capture.v
;           96  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\ccd_exposure_controller.v
;         8511  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\I2C_CCD_Config.v
;         4069  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\I2C_Controller.v
;         3158  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Line_Buffer.bsf
;         4822  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Line_Buffer.v
;         5638  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\RAW2RGB.v
;         2316  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Reset_Delay.v
;         2519  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\SEG7_LUT.v
;         2274  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\SEG7_LUT_8.v
;         8836  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Stack_RAM.v
;         5083  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\VGA_Controller.v
;          473  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\VGA_Param.h
;         2984  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.bsf
;          414  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.ppf
;          362  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.qip
;        14856  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.v
;        62319  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll_wave0.jpg
;          792  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll_waveforms.html
;        18879  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\command.v
;         7635  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\control_interface.v
;         2728  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\sdr_data_path.v
;        17400  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_Control_4Port.v
;          191  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_FIFO.qip
;         7691  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_FIFO.v
;         1542  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_Params.h
;         3943  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_PLL.bsf
;          503  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_PLL.ppf
;       459819  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\DE2_70_CAMERA.elf
;       764416  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\DE2_70_CAMERA.exe
;      1768911  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\DE2_70_CAMERA.sof
;          411  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\nios_bashrc
;          206  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\NiosDownloadBatch.bat
;       503808  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\TERASIC_DOWNLOAD.dll
;        52736  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\TERASIC_JTAG.dll
;        40960  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\TERASIC_JTAG_DRIVE.dll
;        78687  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.pin
;      2097340  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.pof
;          908  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.qpf
;        25302  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.qsf
;         1479  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.sdc
;       841091  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.sof
;        19035  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.v
;        50410  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M_assignment_defaults.qdf
;            0  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Line_Buffer.qip
;            0  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_FIFO.qip
;            0  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\sdram_pll.qip
;          435  14:50.08 2014-02-19 Demonstration\DE2_CAMERA\demo batch\DE2_D5M.bat
;       841091  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\demo batch\DE2_D5M.sof
;          329  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\greybox_tmp\cbx_args.txt
;        18744  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\command.v
;         7635  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\control_interface.v
;         2728  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\sdr_data_path.v
;        17327  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_Control_4Port.v
;          191  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_FIFO.qip
;         7691  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_FIFO.v
;         1542  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_Params.h
;         4082  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\CCD_Capture.v
;         8535  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\I2C_CCD_Config.v
;         4040  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\I2C_Controller.v
;         2925  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\Line_Buffer.bsf
;         4524  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\Line_Buffer.v
;         3425  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\RAW2RGB.v
;         2316  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\Reset_Delay.v
;         3235  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\sdram_pll.bsf
;          428  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\sdram_pll.ppf
;          368  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\sdram_pll.qip
;        16009  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\sdram_pll.v
;        78114  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\sdram_pll_wave0.jpg
;          630  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\sdram_pll_waveforms.html
;         2519  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\SEG7_LUT.v
;         2274  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\SEG7_LUT_8.v
;         5037  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\VGA_Controller.v
;          470  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\VGA_Param.h
;        14520  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_addr_cmd.v
;        17517  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_afi_block.v
;        13228  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_avalon_if.v
;        52084  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_bank_tracking.v
;         1734  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_clock_and_reset.v
;        61713  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_cmd_queue.v
;        76683  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_controller.v
;        44145  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_csr.v
;        11562  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_ddr2_odt_gen.v
;         4915  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_ddr3_odt_gen.v
;         2454  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_decoder.v
;        18708  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_decoder_40.v
;        29831  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_decoder_72.v
;        63340  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_ecc.v
;         2057  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_encoder.v
;         8560  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_encoder_40.v
;        13197  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_encoder_72.v
;        31382  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_input_if.v
;        25909  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_odt_gen.v
;       180303  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_state_machine.v
;       189377  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_timers.v
;        45504  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_timers_fsm.v
;         6239  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_wdata_fifo.v
;         5281  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_mem_phy_defines.v
;        12818  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\altera_avalon_half_rate_bridge.v
;         4035  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\altera_avalon_half_rate_bridge_constraints.sdc
;         4082  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\CCD_Capture.v
;         6298  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2.html
;         4242  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2.qip
;        29673  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2.v
;        60902  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_advisor.ipa
;        17256  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_alt_ddrx_controller_wrapper.v
;        15698  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_controller_phy.v
;         1393  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_ex_lfsr8.v
;        43102  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_driver.v
;          162  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top.sdc
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top.v.tmp2
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_1.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_10.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_11.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_12.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_2.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_3.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_4.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_5.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_6.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_7.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_8.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_9.v
;        13263  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.bsf
;        37062  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.html
;        28359  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.ptf
;        28834  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.ptf.8.0
;        23568  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.ptf.pre_generation_ptf
;          462  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.qip
;        13367  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.sopc
;       105199  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.sopcinfo
;       381770  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.v
;        15821  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_0.v
;        15822  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_1.v
;        15822  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_2.v
;        15821  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_3.v
;        10750  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_generation_script
;         3836  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_inst.v
;         2354  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_log.txt
;         8903  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy.html
;         2544  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy.qip
;        32404  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy.v
;       369332  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy.v
;         7500  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_pll.bsf
;          309  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_pll.qip
;        24608  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_pll.v
;       647580  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_seq.vhd
;        20004  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_seq_wrapper.v
;        58183  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_ddr_pins.tcl
;        37869  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_ddr_timing.sdc
;         4015  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_ddr_timing.tcl
;        18822  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_report_timing.tcl
;        75537  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_report_timing_core.tcl
;        65278  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_pin_assignments.tcl
;        12520  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Read_Port.v
;         6338  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Read_Port_hw.tcl
;        28984  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Write_Port.v
;         6178  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Write_Port_hw.tcl
;         1288  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DE4_230_CAMERA.qpf
;         2717  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DE4_230_CAMERA.sdc
;        19190  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\de4_230_camera.v
;       174656  14:50.08 2014-02-19 Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.pin
;        89057  14:50.08 2014-02-19 Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.qsf
;     20162939  14:50.08 2014-02-19 Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.sof
;        18314  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.v
;        48205  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI_assignment_defaults.qdf
;          124  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI_description.txt
;         6808  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\EXT_PLL_CTRL.v
;         6826  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_108.mif
;         6826  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_148.mif
;         6826  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_162.mif
;         6825  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_25.mif
;         6827  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_27.mif
;         6823  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_65.mif
;         4760  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_74.mif
;         6795  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_pll.mif
;        16774  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_pll.v
;         8936  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\i2c_ccd_config.v
;         4069  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\I2C_Controller.v
;         3158  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Line_Buffer.bsf
;          303  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Line_Buffer.qip
;         5234  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Line_Buffer.v
;         2926  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Line_Buffer1.bsf
;          305  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Line_Buffer1.qip
;         4932  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Line_Buffer1.v
;         3673  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\pattern_gen.v
;        84088  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\pll_reconfig.v
;          616  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\PLLJ_PLLSPE_INFO.txt
;         7596  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\raw2rgb.v
;         2683  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Read_Port0.v
;         2537  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Read_Port1.v
;         2539  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Read_Port_0.v
;         2539  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Read_Port_1.v
;         2799  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\reset_delay.v
;         3476  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_108.bsf
;          380  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_108.qip
;         6797  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_108.v
;         5397  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_108_bb.v
;         3476  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_148.bsf
;          380  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_148.qip
;         6797  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_148.v
;         5397  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_148_bb.v
;         3476  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_162.bsf
;          380  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_162.qip
;         6797  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_162.v
;         5397  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_162_bb.v
;         3475  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_25.bsf
;          377  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_25.qip
;         6784  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_25.v
;         5385  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_25_bb.v
;         3475  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_27.bsf
;          377  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_27.qip
;         6784  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_27.v
;         5385  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_27_bb.v
;         3475  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_65.bsf
;          377  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_65.qip
;         6784  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_65.v
;         5385  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_65_bb.v
;         4436  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_selector.v
;        16103  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sdram_pll.v
;         2519  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\SEG7_LUT.v
;         2274  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\SEG7_LUT_8.v
;          196  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sopc_add_qip_file.tcl
;            0  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sopc_builder_log.txt
;         9598  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Stack_RAM.v
;      1116413  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\stp1.stp
;         4372  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sys_pll.bsf
;          448  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sys_pll.qip
;        17969  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sys_pll.v
;        13522  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sys_pll_bb.v
;         5037  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\VGA_Controller.v
;          474  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\VGA_Param.h
;        14954  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\vga_pll.v
;         8519  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\vga_time_generator.v
;         1790  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\vpg.h
;        12464  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\vpg.v
;         2921  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Write_Port0.v
;         2777  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Write_Port1.v
;         2779  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Write_Port_0.v
;         2779  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Write_Port_1.v
;           66  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\.sopc_builder\filters.xml
;        12389  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\.sopc_builder\install.ptf
;        22841  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\.sopc_builder\install2.ptf
;          625  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\.sopc_builder\preferences.xml
;          488  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\altmemphy-library\auk_ddr_hp_controller.ocp
;          488  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_high_performance_controller-library\auk_ddr_hp_controller.ocp
;          442  14:50.08 2014-02-19 Demonstration\DE4_230_D5M_DVI\demo_batch\DE4_230_CAMERA.bat
;     11114550  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\demo_batch\DE4_230_CAMERA.sof
;          322  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\greybox_tmp\cbx_args.txt
;        18879  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Ssram_Control\command.v
;         7635  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Ssram_Control\control_interface.v
;         2728  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Ssram_Control\sdr_data_path.v
;         7324  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Ssram_Control\Sdram_FIFO.v
;         1542  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Ssram_Control\Sdram_Params.h
;        17400  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Ssram_Control\Ssram_Control_4Port.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb.v.tmp2
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_1.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_10.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_11.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_12.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_2.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_3.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_4.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_5.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_6.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_7.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_8.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_9.v
;        27056  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_full_mem_model.v
;        27397  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_mem_model.v
;        14520  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_addr_cmd.v
;        17517  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_afi_block.v
;        13228  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_avalon_if.v
;        52084  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_bank_tracking.v
;         1734  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_clock_and_reset.v
;        61713  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_cmd_queue.v
;        76683  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_controller.v
;        44145  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_csr.v
;        11562  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_ddr2_odt_gen.v
;         4915  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_ddr3_odt_gen.v
;         2454  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_decoder.v
;        18708  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_decoder_40.v
;        29831  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_decoder_72.v
;        63340  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_ecc.v
;         2057  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_encoder.v
;         8560  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_encoder_40.v
;        13197  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_encoder_72.v
;        31382  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_input_if.v
;        25909  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_odt_gen.v
;       180303  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_state_machine.v
;       189377  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_timers.v
;        45504  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_timers_fsm.v
;         6239  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_wdata_fifo.v
;         5281  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_mem_phy_defines.v
;        12818  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\altera_avalon_half_rate_bridge.v
;         4035  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\altera_avalon_half_rate_bridge_constraints.sdc
;         4082  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\CCD_Capture.v
;         6298  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2.html
;         4242  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2.qip
;        29673  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2.v
;        60902  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_advisor.ipa
;        17256  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_alt_ddrx_controller_wrapper.v
;        15698  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_controller_phy.v
;         1393  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_ex_lfsr8.v
;        43102  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_driver.v
;          162  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top.sdc
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top.v.tmp2
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_1.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_10.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_11.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_12.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_2.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_3.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_4.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_5.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_6.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_7.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_8.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_9.v
;        13263  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.bsf
;        37062  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.html
;        28359  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.ptf
;        28834  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.ptf.8.0
;        23568  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.ptf.pre_generation_ptf
;          462  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.qip
;        13367  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.sopc
;       105199  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.sopcinfo
;       381770  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.v
;        15821  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_0.v
;        15822  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_1.v
;        15822  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_2.v
;        15821  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_3.v
;        10750  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_generation_script
;         3836  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_inst.v
;         2354  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_log.txt
;         8903  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy.html
;         2544  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy.qip
;        32404  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy.v
;       369332  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy.v
;         7500  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_pll.bsf
;          309  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_pll.qip
;        24608  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_pll.v
;       647580  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_seq.vhd
;        20004  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_seq_wrapper.v
;        58183  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_ddr_pins.tcl
;        37869  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_ddr_timing.sdc
;         4015  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_ddr_timing.tcl
;        18822  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_report_timing.tcl
;        75537  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_report_timing_core.tcl
;        65278  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_pin_assignments.tcl
;        12520  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Read_Port.v
;         6338  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Read_Port_hw.tcl
;        28984  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Write_Port.v
;         6178  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Write_Port_hw.tcl
;         1288  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_CAMERA.qpf
;         2717  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_CAMERA.sdc
;        19190  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\de4_530_camera.v
;         7831  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.asm.rpt
;           26  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.done
;      3764347  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.fit.rpt
;          689  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.fit.smsg
;          900  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.fit.summary
;        10652  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.flow.rpt
;          237  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.jdi
;      6019465  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.map.rpt
;         7477  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.map.smsg
;          677  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.map.summary
;       174671  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.pin
;        88996  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.qsf
;          613  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.qws
;     20162954  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.sof
;      2933020  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.sta.rpt
;        23861  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.sta.summary
;        18314  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.v
;        18314  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_d5m_dvi.v.bak
;        48205  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI_assignment_defaults.qdf
;          124  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI_description.txt
;         6808  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\EXT_PLL_CTRL.v
;         6826  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_108.mif
;         6826  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_148.mif
;         6826  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_162.mif
;         6825  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_25.mif
;         6827  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_27.mif
;         6823  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_65.mif
;         4760  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_74.mif
;         6795  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_pll.mif
;        16774  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_pll.v
;         8936  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\i2c_ccd_config.v
;         4069  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\I2C_Controller.v
;         3158  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Line_Buffer.bsf
;          303  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Line_Buffer.qip
;         5234  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Line_Buffer.v
;         2926  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Line_Buffer1.bsf
;          305  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Line_Buffer1.qip
;         4932  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Line_Buffer1.v
;         3673  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\pattern_gen.v
;        84088  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\pll_reconfig.v
;          616  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\PLLJ_PLLSPE_INFO.txt
;         7596  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\raw2rgb.v
;         2683  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Read_Port0.v
;         2537  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Read_Port1.v
;         2539  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Read_Port_0.v
;         2539  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Read_Port_1.v
;         2799  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\reset_delay.v
;         3476  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_108.bsf
;          380  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_108.qip
;         6797  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_108.v
;         5397  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_108_bb.v
;         3476  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_148.bsf
;          380  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_148.qip
;         6797  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_148.v
;         5397  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_148_bb.v
;         3476  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_162.bsf
;          380  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_162.qip
;         6797  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_162.v
;         5397  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_162_bb.v
;         3475  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_25.bsf
;          377  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_25.qip
;         6784  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_25.v
;         5385  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_25_bb.v
;         3475  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_27.bsf
;          377  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_27.qip
;         6784  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_27.v
;         5385  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_27_bb.v
;         3475  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_65.bsf
;          377  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_65.qip
;         6784  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_65.v
;         5385  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_65_bb.v
;         4436  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_selector.v
;        16103  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sdram_pll.v
;         2519  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\SEG7_LUT.v
;         2274  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\SEG7_LUT_8.v
;          196  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sopc_add_qip_file.tcl
;            0  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sopc_builder_log.txt
;         9598  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Stack_RAM.v
;      1116413  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\stp1.stp
;         4372  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sys_pll.bsf
;          448  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sys_pll.qip
;        17969  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sys_pll.v
;        13522  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sys_pll_bb.v
;         5037  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\VGA_Controller.v
;          474  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\VGA_Param.h
;        14954  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\vga_pll.v
;         8519  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\vga_time_generator.v
;         1790  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\vpg.h
;        12464  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\vpg.v
;         2921  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Write_Port0.v
;         2777  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Write_Port1.v
;         2779  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Write_Port_0.v
;         2779  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Write_Port_1.v
;           66  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\.sopc_builder\filters.xml
;        12389  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\.sopc_builder\install.ptf
;        22841  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\.sopc_builder\install2.ptf
;          625  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\.sopc_builder\preferences.xml
;          488  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\altmemphy-library\auk_ddr_hp_controller.ocp
;          488  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_high_performance_controller-library\auk_ddr_hp_controller.ocp
;          443  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\demo_batch\DE4_530_CAMERA.bat
;     20162954  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\demo_batch\DE4_530_D5M_DVI.sof
;          322  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\greybox_tmp\cbx_args.txt
;        18879  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Ssram_Control\command.v
;         7635  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Ssram_Control\control_interface.v
;         2728  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Ssram_Control\sdr_data_path.v
;         7324  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Ssram_Control\Sdram_FIFO.v
;         1542  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Ssram_Control\Sdram_Params.h
;        17400  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Ssram_Control\Ssram_Control_4Port.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb.v.tmp2
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_1.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_10.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_11.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_12.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_2.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_3.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_4.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_5.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_6.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_7.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_8.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_9.v
;        27056  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_full_mem_model.v
;        27397  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_mem_model.v
;       943751  15:55.51 2012-09-20 Usermanual\TRDB-D5M_Hardware specification_V0.2.pdf
;      2135505  15:58.57 2014-07-01 Usermanual\TRDB_D5M_UserGuide.pdf
Demonstration\DE1_CAMERA\DE1_D5M.pin EBB073CD
Demonstration\DE1_CAMERA\DE1_D5M.pof D7FD2E23
Demonstration\DE1_CAMERA\DE1_D5M.qpf 63813030
Demonstration\DE1_CAMERA\DE1_D5M.qsf 896FDC93
Demonstration\DE1_CAMERA\DE1_D5M.sdc 1C2189A9
Demonstration\DE1_CAMERA\DE1_D5M.sof DC15634D
Demonstration\DE1_CAMERA\DE1_D5M.v 69E37F55
Demonstration\DE1_CAMERA\DE1_D5M_assignment_defaults.qdf E44E6A04
Demonstration\DE1_CAMERA\Line_Buffer.qip 00000000
Demonstration\DE1_CAMERA\Sdram_FIFO.qip 00000000
Demonstration\DE1_CAMERA\sdram_pll.qip 00000000
Demonstration\DE1_CAMERA\demo batch\DE1_D5M.bat 4A8EB753
Demonstration\DE1_CAMERA\demo batch\DE1_D5M.sof DC15634D
Demonstration\DE1_CAMERA\greybox_tmp\cbx_args.txt E26B9C9E
Demonstration\DE1_CAMERA\Sdram_Control_4Port\command.v F56EDE3E
Demonstration\DE1_CAMERA\Sdram_Control_4Port\control_interface.v ACF11104
Demonstration\DE1_CAMERA\Sdram_Control_4Port\sdr_data_path.v 5F429A6D
Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_Control_4Port.v 78C3D0D5
Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_FIFO.qip BB7336BC
Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_FIFO.v 40AC4964
Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_Params.h A07868CB
Demonstration\DE1_CAMERA\V\CCD_Capture.v 7C860BCF
Demonstration\DE1_CAMERA\V\I2C_CCD_Config.v 12EF7BAA
Demonstration\DE1_CAMERA\V\I2C_Controller.v 0F255FD4
Demonstration\DE1_CAMERA\V\Line_Buffer.bsf 69643A88
Demonstration\DE1_CAMERA\V\Line_Buffer.v 7BFE663E
Demonstration\DE1_CAMERA\V\RAW2RGB.v 702135C2
Demonstration\DE1_CAMERA\V\Reset_Delay.v 3197E74B
Demonstration\DE1_CAMERA\V\sdram_pll.bsf 23FE57B6
Demonstration\DE1_CAMERA\V\sdram_pll.ppf 91246754
Demonstration\DE1_CAMERA\V\sdram_pll.qip DBD3A948
Demonstration\DE1_CAMERA\V\sdram_pll.v B94BF842
Demonstration\DE1_CAMERA\V\sdram_pll_wave0.jpg 0B1B73D9
Demonstration\DE1_CAMERA\V\sdram_pll_waveforms.html 2034FE59
Demonstration\DE1_CAMERA\V\SEG7_LUT.v 0BCFB25F
Demonstration\DE1_CAMERA\V\SEG7_LUT_8.v 74C0ECE5
Demonstration\DE1_CAMERA\V\VGA_Controller.v CAE6A34C
Demonstration\DE1_CAMERA\V\VGA_Param.h 35D31418
Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.pin 3303A953
Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.qpf CF7873B4
Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.qsf 092E85A0
Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.sof 8377DB30
Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.v 2A4C1CA5
Demonstration\DE2_115_CAMERA\DE2_115_CAMERA_assignment_defaults.qdf 850605AE
Demonstration\DE2_115_CAMERA\DE2_115_CAMERA_description.txt 2CA49E27
Demonstration\DE2_115_CAMERA\DE2_115_D5M_VGA.sdc D24E9381
Demonstration\DE2_115_CAMERA\PLLJ_PLLSPE_INFO.txt AE4F4142
Demonstration\DE2_115_CAMERA\stp1.stp 67E40108
Demonstration\DE2_115_CAMERA\VGA_Param.h 1CB6260A
Demonstration\DE2_115_CAMERA\demo_batch\DE2_115_D5M_VGA.bat 36A6A6FB
Demonstration\DE2_115_CAMERA\demo_batch\DE2_115_D5M_VGA.sof 5A8DA1AC
Demonstration\DE2_115_CAMERA\Sdram_Control\command.v F56EDE3E
Demonstration\DE2_115_CAMERA\Sdram_Control\control_interface.v ACF11104
Demonstration\DE2_115_CAMERA\Sdram_Control\sdr_data_path.v 5F429A6D
Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_Control.v 571A5BC1
Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_Params.h 5D53BB8B
Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_RD_FIFO.qip BFD24BCE
Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_RD_FIFO.v DFA3A0ED
Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_WR_FIFO.qip 41D8B0C1
Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_WR_FIFO.v 9FF016D5
Demonstration\DE2_115_CAMERA\v\CCD_Capture.v 4D3E2868
Demonstration\DE2_115_CAMERA\v\I2C_CCD_Config.v 2F675E31
Demonstration\DE2_115_CAMERA\v\I2C_Controller.v E1CE1660
Demonstration\DE2_115_CAMERA\v\Line_Buffer.bsf 44A45143
Demonstration\DE2_115_CAMERA\v\Line_Buffer.qip 380CD35F
Demonstration\DE2_115_CAMERA\v\Line_Buffer.v 425D7BE5
Demonstration\DE2_115_CAMERA\v\Line_Buffer1.bsf 2341CD46
Demonstration\DE2_115_CAMERA\v\Line_Buffer1.qip 0A84609B
Demonstration\DE2_115_CAMERA\v\Line_Buffer1.v F586AC9C
Demonstration\DE2_115_CAMERA\v\RAW2RGB.v ABF7B27E
Demonstration\DE2_115_CAMERA\v\Reset_Delay.v A2A063CE
Demonstration\DE2_115_CAMERA\v\sdram_pll.bsf F8A69713
Demonstration\DE2_115_CAMERA\v\sdram_pll.ppf 957A5623
Demonstration\DE2_115_CAMERA\v\sdram_pll.qip 560E7993
Demonstration\DE2_115_CAMERA\v\sdram_pll.v 1A25A635
Demonstration\DE2_115_CAMERA\v\sdram_pll_waveforms.html F874AFDF
Demonstration\DE2_115_CAMERA\v\SEG7_LUT.v 0BCFB25F
Demonstration\DE2_115_CAMERA\v\SEG7_LUT_8.v 74C0ECE5
Demonstration\DE2_115_CAMERA\v\VGA_Controller.v E3D82812
Demonstration\DE2_115_CAMERA\v\vga_pll.bsf 91EB4676
Demonstration\DE2_115_CAMERA\v\vga_pll.ppf 53CBA913
Demonstration\DE2_115_CAMERA\v\vga_pll_wave0.jpg 8E78F255
Demonstration\DE2_115_CAMERA\v\vga_pll_waveforms.html 98E52FB8
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\altpllpll.v 673C942B
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\audio.v D707FBC3
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\camera.v 65176316
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\clock_0.v 95445C2D
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\clock_1.v A2501546
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu.ocp 17806102
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu.sdc FD394FD9
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu.v 3CA8202A
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_bht_ram.mif AFDAFEAA
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_dc_tag_ram.mif 7484995D
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_ext_trace_pll_module.v 018A1AAA
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_ic_tag_ram.mif D0032DD9
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module.v B258172A
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module_sysclk.v 29E90441
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module_tck.v 2F858DFA
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module_wrapper.v A07FC024
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_mult_cell.v 6583A90E
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_oci_test_bench.v 005841EF
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_ociram_default_contents.mif 2CC0FC3B
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_rf_ram_a.mif 4BC4FD79
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_rf_ram_b.mif 4BC4FD79
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_test_bench.v EC9FF900
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.pin B1608CFB
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.pof BFF54CD9
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.qpf 170C68D9
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.qsf 6CAA82F4
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.sdc 9AD9CC61
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.sof 70EA81DE
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.v 57962001
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA_assignment_defaults.qdf 0330A36B
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.bsf D42547AC
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.html 5FBF3F82
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.ptf B3DE9814
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.ptf.8.0 53409412
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.ptf.pre_generation_ptf 53409412
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.qip 76F1DD41
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.sopc 4A3508AA
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.sopcinfo 0B0285F1
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.v 3062938E
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_clock_0.v 425A1437
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_generation_script AC09E72B
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_inst.v 7AEBC48F
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_log.txt D03FD5BB
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_setup_quartus.tcl D8D7F8DF
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\jtag_uart.v B9C01CF1
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\lcd.v 3B0008B5
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\Line_Buffer.qip 00000000
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\onchip_mem.hex 8E48684F
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\onchip_mem.v 77F8383E
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\pio_led.v 20977654
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\pll.v 438AA3C8
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\Sdram_FIFO.qip 00000000
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll.bsf 0FA2D4C8
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll.qip DBD3A948
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll.v 407C0758
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll_wave0.jpg EF064055
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll_waveforms.html 2034FE59
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sopc_add_qip_file.tcl FE92193E
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sopc_builder_log.txt 00000000
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\SOPC_Reset_Delay.v 1B72F881
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sysid.v B5CA5EA1
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\timer.v 337CB68B
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\timer_stamp.v DB31E888
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\uart.v 444516E2
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\undo_redo.txt 6ACAE750
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\vga_pll.qip 00000000
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.lock 00000000
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.log 0280F115
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\version.ini 14473002
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.core\.log 89526A25
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c 32D70693
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp 32D70693
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.make.ui\dialog_settings.xml 85D03201
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.root\1.tree A023A94E
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version 3C0C8EA1
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version A505DF1B
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources 25DB057D
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs 0BD462D2
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs 79534CBE
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs 27BADA56
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs 7FE2E238
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs 6B915255
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml 751A7DA5
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml F4D37463
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml 1B13624F
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\filters.xml 9C52F286
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\install.ptf 9893552D
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\install2.ptf A049837E
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\preferences.xml 60FEDD70
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\atail-f.pl 784DE243
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\dummy_file 00000000
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\jtag_uart_input_mutex.dat 8E51ABD1
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\jtag_uart_input_stream.dat AC86E9FA
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\jtag_uart_output_stream.dat 00000000
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\uart_input_data_mutex.dat 8E51ABD1
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\uart_input_data_stream.dat 3B20FBBC
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\uart_log_module.txt 00000000
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\greybox_tmp\cbx_args.txt E26B9C9E
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\ip\TERASIC_CAMERA\CAMERA_IF.v A073EACE
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\ip\TERASIC_CAMERA\CAMERA_IF_hw.tcl EB8075D6
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.lock 00000000
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.log 861C318E
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\version.ini 14473002
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\com.altera.nj.ui\dialog_settings.xml 61ADE6EE
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\.log 8E35B4A6
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\altera.components.1191465304031.pdom 0A53E7E6
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\camera.1190872727296.pdom 91337FED
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\camera_syslib.1190872707687.pdom 120EC686
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\.log 00000000
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\camera.sc 9DDDFF3C
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\camera_syslib.sc 3BCE912F
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c 32D70693
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp 32D70693
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.ui\dialog_settings.xml 85D03201
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml CAF71B12
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\altera.components\.indexes\properties.index DE1B4A17
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\history.index 821C52FF
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\properties.index A5C42154
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\33\history.index F73EA379
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\33\f7\history.index 305439FA
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\properties.index 2E92EA27
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\33\history.index 5DA80430
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\33\14\history.index 3048A09E
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\33\f7\history.index 58EB32E2
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\14.tree C720A2C1
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version 3C0C8EA1
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index 4AF33194
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version A505DF1B
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources 6A630F35
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs 7DA43CB4
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs D22E5957
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs 9B7105B3
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs E2F467F7
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs 3541B7C7
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs E086B5C4
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs 432D2D1C
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.debug.core\.launches\camera Nios II HW configuration.launch 2F5AE1FB
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.debug.ui\dialog_settings.xml 76015E80
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.debug.ui\launchConfigurationHistory.xml 2A9AFC1B
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml E52F3B65
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml F4D37463
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml 36CBAC06
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.workbench.texteditor\dialog_settings.xml BECF23EA
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\altera.components\.cdtproject 683B48DD
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\altera.components\.project ABA5165E
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\altera.components\.settings\org.eclipse.cdt.core.prefs FBF3B078
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.cdtbuild C9A3B4DB
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.cdtproject A5B9E43D
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.project 5695D331
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\application.stf 4C093949
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\CAMERA_HAL.h BF59C28B
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\CAMERA_NIOS2_COMMAND.H 60440977
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\debug.c 25EDABAB
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\debug.h 78B7BC67
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\function.c DB181219
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\function.h E63B6B40
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\JtagUart.c DFA35288
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\JtagUart.h B705492E
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\LCD.c D1E1F29E
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\LCD.h 6B15721B
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\main.c DAD87A5C
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\my_includes.h C56A69D1
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\my_types.h 6DE3479D
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\packet.c B4A6B7AB
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\packet.h FE684365
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\readme.txt F0659CBA
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\Uart.c BE602873
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\Uart.h D6AC8AEC
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.settings\org.eclipse.cdt.core.prefs 769745EB
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.settings\org.eclipse.cdt.managedbuilder.core.prefs 86B9899C
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.cdtbuild 908694D2
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.cdtproject 10ECC695
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.project 7332435F
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\readme.txt D1ECD7FC
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\system.stf F1182361
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.settings\org.eclipse.cdt.core.prefs 769745EB
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.settings\org.eclipse.cdt.managedbuilder.core.prefs 0D33F283
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\CCD_Capture.v 7C860BCF
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\ccd_exposure_controller.v 7065257A
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\I2C_CCD_Config.v 66EB7A7E
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\I2C_Controller.v E1CE1660
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Line_Buffer.bsf 1DEB2230
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Line_Buffer.v 5A84932A
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\RAW2RGB.v 0ECE8642
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Reset_Delay.v A51A1BAC
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\SEG7_LUT.v 0BCFB25F
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\SEG7_LUT_8.v 74C0ECE5
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Stack_RAM.v E18E48F2
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\VGA_Controller.v A4446E3C
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\VGA_Param.h A3117FDF
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.bsf 7CB7149C
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.ppf 53CBA913
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.qip C2AC41E9
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.v C94A4784
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll_wave0.jpg 8E78F255
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll_waveforms.html 98E52FB8
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\command.v 2413B957
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\control_interface.v 33745228
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\sdr_data_path.v 8218A0FA
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_Control_4Port.v 5D5D72A9
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_FIFO.qip BB7336BC
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_FIFO.v 40AC4964
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_Params.h A07868CB
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_PLL.bsf 08A0B26B
Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_PLL.ppf F415654E
Demonstration\DE2_70_CAMERA\SW\DE2_70_CAMERA.elf 8D749220
Demonstration\DE2_70_CAMERA\SW\DE2_70_CAMERA.exe C19C961D
Demonstration\DE2_70_CAMERA\SW\DE2_70_CAMERA.sof 14CE511D
Demonstration\DE2_70_CAMERA\SW\nios_bashrc E9F29187
Demonstration\DE2_70_CAMERA\SW\NiosDownloadBatch.bat 967F812A
Demonstration\DE2_70_CAMERA\SW\TERASIC_DOWNLOAD.dll 108C4553
Demonstration\DE2_70_CAMERA\SW\TERASIC_JTAG.dll 6D0F2F42
Demonstration\DE2_70_CAMERA\SW\TERASIC_JTAG_DRIVE.dll 556305C7
Demonstration\DE2_CAMERA\DE2_D5M.pin BE7BA8CE
Demonstration\DE2_CAMERA\DE2_D5M.pof CF2AE683
Demonstration\DE2_CAMERA\DE2_D5M.qpf F14177B3
Demonstration\DE2_CAMERA\DE2_D5M.qsf 68019F28
Demonstration\DE2_CAMERA\DE2_D5M.sdc 1C2189A9
Demonstration\DE2_CAMERA\DE2_D5M.sof F11FF0EB
Demonstration\DE2_CAMERA\DE2_D5M.v 3B4A6D9F
Demonstration\DE2_CAMERA\DE2_D5M_assignment_defaults.qdf 21CB3A64
Demonstration\DE2_CAMERA\Line_Buffer.qip 00000000
Demonstration\DE2_CAMERA\Sdram_FIFO.qip 00000000
Demonstration\DE2_CAMERA\sdram_pll.qip 00000000
Demonstration\DE2_CAMERA\demo batch\DE2_D5M.bat 400ECA51
Demonstration\DE2_CAMERA\demo batch\DE2_D5M.sof F11FF0EB
Demonstration\DE2_CAMERA\greybox_tmp\cbx_args.txt E26B9C9E
Demonstration\DE2_CAMERA\Sdram_Control_4Port\command.v F56EDE3E
Demonstration\DE2_CAMERA\Sdram_Control_4Port\control_interface.v ACF11104
Demonstration\DE2_CAMERA\Sdram_Control_4Port\sdr_data_path.v 5F429A6D
Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_Control_4Port.v D4AEC566
Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_FIFO.qip BB7336BC
Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_FIFO.v 40AC4964
Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_Params.h A07868CB
Demonstration\DE2_CAMERA\V\CCD_Capture.v 7C860BCF
Demonstration\DE2_CAMERA\V\I2C_CCD_Config.v 78E0475B
Demonstration\DE2_CAMERA\V\I2C_Controller.v 0F255FD4
Demonstration\DE2_CAMERA\V\Line_Buffer.bsf 69643A88
Demonstration\DE2_CAMERA\V\Line_Buffer.v 7BFE663E
Demonstration\DE2_CAMERA\V\RAW2RGB.v 702135C2
Demonstration\DE2_CAMERA\V\Reset_Delay.v 3197E74B
Demonstration\DE2_CAMERA\V\sdram_pll.bsf 23FE57B6
Demonstration\DE2_CAMERA\V\sdram_pll.ppf 91246754
Demonstration\DE2_CAMERA\V\sdram_pll.qip DBD3A948
Demonstration\DE2_CAMERA\V\sdram_pll.v B94BF842
Demonstration\DE2_CAMERA\V\sdram_pll_wave0.jpg 0B1B73D9
Demonstration\DE2_CAMERA\V\sdram_pll_waveforms.html 2034FE59
Demonstration\DE2_CAMERA\V\SEG7_LUT.v 0BCFB25F
Demonstration\DE2_CAMERA\V\SEG7_LUT_8.v 74C0ECE5
Demonstration\DE2_CAMERA\V\VGA_Controller.v 0981F6BE
Demonstration\DE2_CAMERA\V\VGA_Param.h 35D31418
Demonstration\DE4_230_D5M_DVI\alt_ddrx_addr_cmd.v 16E92C5A
Demonstration\DE4_230_D5M_DVI\alt_ddrx_afi_block.v 15EFE23F
Demonstration\DE4_230_D5M_DVI\alt_ddrx_avalon_if.v 5B56F130
Demonstration\DE4_230_D5M_DVI\alt_ddrx_bank_tracking.v 591EAD77
Demonstration\DE4_230_D5M_DVI\alt_ddrx_clock_and_reset.v 3F3F9CB9
Demonstration\DE4_230_D5M_DVI\alt_ddrx_cmd_queue.v 7DB1E0C8
Demonstration\DE4_230_D5M_DVI\alt_ddrx_controller.v DE165BBF
Demonstration\DE4_230_D5M_DVI\alt_ddrx_csr.v B2FB2E06
Demonstration\DE4_230_D5M_DVI\alt_ddrx_ddr2_odt_gen.v ED170933
Demonstration\DE4_230_D5M_DVI\alt_ddrx_ddr3_odt_gen.v 59E6E037
Demonstration\DE4_230_D5M_DVI\alt_ddrx_decoder.v F9B40A17
Demonstration\DE4_230_D5M_DVI\alt_ddrx_decoder_40.v 8ACA94AE
Demonstration\DE4_230_D5M_DVI\alt_ddrx_decoder_72.v 02A1F229
Demonstration\DE4_230_D5M_DVI\alt_ddrx_ecc.v C32DC002
Demonstration\DE4_230_D5M_DVI\alt_ddrx_encoder.v E2ACF738
Demonstration\DE4_230_D5M_DVI\alt_ddrx_encoder_40.v 1D2FE85A
Demonstration\DE4_230_D5M_DVI\alt_ddrx_encoder_72.v 6CDF75E4
Demonstration\DE4_230_D5M_DVI\alt_ddrx_input_if.v AEDE9372
Demonstration\DE4_230_D5M_DVI\alt_ddrx_odt_gen.v 74AC01EC
Demonstration\DE4_230_D5M_DVI\alt_ddrx_state_machine.v F9F46E70
Demonstration\DE4_230_D5M_DVI\alt_ddrx_timers.v C6557A92
Demonstration\DE4_230_D5M_DVI\alt_ddrx_timers_fsm.v 8AAEF2F2
Demonstration\DE4_230_D5M_DVI\alt_ddrx_wdata_fifo.v 9B608245
Demonstration\DE4_230_D5M_DVI\alt_mem_phy_defines.v B46052AF
Demonstration\DE4_230_D5M_DVI\altera_avalon_half_rate_bridge.v 24AE81A0
Demonstration\DE4_230_D5M_DVI\altera_avalon_half_rate_bridge_constraints.sdc AE7D951E
Demonstration\DE4_230_D5M_DVI\CCD_Capture.v 7C860BCF
Demonstration\DE4_230_D5M_DVI\ddr2.html 809AF719
Demonstration\DE4_230_D5M_DVI\ddr2.qip EA2760B1
Demonstration\DE4_230_D5M_DVI\ddr2.v FCDEEC06
Demonstration\DE4_230_D5M_DVI\ddr2_advisor.ipa 35F0C313
Demonstration\DE4_230_D5M_DVI\ddr2_alt_ddrx_controller_wrapper.v 6EAA52FB
Demonstration\DE4_230_D5M_DVI\ddr2_controller_phy.v E50EDBC6
Demonstration\DE4_230_D5M_DVI\ddr2_ex_lfsr8.v 88369FDE
Demonstration\DE4_230_D5M_DVI\ddr2_example_driver.v 6856A3C4
Demonstration\DE4_230_D5M_DVI\ddr2_example_top.sdc 051A8376
Demonstration\DE4_230_D5M_DVI\ddr2_example_top.v 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_example_top.v.tmp2 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_example_top_1.v 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_example_top_10.v 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_example_top_11.v 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_example_top_12.v 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_example_top_2.v 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_example_top_3.v 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_example_top_4.v 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_example_top_5.v 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_example_top_6.v 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_example_top_7.v 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_example_top_8.v 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_example_top_9.v 4DC9EC56
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.bsf 642861EB
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.html D4E46544
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.ptf 21FBEE4F
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.ptf.8.0 B881FFCE
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.ptf.pre_generation_ptf 2D6D5EAB
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.qip 92F2ABA8
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.sopc 67371618
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.sopcinfo 185A8D94
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.v B4B0187F
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_0.v 944032F3
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_1.v 1269092E
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_2.v 885623D3
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_3.v 0E7F180E
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_generation_script DB5B0AC2
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_inst.v CC9E04AE
Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_log.txt 07A228DC
Demonstration\DE4_230_D5M_DVI\ddr2_phy.html CDACBB10
Demonstration\DE4_230_D5M_DVI\ddr2_phy.qip 5CF31956
Demonstration\DE4_230_D5M_DVI\ddr2_phy.v 0F61B687
Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy.v 64ED1A8F
Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_pll.bsf 057CD2A4
Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_pll.qip D0EA02BD
Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_pll.v B4691907
Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_seq.vhd 77463AE6
Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_seq_wrapper.v B7EB5C8E
Demonstration\DE4_230_D5M_DVI\ddr2_phy_ddr_pins.tcl A16CEC6E
Demonstration\DE4_230_D5M_DVI\ddr2_phy_ddr_timing.sdc 93DBBD70
Demonstration\DE4_230_D5M_DVI\ddr2_phy_ddr_timing.tcl 774339B9
Demonstration\DE4_230_D5M_DVI\ddr2_phy_report_timing.tcl 081BFD49
Demonstration\DE4_230_D5M_DVI\ddr2_phy_report_timing_core.tcl EB7416D2
Demonstration\DE4_230_D5M_DVI\ddr2_pin_assignments.tcl 25F91218
Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Read_Port.v 99F44D4F
Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Read_Port_hw.tcl C3E88665
Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Write_Port.v 0E5029E6
Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Write_Port_hw.tcl D5BAF3BB
Demonstration\DE4_230_D5M_DVI\DE4_230_CAMERA.qpf F0ED5F75
Demonstration\DE4_230_D5M_DVI\DE4_230_CAMERA.sdc 2CDE0BF7
Demonstration\DE4_230_D5M_DVI\de4_230_camera.v 16CDE4F2
Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.pin 27998FBE
Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.qsf F084B647
Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.sof DC80B3C6
Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.v 342F8CD2
Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI_assignment_defaults.qdf EAF27D09
Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI_description.txt CB76B0F3
Demonstration\DE4_230_D5M_DVI\EXT_PLL_CTRL.v B3A33FDC
Demonstration\DE4_230_D5M_DVI\gen_108.mif 062D0174
Demonstration\DE4_230_D5M_DVI\gen_148.mif 4378DDBC
Demonstration\DE4_230_D5M_DVI\gen_162.mif 4AB69CF2
Demonstration\DE4_230_D5M_DVI\gen_25.mif 83833C60
Demonstration\DE4_230_D5M_DVI\gen_27.mif 951BA893
Demonstration\DE4_230_D5M_DVI\gen_65.mif D5B29949
Demonstration\DE4_230_D5M_DVI\gen_74.mif EBCE8717
Demonstration\DE4_230_D5M_DVI\gen_pll.mif 70C959DB
Demonstration\DE4_230_D5M_DVI\gen_pll.v 809C792C
Demonstration\DE4_230_D5M_DVI\i2c_ccd_config.v C1288ADF
Demonstration\DE4_230_D5M_DVI\I2C_Controller.v E1CE1660
Demonstration\DE4_230_D5M_DVI\Line_Buffer.bsf 159CD923
Demonstration\DE4_230_D5M_DVI\Line_Buffer.qip 380CD35F
Demonstration\DE4_230_D5M_DVI\Line_Buffer.v A3858422
Demonstration\DE4_230_D5M_DVI\Line_Buffer1.bsf 2341CD46
Demonstration\DE4_230_D5M_DVI\Line_Buffer1.qip 0A84609B
Demonstration\DE4_230_D5M_DVI\Line_Buffer1.v 8DA99529
Demonstration\DE4_230_D5M_DVI\pattern_gen.v 09A06B75
Demonstration\DE4_230_D5M_DVI\pll_reconfig.v 665AE303
Demonstration\DE4_230_D5M_DVI\PLLJ_PLLSPE_INFO.txt 0E5B77DA
Demonstration\DE4_230_D5M_DVI\raw2rgb.v 27E0B203
Demonstration\DE4_230_D5M_DVI\Read_Port0.v 5D54251D
Demonstration\DE4_230_D5M_DVI\Read_Port1.v 2ABB0154
Demonstration\DE4_230_D5M_DVI\Read_Port_0.v B1C79A37
Demonstration\DE4_230_D5M_DVI\Read_Port_1.v F1D0913C
Demonstration\DE4_230_D5M_DVI\reset_delay.v B4CBD0B7
Demonstration\DE4_230_D5M_DVI\rom_pll_108.bsf 12F62167
Demonstration\DE4_230_D5M_DVI\rom_pll_108.qip B83A2102
Demonstration\DE4_230_D5M_DVI\rom_pll_108.v C1679D8D
Demonstration\DE4_230_D5M_DVI\rom_pll_108_bb.v 5C853D75
Demonstration\DE4_230_D5M_DVI\rom_pll_148.bsf 1A85B0F2
Demonstration\DE4_230_D5M_DVI\rom_pll_148.qip 38F8F72B
Demonstration\DE4_230_D5M_DVI\rom_pll_148.v 02FB6806
Demonstration\DE4_230_D5M_DVI\rom_pll_148_bb.v 58674A6D
Demonstration\DE4_230_D5M_DVI\rom_pll_162.bsf 2CB35484
Demonstration\DE4_230_D5M_DVI\rom_pll_162.qip BF53AE1E
Demonstration\DE4_230_D5M_DVI\rom_pll_162.v D08FD406
Demonstration\DE4_230_D5M_DVI\rom_pll_162_bb.v 341CEC2E
Demonstration\DE4_230_D5M_DVI\rom_pll_25.bsf 59B7B5CB
Demonstration\DE4_230_D5M_DVI\rom_pll_25.qip 047C9E74
Demonstration\DE4_230_D5M_DVI\rom_pll_25.v FF5F6AD4
Demonstration\DE4_230_D5M_DVI\rom_pll_25_bb.v 5FECE6AE
Demonstration\DE4_230_D5M_DVI\rom_pll_27.bsf BB596ACD
Demonstration\DE4_230_D5M_DVI\rom_pll_27.qip AFB7E00F
Demonstration\DE4_230_D5M_DVI\rom_pll_27.v 28E5C758
Demonstration\DE4_230_D5M_DVI\rom_pll_27_bb.v 4DF56F8E
Demonstration\DE4_230_D5M_DVI\rom_pll_65.bsf 51C4245E
Demonstration\DE4_230_D5M_DVI\rom_pll_65.qip 51F55FA1
Demonstration\DE4_230_D5M_DVI\rom_pll_65.v ED9C87D9
Demonstration\DE4_230_D5M_DVI\rom_pll_65_bb.v 2914942C
Demonstration\DE4_230_D5M_DVI\rom_selector.v 0235B7EE
Demonstration\DE4_230_D5M_DVI\sdram_pll.v 3F0438F3
Demonstration\DE4_230_D5M_DVI\SEG7_LUT.v 0BCFB25F
Demonstration\DE4_230_D5M_DVI\SEG7_LUT_8.v 74C0ECE5
Demonstration\DE4_230_D5M_DVI\sopc_add_qip_file.tcl F6FCFF9B
Demonstration\DE4_230_D5M_DVI\sopc_builder_log.txt 00000000
Demonstration\DE4_230_D5M_DVI\Stack_RAM.v D438B0DD
Demonstration\DE4_230_D5M_DVI\stp1.stp A81F4A86
Demonstration\DE4_230_D5M_DVI\sys_pll.bsf 7AD6D449
Demonstration\DE4_230_D5M_DVI\sys_pll.qip F589971F
Demonstration\DE4_230_D5M_DVI\sys_pll.v 221D0D5E
Demonstration\DE4_230_D5M_DVI\sys_pll_bb.v 173E5F69
Demonstration\DE4_230_D5M_DVI\VGA_Controller.v 0981F6BE
Demonstration\DE4_230_D5M_DVI\VGA_Param.h F9E63367
Demonstration\DE4_230_D5M_DVI\vga_pll.v 0C99A759
Demonstration\DE4_230_D5M_DVI\vga_time_generator.v DD763088
Demonstration\DE4_230_D5M_DVI\vpg.h A9CAAA27
Demonstration\DE4_230_D5M_DVI\vpg.v DF948AD4
Demonstration\DE4_230_D5M_DVI\Write_Port0.v DCB49F8D
Demonstration\DE4_230_D5M_DVI\Write_Port1.v A92D22F3
Demonstration\DE4_230_D5M_DVI\Write_Port_0.v FF499E28
Demonstration\DE4_230_D5M_DVI\Write_Port_1.v 89A40C01
Demonstration\DE4_230_D5M_DVI\.sopc_builder\filters.xml 9C52F286
Demonstration\DE4_230_D5M_DVI\.sopc_builder\install.ptf B3FE7CCA
Demonstration\DE4_230_D5M_DVI\.sopc_builder\install2.ptf 689A45E9
Demonstration\DE4_230_D5M_DVI\.sopc_builder\preferences.xml A267A821
Demonstration\DE4_230_D5M_DVI\altmemphy-library\auk_ddr_hp_controller.ocp 13147FE7
Demonstration\DE4_230_D5M_DVI\ddr2_high_performance_controller-library\auk_ddr_hp_controller.ocp 13147FE7
Demonstration\DE4_230_D5M_DVI\demo_batch\DE4_230_CAMERA.bat DBDF394E
Demonstration\DE4_230_D5M_DVI\demo_batch\DE4_230_CAMERA.sof 6E4BEA4D
Demonstration\DE4_230_D5M_DVI\greybox_tmp\cbx_args.txt 1B77C51D
Demonstration\DE4_230_D5M_DVI\Ssram_Control\command.v F204A8B9
Demonstration\DE4_230_D5M_DVI\Ssram_Control\control_interface.v 49AD142C
Demonstration\DE4_230_D5M_DVI\Ssram_Control\sdr_data_path.v 8218A0FA
Demonstration\DE4_230_D5M_DVI\Ssram_Control\Sdram_FIFO.v E876F1D9
Demonstration\DE4_230_D5M_DVI\Ssram_Control\Sdram_Params.h A07868CB
Demonstration\DE4_230_D5M_DVI\Ssram_Control\Ssram_Control_4Port.v 5D5D72A9
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb.v 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb.v.tmp2 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_1.v 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_10.v 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_11.v 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_12.v 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_2.v 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_3.v 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_4.v 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_5.v 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_6.v 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_7.v 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_8.v 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_9.v 3E9E1E12
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_full_mem_model.v AC349623
Demonstration\DE4_230_D5M_DVI\testbench\ddr2_mem_model.v 0C55D98F
Demonstration\DE4_530_D5M_DVI\alt_ddrx_addr_cmd.v 16E92C5A
Demonstration\DE4_530_D5M_DVI\alt_ddrx_afi_block.v 15EFE23F
Demonstration\DE4_530_D5M_DVI\alt_ddrx_avalon_if.v 5B56F130
Demonstration\DE4_530_D5M_DVI\alt_ddrx_bank_tracking.v 591EAD77
Demonstration\DE4_530_D5M_DVI\alt_ddrx_clock_and_reset.v 3F3F9CB9
Demonstration\DE4_530_D5M_DVI\alt_ddrx_cmd_queue.v 7DB1E0C8
Demonstration\DE4_530_D5M_DVI\alt_ddrx_controller.v DE165BBF
Demonstration\DE4_530_D5M_DVI\alt_ddrx_csr.v B2FB2E06
Demonstration\DE4_530_D5M_DVI\alt_ddrx_ddr2_odt_gen.v ED170933
Demonstration\DE4_530_D5M_DVI\alt_ddrx_ddr3_odt_gen.v 59E6E037
Demonstration\DE4_530_D5M_DVI\alt_ddrx_decoder.v F9B40A17
Demonstration\DE4_530_D5M_DVI\alt_ddrx_decoder_40.v 8ACA94AE
Demonstration\DE4_530_D5M_DVI\alt_ddrx_decoder_72.v 02A1F229
Demonstration\DE4_530_D5M_DVI\alt_ddrx_ecc.v C32DC002
Demonstration\DE4_530_D5M_DVI\alt_ddrx_encoder.v E2ACF738
Demonstration\DE4_530_D5M_DVI\alt_ddrx_encoder_40.v 1D2FE85A
Demonstration\DE4_530_D5M_DVI\alt_ddrx_encoder_72.v 6CDF75E4
Demonstration\DE4_530_D5M_DVI\alt_ddrx_input_if.v AEDE9372
Demonstration\DE4_530_D5M_DVI\alt_ddrx_odt_gen.v 74AC01EC
Demonstration\DE4_530_D5M_DVI\alt_ddrx_state_machine.v F9F46E70
Demonstration\DE4_530_D5M_DVI\alt_ddrx_timers.v C6557A92
Demonstration\DE4_530_D5M_DVI\alt_ddrx_timers_fsm.v 8AAEF2F2
Demonstration\DE4_530_D5M_DVI\alt_ddrx_wdata_fifo.v 9B608245
Demonstration\DE4_530_D5M_DVI\alt_mem_phy_defines.v B46052AF
Demonstration\DE4_530_D5M_DVI\altera_avalon_half_rate_bridge.v 24AE81A0
Demonstration\DE4_530_D5M_DVI\altera_avalon_half_rate_bridge_constraints.sdc AE7D951E
Demonstration\DE4_530_D5M_DVI\CCD_Capture.v 7C860BCF
Demonstration\DE4_530_D5M_DVI\ddr2.html 809AF719
Demonstration\DE4_530_D5M_DVI\ddr2.qip EA2760B1
Demonstration\DE4_530_D5M_DVI\ddr2.v FCDEEC06
Demonstration\DE4_530_D5M_DVI\ddr2_advisor.ipa 35F0C313
Demonstration\DE4_530_D5M_DVI\ddr2_alt_ddrx_controller_wrapper.v 6EAA52FB
Demonstration\DE4_530_D5M_DVI\ddr2_controller_phy.v E50EDBC6
Demonstration\DE4_530_D5M_DVI\ddr2_ex_lfsr8.v 88369FDE
Demonstration\DE4_530_D5M_DVI\ddr2_example_driver.v 6856A3C4
Demonstration\DE4_530_D5M_DVI\ddr2_example_top.sdc 051A8376
Demonstration\DE4_530_D5M_DVI\ddr2_example_top.v 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_example_top.v.tmp2 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_example_top_1.v 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_example_top_10.v 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_example_top_11.v 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_example_top_12.v 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_example_top_2.v 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_example_top_3.v 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_example_top_4.v 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_example_top_5.v 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_example_top_6.v 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_example_top_7.v 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_example_top_8.v 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_example_top_9.v 4DC9EC56
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.bsf 642861EB
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.html D4E46544
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.ptf 21FBEE4F
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.ptf.8.0 B881FFCE
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.ptf.pre_generation_ptf 2D6D5EAB
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.qip 92F2ABA8
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.sopc 67371618
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.sopcinfo 185A8D94
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.v B4B0187F
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_0.v 944032F3
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_1.v 1269092E
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_2.v 885623D3
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_3.v 0E7F180E
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_generation_script DB5B0AC2
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_inst.v CC9E04AE
Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_log.txt 07A228DC
Demonstration\DE4_530_D5M_DVI\ddr2_phy.html CDACBB10
Demonstration\DE4_530_D5M_DVI\ddr2_phy.qip 5CF31956
Demonstration\DE4_530_D5M_DVI\ddr2_phy.v 0F61B687
Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy.v 64ED1A8F
Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_pll.bsf 057CD2A4
Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_pll.qip D0EA02BD
Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_pll.v B4691907
Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_seq.vhd 77463AE6
Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_seq_wrapper.v B7EB5C8E
Demonstration\DE4_530_D5M_DVI\ddr2_phy_ddr_pins.tcl A16CEC6E
Demonstration\DE4_530_D5M_DVI\ddr2_phy_ddr_timing.sdc 93DBBD70
Demonstration\DE4_530_D5M_DVI\ddr2_phy_ddr_timing.tcl 774339B9
Demonstration\DE4_530_D5M_DVI\ddr2_phy_report_timing.tcl 081BFD49
Demonstration\DE4_530_D5M_DVI\ddr2_phy_report_timing_core.tcl EB7416D2
Demonstration\DE4_530_D5M_DVI\ddr2_pin_assignments.tcl 25F91218
Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Read_Port.v 99F44D4F
Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Read_Port_hw.tcl C3E88665
Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Write_Port.v 0E5029E6
Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Write_Port_hw.tcl D5BAF3BB
Demonstration\DE4_530_D5M_DVI\DE4_530_CAMERA.qpf 9520F5B5
Demonstration\DE4_530_D5M_DVI\DE4_530_CAMERA.sdc 2CDE0BF7
Demonstration\DE4_530_D5M_DVI\de4_530_camera.v 16CDE4F2
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.asm.rpt 3BF3BE29
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.done 1E57A579
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.fit.rpt 60F54484
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.fit.smsg 1A45EFED
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.fit.summary B3F566D6
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.flow.rpt 6A004AF6
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.jdi F65CF07C
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.map.rpt CFD8DDA7
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.map.smsg 38577705
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.map.summary E44A328D
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.pin 2AFC3263
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.qsf F1C57D5B
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.qws 60D45014
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.sof 0AD20200
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.sta.rpt 87D337E2
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.sta.summary 2A1B3D9C
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.v E597B877
Demonstration\DE4_530_D5M_DVI\DE4_530_d5m_dvi.v.bak 342F8CD2
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI_assignment_defaults.qdf EAF27D09
Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI_description.txt CB76B0F3
Demonstration\DE4_530_D5M_DVI\EXT_PLL_CTRL.v B3A33FDC
Demonstration\DE4_530_D5M_DVI\gen_108.mif 062D0174
Demonstration\DE4_530_D5M_DVI\gen_148.mif 4378DDBC
Demonstration\DE4_530_D5M_DVI\gen_162.mif 4AB69CF2
Demonstration\DE4_530_D5M_DVI\gen_25.mif 83833C60
Demonstration\DE4_530_D5M_DVI\gen_27.mif 951BA893
Demonstration\DE4_530_D5M_DVI\gen_65.mif D5B29949
Demonstration\DE4_530_D5M_DVI\gen_74.mif EBCE8717
Demonstration\DE4_530_D5M_DVI\gen_pll.mif 70C959DB
Demonstration\DE4_530_D5M_DVI\gen_pll.v 809C792C
Demonstration\DE4_530_D5M_DVI\i2c_ccd_config.v C1288ADF
Demonstration\DE4_530_D5M_DVI\I2C_Controller.v E1CE1660
Demonstration\DE4_530_D5M_DVI\Line_Buffer.bsf 159CD923
Demonstration\DE4_530_D5M_DVI\Line_Buffer.qip 380CD35F
Demonstration\DE4_530_D5M_DVI\Line_Buffer.v A3858422
Demonstration\DE4_530_D5M_DVI\Line_Buffer1.bsf 2341CD46
Demonstration\DE4_530_D5M_DVI\Line_Buffer1.qip 0A84609B
Demonstration\DE4_530_D5M_DVI\Line_Buffer1.v 8DA99529
Demonstration\DE4_530_D5M_DVI\pattern_gen.v 09A06B75
Demonstration\DE4_530_D5M_DVI\pll_reconfig.v 665AE303
Demonstration\DE4_530_D5M_DVI\PLLJ_PLLSPE_INFO.txt 0E5B77DA
Demonstration\DE4_530_D5M_DVI\raw2rgb.v 27E0B203
Demonstration\DE4_530_D5M_DVI\Read_Port0.v 5D54251D
Demonstration\DE4_530_D5M_DVI\Read_Port1.v 2ABB0154
Demonstration\DE4_530_D5M_DVI\Read_Port_0.v B1C79A37
Demonstration\DE4_530_D5M_DVI\Read_Port_1.v F1D0913C
Demonstration\DE4_530_D5M_DVI\reset_delay.v B4CBD0B7
Demonstration\DE4_530_D5M_DVI\rom_pll_108.bsf 12F62167
Demonstration\DE4_530_D5M_DVI\rom_pll_108.qip B83A2102
Demonstration\DE4_530_D5M_DVI\rom_pll_108.v C1679D8D
Demonstration\DE4_530_D5M_DVI\rom_pll_108_bb.v 5C853D75
Demonstration\DE4_530_D5M_DVI\rom_pll_148.bsf 1A85B0F2
Demonstration\DE4_530_D5M_DVI\rom_pll_148.qip 38F8F72B
Demonstration\DE4_530_D5M_DVI\rom_pll_148.v 02FB6806
Demonstration\DE4_530_D5M_DVI\rom_pll_148_bb.v 58674A6D
Demonstration\DE4_530_D5M_DVI\rom_pll_162.bsf 2CB35484
Demonstration\DE4_530_D5M_DVI\rom_pll_162.qip BF53AE1E
Demonstration\DE4_530_D5M_DVI\rom_pll_162.v D08FD406
Demonstration\DE4_530_D5M_DVI\rom_pll_162_bb.v 341CEC2E
Demonstration\DE4_530_D5M_DVI\rom_pll_25.bsf 59B7B5CB
Demonstration\DE4_530_D5M_DVI\rom_pll_25.qip 047C9E74
Demonstration\DE4_530_D5M_DVI\rom_pll_25.v FF5F6AD4
Demonstration\DE4_530_D5M_DVI\rom_pll_25_bb.v 5FECE6AE
Demonstration\DE4_530_D5M_DVI\rom_pll_27.bsf BB596ACD
Demonstration\DE4_530_D5M_DVI\rom_pll_27.qip AFB7E00F
Demonstration\DE4_530_D5M_DVI\rom_pll_27.v 28E5C758
Demonstration\DE4_530_D5M_DVI\rom_pll_27_bb.v 4DF56F8E
Demonstration\DE4_530_D5M_DVI\rom_pll_65.bsf 51C4245E
Demonstration\DE4_530_D5M_DVI\rom_pll_65.qip 51F55FA1
Demonstration\DE4_530_D5M_DVI\rom_pll_65.v ED9C87D9
Demonstration\DE4_530_D5M_DVI\rom_pll_65_bb.v 2914942C
Demonstration\DE4_530_D5M_DVI\rom_selector.v 0235B7EE
Demonstration\DE4_530_D5M_DVI\sdram_pll.v 3F0438F3
Demonstration\DE4_530_D5M_DVI\SEG7_LUT.v 0BCFB25F
Demonstration\DE4_530_D5M_DVI\SEG7_LUT_8.v 74C0ECE5
Demonstration\DE4_530_D5M_DVI\sopc_add_qip_file.tcl F6FCFF9B
Demonstration\DE4_530_D5M_DVI\sopc_builder_log.txt 00000000
Demonstration\DE4_530_D5M_DVI\Stack_RAM.v D438B0DD
Demonstration\DE4_530_D5M_DVI\stp1.stp A81F4A86
Demonstration\DE4_530_D5M_DVI\sys_pll.bsf 7AD6D449
Demonstration\DE4_530_D5M_DVI\sys_pll.qip F589971F
Demonstration\DE4_530_D5M_DVI\sys_pll.v 221D0D5E
Demonstration\DE4_530_D5M_DVI\sys_pll_bb.v 173E5F69
Demonstration\DE4_530_D5M_DVI\VGA_Controller.v 0981F6BE
Demonstration\DE4_530_D5M_DVI\VGA_Param.h F9E63367
Demonstration\DE4_530_D5M_DVI\vga_pll.v 0C99A759
Demonstration\DE4_530_D5M_DVI\vga_time_generator.v DD763088
Demonstration\DE4_530_D5M_DVI\vpg.h A9CAAA27
Demonstration\DE4_530_D5M_DVI\vpg.v DF948AD4
Demonstration\DE4_530_D5M_DVI\Write_Port0.v DCB49F8D
Demonstration\DE4_530_D5M_DVI\Write_Port1.v A92D22F3
Demonstration\DE4_530_D5M_DVI\Write_Port_0.v FF499E28
Demonstration\DE4_530_D5M_DVI\Write_Port_1.v 89A40C01
Demonstration\DE4_530_D5M_DVI\.sopc_builder\filters.xml 9C52F286
Demonstration\DE4_530_D5M_DVI\.sopc_builder\install.ptf B3FE7CCA
Demonstration\DE4_530_D5M_DVI\.sopc_builder\install2.ptf 689A45E9
Demonstration\DE4_530_D5M_DVI\.sopc_builder\preferences.xml A267A821
Demonstration\DE4_530_D5M_DVI\altmemphy-library\auk_ddr_hp_controller.ocp 13147FE7
Demonstration\DE4_530_D5M_DVI\ddr2_high_performance_controller-library\auk_ddr_hp_controller.ocp 13147FE7
Demonstration\DE4_530_D5M_DVI\demo_batch\DE4_530_CAMERA.bat CF2F338C
Demonstration\DE4_530_D5M_DVI\demo_batch\DE4_530_D5M_DVI.sof 0AD20200
Demonstration\DE4_530_D5M_DVI\greybox_tmp\cbx_args.txt 1B77C51D
Demonstration\DE4_530_D5M_DVI\Ssram_Control\command.v F204A8B9
Demonstration\DE4_530_D5M_DVI\Ssram_Control\control_interface.v 49AD142C
Demonstration\DE4_530_D5M_DVI\Ssram_Control\sdr_data_path.v 8218A0FA
Demonstration\DE4_530_D5M_DVI\Ssram_Control\Sdram_FIFO.v E876F1D9
Demonstration\DE4_530_D5M_DVI\Ssram_Control\Sdram_Params.h A07868CB
Demonstration\DE4_530_D5M_DVI\Ssram_Control\Ssram_Control_4Port.v 5D5D72A9
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb.v 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb.v.tmp2 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_1.v 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_10.v 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_11.v 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_12.v 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_2.v 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_3.v 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_4.v 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_5.v 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_6.v 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_7.v 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_8.v 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_9.v 3E9E1E12
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_full_mem_model.v AC349623
Demonstration\DE4_530_D5M_DVI\testbench\ddr2_mem_model.v 0C55D98F
Usermanual\TRDB-D5M_Hardware specification_V0.2.pdf 98BD531C
Usermanual\TRDB_D5M_UserGuide.pdf 52832867
