# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:28:09 on Jul 10,2023
# vlog -reportprogress 300 -f scripts/dut.f 
# -- Compiling module openhmc_counter48
# -- Compiling module openhmc_counter48_wrapper_xilinx
# -- Compiling module openhmc_async_fifo
# -- Compiling module openhmc_sync_fifo
# -- Compiling module openhmc_sync_fifo_reg_based
# -- Compiling module openhmc_sync_fifo_reg_stage
# -- Compiling module openhmc_srl_fifo_16
# -- Compiling module openhmc_sync_fifo_xilinx
# -- Compiling module openhmc_ram
# -- Compiling module crc_128_init
# -- Compiling module crc_accu
# -- Compiling module openhmc_rf
# -- Compiling module rx_crc_compare
# -- Compiling module rx_descrambler
# -- Compiling module rx_lane_logic
# -- Compiling module rx_link
# -- Compiling module tx_crc_combine
# -- Compiling module tx_run_length_limiter
# -- Compiling module tx_scrambler
# -- Compiling module tx_link
# -- Compiling module openhmc_top
# 
# Top level modules:
# 	openhmc_counter48_wrapper_xilinx
# 	openhmc_sync_fifo_xilinx
# 	openhmc_top
# End time: 11:28:10 on Jul 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:28:10 on Jul 10,2023
# vlog -reportprogress 300 -f scripts/tb.f 
# -- Compiling package cmd_pkg
# ** Note: (vlog-2286) D:/Ali/College/Graduation_project/tb/hmc_packet/cmd_pkg.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling package rf_reg_block_pkg
# -- Compiling package rf_agent_pkg
# -- Compiling interface rf_if
# -- Compiling package hmc_agent_pkg
# -- Importing package cmd_pkg
# ** Error: (vlog-7) Failed to open design unit file "D:/Ali/College/Graduation_project/tb/axi/axi_pkg.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vlog-7) Failed to open design unit file "D:/Ali/College/Graduation_project/tb/axi/axi_interface.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:28:12 on Jul 10,2023, Elapsed time: 0:00:02
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_2021.1/win64/vlog failed.
# Error in macro ./scripts/run.do line 17
# C:/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f scripts/tb.f"
do scripts/run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:30:19 on Jul 10,2023
# vlog -reportprogress 300 -f scripts/dut.f 
# -- Compiling module openhmc_counter48
# -- Compiling module openhmc_counter48_wrapper_xilinx
# -- Compiling module openhmc_async_fifo
# -- Compiling module openhmc_sync_fifo
# -- Compiling module openhmc_sync_fifo_reg_based
# -- Compiling module openhmc_sync_fifo_reg_stage
# -- Compiling module openhmc_srl_fifo_16
# -- Compiling module openhmc_sync_fifo_xilinx
# -- Compiling module openhmc_ram
# -- Compiling module crc_128_init
# -- Compiling module crc_accu
# -- Compiling module openhmc_rf
# -- Compiling module rx_crc_compare
# -- Compiling module rx_descrambler
# -- Compiling module rx_lane_logic
# -- Compiling module rx_link
# -- Compiling module tx_crc_combine
# -- Compiling module tx_run_length_limiter
# -- Compiling module tx_scrambler
# -- Compiling module tx_link
# -- Compiling module openhmc_top
# 
# Top level modules:
# 	openhmc_counter48_wrapper_xilinx
# 	openhmc_sync_fifo_xilinx
# 	openhmc_top
# End time: 11:30:19 on Jul 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:30:19 on Jul 10,2023
# vlog -reportprogress 300 -f scripts/tb.f 
# -- Compiling package cmd_pkg
# ** Note: (vlog-2286) D:/Ali/College/Graduation_project/tb/hmc_packet/cmd_pkg.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling package rf_reg_block_pkg
# -- Compiling package rf_agent_pkg
# -- Compiling interface rf_if
# -- Compiling package hmc_agent_pkg
# -- Importing package cmd_pkg
# -- Compiling package axi_pkg
# -- Compiling interface axi_interface
# -- Compiling package tb_params_pkg
# -- Importing package axi_pkg
# -- Importing package rf_agent_pkg
# -- Importing package hmc_agent_pkg
# -- Compiling package tb_pkg
# -- Importing package rf_reg_block_pkg
# -- Importing package tb_params_pkg
# -- Compiling interface hmc_agent_if
# -- Compiling module deserializer
# -- Compiling module serializer
# -- Compiling package seq_pkg
# -- Importing package tb_pkg
# -- Compiling package test_pkg
# -- Importing package seq_pkg
# -- Compiling module openhmc_sva
# -- Compiling interface system_if
# -- Compiling module tb_top
# -- Importing package test_pkg
# 
# Top level modules:
# 	tb_top
# End time: 11:30:21 on Jul 10,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:30:24 on Jul 10,2023
# vopt -reportprogress 300 tb_top -o top_opt -debugdb "+acc" "+cover=sbecf+openhmc_top(rtl)." 
# 
# Top level modules:
# 	tb_top
# 
# Analyzing design...
# -- Loading module tb_top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package tb_params_pkg
# -- Importing package axi_pkg
# -- Importing package cmd_pkg
# -- Importing package rf_agent_pkg
# -- Importing package hmc_agent_pkg
# -- Importing package tb_pkg
# -- Importing package rf_reg_block_pkg
# -- Importing package seq_pkg
# -- Importing package test_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface axi_interface
# -- Loading interface rf_if
# -- Loading interface hmc_agent_if
# -- Loading interface system_if
# -- Loading module openhmc_top
# -- Loading module tx_link
# -- Loading module tx_crc_combine
# -- Loading module rx_link
# -- Loading module rx_crc_compare
# -- Loading module openhmc_rf
# -- Loading module openhmc_counter48
# -- Loading module serializer
# -- Loading module deserializer
# -- Loading module openhmc_sync_fifo_reg_based
# -- Loading module openhmc_ram
# -- Loading module crc_128_init
# -- Loading module crc_accu
# -- Loading module tx_scrambler
# -- Loading module rx_lane_logic
# -- Loading module rx_descrambler
# -- Loading module openhmc_sync_fifo
# -- Loading module openhmc_sync_fifo_reg_stage
# -- Loading module tx_run_length_limiter
# -- Loading module openhmc_sva
# Optimizing 42 design-units (inlining 0/137 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package cmd_pkg(fast)
# -- Optimizing package axi_pkg(fast)
# -- Optimizing package rf_agent_pkg(fast)
# -- Optimizing package hmc_agent_pkg(fast)
# ** Warning: D:/Ali/College/Graduation_project/tb/hmc_agent//hmc_agent_driver.svh(207): (vopt-13337) Non-LRM compliant 'real' type expression in random constraint may require 'svrnm' license feature during simulation.
# ** Warning: D:/Ali/College/Graduation_project/tb/hmc_agent//hmc_agent_driver.svh(232): (vopt-13337) Non-LRM compliant 'real' type expression in random constraint may require 'svrnm' license feature during simulation.
# -- Optimizing package tb_params_pkg(fast)
# -- Optimizing package rf_reg_block_pkg(fast)
# -- Optimizing package tb_pkg(fast)
# -- Optimizing package seq_pkg(fast)
# ** Warning: D:/Ali/College/Graduation_project/tb/seq_lib//reset-sequences/reset5_seq.svh(78): (vopt-13337) Non-LRM compliant 'real' type expression in random constraint may require 'svrnm' license feature during simulation.
# ** Warning: D:/Ali/College/Graduation_project/tb/seq_lib//rf_control_sleep_seq.svh(85): (vopt-13337) Non-LRM compliant 'real' type expression in random constraint may require 'svrnm' license feature during simulation.
# -- Optimizing package test_pkg(fast)
# -- Optimizing module tx_link(fast)
# -- Processing module tx_link(fast) for debug
# ** Note: (vopt-4301) Memory core inferred for signal 'data2ram_flit' width=128, depth=4, type=RAM at location D:/Ali/College/Graduation_project/rtl/hmc_controller/tx/tx_link.v:309
# ** Note: (vopt-4301) Memory core inferred for signal 'd_in_buf_flit' width=128, depth=3, type=RAM at location D:/Ali/College/Graduation_project/rtl/hmc_controller/tx/tx_link.v:213
# ** Note: (vopt-143) Recognized 2 FSMs in module "tx_link(fast)".
# -- Optimizing module rx_link(fast)
# -- Processing module rx_link(fast) for debug
# ** Note: (vopt-143) Recognized 1 FSM in module "rx_link(fast)".
# -- Optimizing module crc_128_init(fast)
# -- Processing module crc_128_init(fast) for debug
# ** Warning: D:/Ali/College/Graduation_project/rtl/hmc_controller/crc/crc_128_init.v(102): (vopt-2704) Ignoring expression from FEC analysis: FecUdpEffort higher than 1 is needed to evaluate this expression.
# ** Warning: D:/Ali/College/Graduation_project/rtl/hmc_controller/crc/crc_128_init.v(97): (vopt-2704) Ignoring expression from FEC analysis: FecUdpEffort higher than 1 is needed to evaluate this expression.
# ** Warning: D:/Ali/College/Graduation_project/rtl/hmc_controller/crc/crc_128_init.v(87): (vopt-2704) Ignoring expression from FEC analysis: FecUdpEffort higher than 1 is needed to evaluate this expression.
# ** Warning: D:/Ali/College/Graduation_project/rtl/hmc_controller/crc/crc_128_init.v(83): (vopt-2704) Ignoring expression from FEC analysis: FecUdpEffort higher than 1 is needed to evaluate this expression.
# ** Warning: D:/Ali/College/Graduation_project/rtl/hmc_controller/crc/crc_128_init.v(82): (vopt-2704) Ignoring expression from FEC analysis: FecUdpEffort higher than 1 is needed to evaluate this expression.
# ** Warning: D:/Ali/College/Graduation_project/rtl/hmc_controller/crc/crc_128_init.v(81): (vopt-2704) Ignoring expression from FEC analysis: FecUdpEffort higher than 1 is needed to evaluate this expression.
# ** Warning: D:/Ali/College/Graduation_project/rtl/hmc_controller/crc/crc_128_init.v(80): (vopt-2704) Ignoring expression from FEC analysis: FecUdpEffort higher than 1 is needed to evaluate this expression.
# ** Warning: D:/Ali/College/Graduation_project/rtl/hmc_controller/crc/crc_128_init.v(79): (vopt-2704) Ignoring expression from FEC analysis: FecUdpEffort higher than 1 is needed to evaluate this expression.
# ** Warning: D:/Ali/College/Graduation_project/rtl/hmc_controller/crc/crc_128_init.v(78): (vopt-2704) Ignoring expression from FEC analysis: FecUdpEffort higher than 1 is needed to evaluate this expression.
# ** Warning: D:/Ali/College/Graduation_project/rtl/hmc_controller/crc/crc_128_init.v(75): (vopt-2704) Ignoring expression from FEC analysis: FecUdpEffort higher than 1 is needed to evaluate this expression.
# -- Optimizing module crc_accu(fast)
# -- Processing module crc_accu(fast) for debug
# -- Optimizing module rx_crc_compare(fast)
# -- Processing module rx_crc_compare(fast) for debug
# -- Optimizing module tx_crc_combine(fast)
# -- Processing module tx_crc_combine(fast) for debug
# -- Optimizing module rx_descrambler(fast)
# -- Processing module rx_descrambler(fast) for debug
# -- Optimizing module tb_top(fast)
# -- Processing module tb_top(fast) for debug
# -- Optimizing module tx_run_length_limiter(fast)
# -- Processing module tx_run_length_limiter(fast) for debug
# -- Optimizing module tx_scrambler(fast)
# -- Processing module tx_scrambler(fast) for debug
# -- Optimizing module openhmc_rf(fast)
# -- Processing module openhmc_rf(fast) for debug
# -- Optimizing module openhmc_top(fast)
# -- Processing module openhmc_top(fast) for debug
# -- Optimizing module openhmc_sva(fast)
# -- Processing module openhmc_sva(fast) for debug
# -- Optimizing module openhmc_sync_fifo(fast)
# -- Processing module openhmc_sync_fifo(fast) for debug
# -- Optimizing module openhmc_sync_fifo_reg_based(fast__1)
# -- Processing module openhmc_sync_fifo_reg_based(fast__1) for debug
# -- Optimizing module openhmc_sync_fifo_reg_based(fast)
# -- Processing module openhmc_sync_fifo_reg_based(fast) for debug
# -- Optimizing module deserializer(fast)
# -- Processing module deserializer(fast) for debug
# -- Optimizing module openhmc_sync_fifo_reg_stage(fast)
# -- Processing module openhmc_sync_fifo_reg_stage(fast) for debug
# -- Optimizing module openhmc_ram(fast__1)
# -- Processing module openhmc_ram(fast__1) for debug
# ** Note: (vopt-4301) Memory core inferred for signal 'MEM' width=528, depth=1024, type=RAM at location D:/Ali/College/Graduation_project/rtl/building_blocks/rams/openhmc_ram.v:95
# -- Optimizing module openhmc_ram(fast)
# -- Processing module openhmc_ram(fast) for debug
# ** Note: (vopt-4301) Memory core inferred for signal 'MEM' width=131, depth=64, type=RAM at location D:/Ali/College/Graduation_project/rtl/building_blocks/rams/openhmc_ram.v:95
# -- Optimizing module rx_lane_logic(fast)
# -- Processing module rx_lane_logic(fast) for debug
# -- Optimizing module openhmc_counter48(fast)
# -- Processing module openhmc_counter48(fast) for debug
# -- Optimizing module serializer(fast)
# -- Processing module serializer(fast) for debug
# -- Optimizing interface axi_interface(fast__2)
# -- Optimizing interface hmc_agent_if(fast__2)
# -- Optimizing interface rf_if(fast__2)
# -- Optimizing interface system_if(fast__2)
# -- Optimizing interface rf_if(fast)
# -- Optimizing interface axi_interface(fast)
# -- Optimizing interface hmc_agent_if(fast)
# -- Optimizing interface system_if(fast)
# Optimized design name is top_opt
# End time: 11:30:33 on Jul 10,2023, Elapsed time: 0:00:09
# Errors: 0, Warnings: 14
