<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="Conv_sysarr_dbbuf" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="bias_in" src_type="stream&lt;ap_axiu&lt;128, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="256" src_size_or_depth="1" hw_interface="FIFO" hw_name="bias_in_V" hw_bitwidth="256" hw_size_or_depth="1"/>
      <arg id="1" access_type="r" src_name="weight_in" src_type="stream&lt;ap_axiu&lt;128, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="256" src_size_or_depth="1" hw_interface="FIFO" hw_name="weight_in_V" hw_bitwidth="256" hw_size_or_depth="1"/>
      <arg id="2" access_type="r" src_name="data_in" src_type="stream&lt;ap_axiu&lt;128, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="256" src_size_or_depth="1" hw_interface="FIFO" hw_name="data_in_V" hw_bitwidth="256" hw_size_or_depth="1"/>
      <arg id="3" access_type="w" src_name="conv_out" src_type="stream&lt;ap_axiu&lt;128, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="256" src_size_or_depth="1" hw_interface="FIFO" hw_name="conv_out_V" hw_bitwidth="256" hw_size_or_depth="1"/>
    </args>
    <return src_type="void" src_bitwidth="0" hw_interface="" hw_name="" hw_bitwidth="0" offset="0x0"/>
  </kernel>
</root>
