INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/FullAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/n_bitFullAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bitFulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/Ýnstruction Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounterFunction
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/MUX4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/MUX2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/MemtoReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemtoReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/RegSrc0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSrc0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/PCSrc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSrc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/RegSrc1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSrc1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/ALUSrc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUSrc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/PCPlus2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/PCPlus1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/MainModul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainModule
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pc' is not allowed [C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/MainModul.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Downloads/ALU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Downloads/PC_Logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Downloads/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Downloads/Main_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sim_1/new/TestBench_V1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_V1
