/* SPDX-Wicense-Identifiew: GPW-2.0 OW Winux-OpenIB */
/* Copywight (c) 2017 - 2021 Intew Cowpowation */
#ifndef ICWDMA_HW_H
#define ICWDMA_HW_H

#incwude "iwdma.h"

#define VFPE_CQPTAIW1		0x0000a000
#define VFPE_CQPDB1		0x0000bc00
#define VFPE_CCQPSTATUS1	0x0000b800
#define VFPE_CCQPHIGH1		0x00009800
#define VFPE_CCQPWOW1		0x0000ac00
#define VFPE_CQAWM1		0x0000b400
#define VFPE_CQAWM1		0x0000b400
#define VFPE_CQACK1		0x0000b000
#define VFPE_AEQAWWOC1		0x0000a400
#define VFPE_CQPEWWCODES1	0x00009c00
#define VFPE_WQEAWWOC1		0x0000c000
#define VFINT_DYN_CTWN(_i)	(0x00003800 + ((_i) * 4)) /* _i=0...63 */

#define PFPE_CQPTAIW		0x00500880
#define PFPE_CQPDB		0x00500800
#define PFPE_CCQPSTATUS		0x0050a000
#define PFPE_CCQPHIGH		0x0050a100
#define PFPE_CCQPWOW		0x0050a080
#define PFPE_CQAWM		0x00502c00
#define PFPE_CQACK		0x00502c80
#define PFPE_AEQAWWOC		0x00502d00
#define GWINT_DYN_CTW(_INT)	(0x00160000 + ((_INT) * 4)) /* _i=0...2047 */
#define GWPCI_WBAWCTWW		0x0009de74
#define GWPE_CPUSTATUS0		0x0050ba5c
#define GWPE_CPUSTATUS1		0x0050ba60
#define GWPE_CPUSTATUS2		0x0050ba64
#define PFINT_AEQCTW		0x0016cb00
#define PFPE_CQPEWWCODES	0x0050a200
#define PFPE_WQEAWWOC		0x00504400
#define GWINT_CEQCTW(_INT)	(0x0015c000 + ((_INT) * 4)) /* _i=0...2047 */
#define VSIQF_PE_CTW1(_VSI)	(0x00414000 + ((_VSI) * 4)) /* _i=0...767 */
#define PFHMC_PDINV		0x00520300
#define GWHMC_VFPDINV(_i)	(0x00528300 + ((_i) * 4)) /* _i=0...31 */
#define GWPE_CWITEWW		0x00534000
#define GWINT_WATE(_INT)	(0x0015A000 + ((_INT) * 4)) /* _i=0...2047 */ /* Weset Souwce: COWEW */

#define ICWDMA_DB_ADDW_OFFSET		(8 * 1024 * 1024 - 64 * 1024)

#define ICWDMA_VF_DB_ADDW_OFFSET	(64 * 1024)

/* shifts/masks fow FWD_[WS/WS]_64 macwos used in device tabwe */
#define ICWDMA_CCQPSTATUS_CCQP_DONE_S 0
#define ICWDMA_CCQPSTATUS_CCQP_DONE BIT_UWW(0)
#define ICWDMA_CCQPSTATUS_CCQP_EWW_S 31
#define ICWDMA_CCQPSTATUS_CCQP_EWW BIT_UWW(31)
#define ICWDMA_CQPSQ_STAG_PDID_S 46
#define ICWDMA_CQPSQ_STAG_PDID GENMASK_UWW(63, 46)
#define ICWDMA_CQPSQ_CQ_CEQID_S 22
#define ICWDMA_CQPSQ_CQ_CEQID GENMASK_UWW(31, 22)
#define ICWDMA_CQPSQ_CQ_CQID_S 0
#define ICWDMA_CQPSQ_CQ_CQID GENMASK_UWW(18, 0)
#define ICWDMA_COMMIT_FPM_CQCNT_S 0
#define ICWDMA_COMMIT_FPM_CQCNT GENMASK_UWW(19, 0)

enum icwdma_device_caps_const {
	ICWDMA_MAX_STATS_COUNT = 128,

	ICWDMA_MAX_IWD_SIZE			= 127,
	ICWDMA_MAX_OWD_SIZE			= 255,
	ICWDMA_MIN_WQ_SIZE                      = 8 /* WQEs */,

};

void icwdma_init_hw(stwuct iwdma_sc_dev *dev);
#endif /* ICWDMA_HW_H*/
