{"sha": "be20c0ad6eebcaf81d0b701b290a4ed1b80b7f4d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YmUyMGMwYWQ2ZWViY2FmODFkMGI3MDFiMjkwYTRlZDFiODBiN2Y0ZA==", "commit": {"author": {"name": "Doug Evans", "email": "dje@gnu.org", "date": "1997-03-24T21:11:18Z"}, "committer": {"name": "Doug Evans", "email": "dje@gnu.org", "date": "1997-03-24T21:11:18Z"}, "message": "Add m32r support.\n\nFrom-SVN: r13784", "tree": {"sha": "fd7a29c5533eec8a52b86dc678e2724b2e048a67", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/fd7a29c5533eec8a52b86dc678e2724b2e048a67"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/be20c0ad6eebcaf81d0b701b290a4ed1b80b7f4d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/be20c0ad6eebcaf81d0b701b290a4ed1b80b7f4d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/be20c0ad6eebcaf81d0b701b290a4ed1b80b7f4d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/be20c0ad6eebcaf81d0b701b290a4ed1b80b7f4d/comments", "author": null, "committer": null, "parents": [{"sha": "4053f6406ef66d991ca8f147596fd71ed3162c50", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4053f6406ef66d991ca8f147596fd71ed3162c50", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4053f6406ef66d991ca8f147596fd71ed3162c50"}], "stats": {"total": 27, "additions": 27, "deletions": 0}, "files": [{"sha": "02cc75ce966dce26510b96feb449f3694f794ad7", "filename": "gcc/longlong.h", "status": "modified", "additions": 27, "deletions": 0, "changes": 27, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/be20c0ad6eebcaf81d0b701b290a4ed1b80b7f4d/gcc%2Flonglong.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/be20c0ad6eebcaf81d0b701b290a4ed1b80b7f4d/gcc%2Flonglong.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Flonglong.h?ref=be20c0ad6eebcaf81d0b701b290a4ed1b80b7f4d", "patch": "@@ -406,6 +406,33 @@\n     __w; })  \n #endif /* __i960__ */\n \n+#if defined (__M32R__)\n+#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n+  /* The cmp clears the condition bit.  */ \\\n+  __asm__ (\"cmp %0,%0\n+\taddx %%5,%1\n+\taddx %%3,%0\"\t\t\t\t\t\t\t\\\n+\t   : \"=r\" ((USItype) (sh)),\t\t\t\t\t\\\n+\t     \"=&r\" ((USItype) (sl))\t\t\t\t\t\\\n+\t   : \"%0\" ((USItype) (ah)),\t\t\t\t\t\\\n+\t     \"r\" ((USItype) (bh)),\t\t\t\t\t\\\n+\t     \"%1\" ((USItype) (al)),\t\t\t\t\t\\\n+\t     \"r\" ((USItype) (bl))\t\t\t\t\t\\\n+\t   : \"cbit\")\n+#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n+  /* The cmp clears the condition bit.  */ \\\n+  __asm__ (\"cmp %0,%0\n+\tsubx %5,%1\n+\tsubx %3,%0\"\t\t\t\t\t\t\t\\\n+\t   : \"=r\" ((USItype) (sh)),\t\t\t\t\t\\\n+\t     \"=&r\" ((USItype) (sl))\t\t\t\t\t\\\n+\t   : \"0\" ((USItype) (ah)),\t\t\t\t\t\\\n+\t     \"r\" ((USItype) (bh)),\t\t\t\t\t\\\n+\t     \"1\" ((USItype) (al)),\t\t\t\t\t\\\n+\t     \"r\" ((USItype) (bl))\t\t\t\t\t\\\n+\t   : \"cbit\")\n+#endif /* __M32R__ */\n+\n #if defined (__mc68000__)\n #define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n   __asm__ (\"add%.l %5,%1"}]}