void reg_glb_cpu_sem_set(struct aq_hw_s *aq_hw, u32 glb_cpu_sem, u32 semaphore)\r\n{\r\naq_hw_write_reg(aq_hw, glb_cpu_sem_adr(semaphore), glb_cpu_sem);\r\n}\r\nu32 reg_glb_cpu_sem_get(struct aq_hw_s *aq_hw, u32 semaphore)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, glb_cpu_sem_adr(semaphore));\r\n}\r\nvoid glb_glb_reg_res_dis_set(struct aq_hw_s *aq_hw, u32 glb_reg_res_dis)\r\n{\r\naq_hw_write_reg_bit(aq_hw, glb_reg_res_dis_adr,\r\nglb_reg_res_dis_msk,\r\nglb_reg_res_dis_shift,\r\nglb_reg_res_dis);\r\n}\r\nvoid glb_soft_res_set(struct aq_hw_s *aq_hw, u32 soft_res)\r\n{\r\naq_hw_write_reg_bit(aq_hw, glb_soft_res_adr, glb_soft_res_msk,\r\nglb_soft_res_shift, soft_res);\r\n}\r\nu32 glb_soft_res_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg_bit(aq_hw, glb_soft_res_adr,\r\nglb_soft_res_msk,\r\nglb_soft_res_shift);\r\n}\r\nu32 reg_rx_dma_stat_counter7get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, rx_dma_stat_counter7_adr);\r\n}\r\nu32 reg_glb_mif_id_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, glb_mif_id_adr);\r\n}\r\nu32 rpb_rx_dma_drop_pkt_cnt_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, rpb_rx_dma_drop_pkt_cnt_adr);\r\n}\r\nu32 stats_rx_dma_good_octet_counterlsw_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, stats_rx_dma_good_octet_counterlsw__adr);\r\n}\r\nu32 stats_rx_dma_good_pkt_counterlsw_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, stats_rx_dma_good_pkt_counterlsw__adr);\r\n}\r\nu32 stats_tx_dma_good_octet_counterlsw_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, stats_tx_dma_good_octet_counterlsw__adr);\r\n}\r\nu32 stats_tx_dma_good_pkt_counterlsw_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, stats_tx_dma_good_pkt_counterlsw__adr);\r\n}\r\nu32 stats_rx_dma_good_octet_countermsw_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, stats_rx_dma_good_octet_countermsw__adr);\r\n}\r\nu32 stats_rx_dma_good_pkt_countermsw_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, stats_rx_dma_good_pkt_countermsw__adr);\r\n}\r\nu32 stats_tx_dma_good_octet_countermsw_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, stats_tx_dma_good_octet_countermsw__adr);\r\n}\r\nu32 stats_tx_dma_good_pkt_countermsw_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, stats_tx_dma_good_pkt_countermsw__adr);\r\n}\r\nvoid itr_irq_auto_masklsw_set(struct aq_hw_s *aq_hw, u32 irq_auto_masklsw)\r\n{\r\naq_hw_write_reg(aq_hw, itr_iamrlsw_adr, irq_auto_masklsw);\r\n}\r\nvoid itr_irq_map_en_rx_set(struct aq_hw_s *aq_hw, u32 irq_map_en_rx, u32 rx)\r\n{\r\nstatic u32 itr_imr_rxren_adr[32] = {\r\n0x00002100U, 0x00002100U, 0x00002104U, 0x00002104U,\r\n0x00002108U, 0x00002108U, 0x0000210cU, 0x0000210cU,\r\n0x00002110U, 0x00002110U, 0x00002114U, 0x00002114U,\r\n0x00002118U, 0x00002118U, 0x0000211cU, 0x0000211cU,\r\n0x00002120U, 0x00002120U, 0x00002124U, 0x00002124U,\r\n0x00002128U, 0x00002128U, 0x0000212cU, 0x0000212cU,\r\n0x00002130U, 0x00002130U, 0x00002134U, 0x00002134U,\r\n0x00002138U, 0x00002138U, 0x0000213cU, 0x0000213cU\r\n};\r\nstatic u32 itr_imr_rxren_msk[32] = {\r\n0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\r\n0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\r\n0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\r\n0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\r\n0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\r\n0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\r\n0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\r\n0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U\r\n};\r\nstatic u32 itr_imr_rxren_shift[32] = {\r\n15U, 7U, 15U, 7U, 15U, 7U, 15U, 7U,\r\n15U, 7U, 15U, 7U, 15U, 7U, 15U, 7U,\r\n15U, 7U, 15U, 7U, 15U, 7U, 15U, 7U,\r\n15U, 7U, 15U, 7U, 15U, 7U, 15U, 7U\r\n};\r\naq_hw_write_reg_bit(aq_hw, itr_imr_rxren_adr[rx],\r\nitr_imr_rxren_msk[rx],\r\nitr_imr_rxren_shift[rx],\r\nirq_map_en_rx);\r\n}\r\nvoid itr_irq_map_en_tx_set(struct aq_hw_s *aq_hw, u32 irq_map_en_tx, u32 tx)\r\n{\r\nstatic u32 itr_imr_txten_adr[32] = {\r\n0x00002100U, 0x00002100U, 0x00002104U, 0x00002104U,\r\n0x00002108U, 0x00002108U, 0x0000210cU, 0x0000210cU,\r\n0x00002110U, 0x00002110U, 0x00002114U, 0x00002114U,\r\n0x00002118U, 0x00002118U, 0x0000211cU, 0x0000211cU,\r\n0x00002120U, 0x00002120U, 0x00002124U, 0x00002124U,\r\n0x00002128U, 0x00002128U, 0x0000212cU, 0x0000212cU,\r\n0x00002130U, 0x00002130U, 0x00002134U, 0x00002134U,\r\n0x00002138U, 0x00002138U, 0x0000213cU, 0x0000213cU\r\n};\r\nstatic u32 itr_imr_txten_msk[32] = {\r\n0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\r\n0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\r\n0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\r\n0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\r\n0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\r\n0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\r\n0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\r\n0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U\r\n};\r\nstatic u32 itr_imr_txten_shift[32] = {\r\n31U, 23U, 31U, 23U, 31U, 23U, 31U, 23U,\r\n31U, 23U, 31U, 23U, 31U, 23U, 31U, 23U,\r\n31U, 23U, 31U, 23U, 31U, 23U, 31U, 23U,\r\n31U, 23U, 31U, 23U, 31U, 23U, 31U, 23U\r\n};\r\naq_hw_write_reg_bit(aq_hw, itr_imr_txten_adr[tx],\r\nitr_imr_txten_msk[tx],\r\nitr_imr_txten_shift[tx],\r\nirq_map_en_tx);\r\n}\r\nvoid itr_irq_map_rx_set(struct aq_hw_s *aq_hw, u32 irq_map_rx, u32 rx)\r\n{\r\nstatic u32 itr_imr_rxr_adr[32] = {\r\n0x00002100U, 0x00002100U, 0x00002104U, 0x00002104U,\r\n0x00002108U, 0x00002108U, 0x0000210cU, 0x0000210cU,\r\n0x00002110U, 0x00002110U, 0x00002114U, 0x00002114U,\r\n0x00002118U, 0x00002118U, 0x0000211cU, 0x0000211cU,\r\n0x00002120U, 0x00002120U, 0x00002124U, 0x00002124U,\r\n0x00002128U, 0x00002128U, 0x0000212cU, 0x0000212cU,\r\n0x00002130U, 0x00002130U, 0x00002134U, 0x00002134U,\r\n0x00002138U, 0x00002138U, 0x0000213cU, 0x0000213cU\r\n};\r\nstatic u32 itr_imr_rxr_msk[32] = {\r\n0x00001f00U, 0x0000001fU, 0x00001f00U, 0x0000001fU,\r\n0x00001f00U, 0x0000001fU, 0x00001f00U, 0x0000001fU,\r\n0x00001f00U, 0x0000001fU, 0x00001f00U, 0x0000001fU,\r\n0x00001f00U, 0x0000001fU, 0x00001f00U, 0x0000001fU,\r\n0x00001f00U, 0x0000001fU, 0x00001f00U, 0x0000001fU,\r\n0x00001f00U, 0x0000001fU, 0x00001f00U, 0x0000001fU,\r\n0x00001f00U, 0x0000001fU, 0x00001f00U, 0x0000001fU,\r\n0x00001f00U, 0x0000001fU, 0x00001f00U, 0x0000001fU\r\n};\r\nstatic u32 itr_imr_rxr_shift[32] = {\r\n8U, 0U, 8U, 0U, 8U, 0U, 8U, 0U,\r\n8U, 0U, 8U, 0U, 8U, 0U, 8U, 0U,\r\n8U, 0U, 8U, 0U, 8U, 0U, 8U, 0U,\r\n8U, 0U, 8U, 0U, 8U, 0U, 8U, 0U\r\n};\r\naq_hw_write_reg_bit(aq_hw, itr_imr_rxr_adr[rx],\r\nitr_imr_rxr_msk[rx],\r\nitr_imr_rxr_shift[rx],\r\nirq_map_rx);\r\n}\r\nvoid itr_irq_map_tx_set(struct aq_hw_s *aq_hw, u32 irq_map_tx, u32 tx)\r\n{\r\nstatic u32 itr_imr_txt_adr[32] = {\r\n0x00002100U, 0x00002100U, 0x00002104U, 0x00002104U,\r\n0x00002108U, 0x00002108U, 0x0000210cU, 0x0000210cU,\r\n0x00002110U, 0x00002110U, 0x00002114U, 0x00002114U,\r\n0x00002118U, 0x00002118U, 0x0000211cU, 0x0000211cU,\r\n0x00002120U, 0x00002120U, 0x00002124U, 0x00002124U,\r\n0x00002128U, 0x00002128U, 0x0000212cU, 0x0000212cU,\r\n0x00002130U, 0x00002130U, 0x00002134U, 0x00002134U,\r\n0x00002138U, 0x00002138U, 0x0000213cU, 0x0000213cU\r\n};\r\nstatic u32 itr_imr_txt_msk[32] = {\r\n0x1f000000U, 0x001f0000U, 0x1f000000U, 0x001f0000U,\r\n0x1f000000U, 0x001f0000U, 0x1f000000U, 0x001f0000U,\r\n0x1f000000U, 0x001f0000U, 0x1f000000U, 0x001f0000U,\r\n0x1f000000U, 0x001f0000U, 0x1f000000U, 0x001f0000U,\r\n0x1f000000U, 0x001f0000U, 0x1f000000U, 0x001f0000U,\r\n0x1f000000U, 0x001f0000U, 0x1f000000U, 0x001f0000U,\r\n0x1f000000U, 0x001f0000U, 0x1f000000U, 0x001f0000U,\r\n0x1f000000U, 0x001f0000U, 0x1f000000U, 0x001f0000U\r\n};\r\nstatic u32 itr_imr_txt_shift[32] = {\r\n24U, 16U, 24U, 16U, 24U, 16U, 24U, 16U,\r\n24U, 16U, 24U, 16U, 24U, 16U, 24U, 16U,\r\n24U, 16U, 24U, 16U, 24U, 16U, 24U, 16U,\r\n24U, 16U, 24U, 16U, 24U, 16U, 24U, 16U\r\n};\r\naq_hw_write_reg_bit(aq_hw, itr_imr_txt_adr[tx],\r\nitr_imr_txt_msk[tx],\r\nitr_imr_txt_shift[tx],\r\nirq_map_tx);\r\n}\r\nvoid itr_irq_msk_clearlsw_set(struct aq_hw_s *aq_hw, u32 irq_msk_clearlsw)\r\n{\r\naq_hw_write_reg(aq_hw, itr_imcrlsw_adr, irq_msk_clearlsw);\r\n}\r\nvoid itr_irq_msk_setlsw_set(struct aq_hw_s *aq_hw, u32 irq_msk_setlsw)\r\n{\r\naq_hw_write_reg(aq_hw, itr_imsrlsw_adr, irq_msk_setlsw);\r\n}\r\nvoid itr_irq_reg_res_dis_set(struct aq_hw_s *aq_hw, u32 irq_reg_res_dis)\r\n{\r\naq_hw_write_reg_bit(aq_hw, itr_reg_res_dsbl_adr,\r\nitr_reg_res_dsbl_msk,\r\nitr_reg_res_dsbl_shift, irq_reg_res_dis);\r\n}\r\nvoid itr_irq_status_clearlsw_set(struct aq_hw_s *aq_hw,\r\nu32 irq_status_clearlsw)\r\n{\r\naq_hw_write_reg(aq_hw, itr_iscrlsw_adr, irq_status_clearlsw);\r\n}\r\nu32 itr_irq_statuslsw_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, itr_isrlsw_adr);\r\n}\r\nu32 itr_res_irq_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg_bit(aq_hw, itr_res_adr, itr_res_msk,\r\nitr_res_shift);\r\n}\r\nvoid itr_res_irq_set(struct aq_hw_s *aq_hw, u32 res_irq)\r\n{\r\naq_hw_write_reg_bit(aq_hw, itr_res_adr, itr_res_msk,\r\nitr_res_shift, res_irq);\r\n}\r\nvoid rdm_cpu_id_set(struct aq_hw_s *aq_hw, u32 cpuid, u32 dca)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_dcadcpuid_adr(dca),\r\nrdm_dcadcpuid_msk,\r\nrdm_dcadcpuid_shift, cpuid);\r\n}\r\nvoid rdm_rx_dca_en_set(struct aq_hw_s *aq_hw, u32 rx_dca_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_dca_en_adr, rdm_dca_en_msk,\r\nrdm_dca_en_shift, rx_dca_en);\r\n}\r\nvoid rdm_rx_dca_mode_set(struct aq_hw_s *aq_hw, u32 rx_dca_mode)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_dca_mode_adr, rdm_dca_mode_msk,\r\nrdm_dca_mode_shift, rx_dca_mode);\r\n}\r\nvoid rdm_rx_desc_data_buff_size_set(struct aq_hw_s *aq_hw,\r\nu32 rx_desc_data_buff_size, u32 descriptor)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_descddata_size_adr(descriptor),\r\nrdm_descddata_size_msk,\r\nrdm_descddata_size_shift,\r\nrx_desc_data_buff_size);\r\n}\r\nvoid rdm_rx_desc_dca_en_set(struct aq_hw_s *aq_hw, u32 rx_desc_dca_en, u32 dca)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_dcaddesc_en_adr(dca),\r\nrdm_dcaddesc_en_msk,\r\nrdm_dcaddesc_en_shift,\r\nrx_desc_dca_en);\r\n}\r\nvoid rdm_rx_desc_en_set(struct aq_hw_s *aq_hw, u32 rx_desc_en, u32 descriptor)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_descden_adr(descriptor),\r\nrdm_descden_msk,\r\nrdm_descden_shift,\r\nrx_desc_en);\r\n}\r\nvoid rdm_rx_desc_head_buff_size_set(struct aq_hw_s *aq_hw,\r\nu32 rx_desc_head_buff_size, u32 descriptor)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_descdhdr_size_adr(descriptor),\r\nrdm_descdhdr_size_msk,\r\nrdm_descdhdr_size_shift,\r\nrx_desc_head_buff_size);\r\n}\r\nvoid rdm_rx_desc_head_splitting_set(struct aq_hw_s *aq_hw,\r\nu32 rx_desc_head_splitting, u32 descriptor)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_descdhdr_split_adr(descriptor),\r\nrdm_descdhdr_split_msk,\r\nrdm_descdhdr_split_shift,\r\nrx_desc_head_splitting);\r\n}\r\nu32 rdm_rx_desc_head_ptr_get(struct aq_hw_s *aq_hw, u32 descriptor)\r\n{\r\nreturn aq_hw_read_reg_bit(aq_hw, rdm_descdhd_adr(descriptor),\r\nrdm_descdhd_msk, rdm_descdhd_shift);\r\n}\r\nvoid rdm_rx_desc_len_set(struct aq_hw_s *aq_hw, u32 rx_desc_len, u32 descriptor)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_descdlen_adr(descriptor),\r\nrdm_descdlen_msk, rdm_descdlen_shift,\r\nrx_desc_len);\r\n}\r\nvoid rdm_rx_desc_res_set(struct aq_hw_s *aq_hw, u32 rx_desc_res, u32 descriptor)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_descdreset_adr(descriptor),\r\nrdm_descdreset_msk, rdm_descdreset_shift,\r\nrx_desc_res);\r\n}\r\nvoid rdm_rx_desc_wr_wb_irq_en_set(struct aq_hw_s *aq_hw,\r\nu32 rx_desc_wr_wb_irq_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_int_desc_wrb_en_adr,\r\nrdm_int_desc_wrb_en_msk,\r\nrdm_int_desc_wrb_en_shift,\r\nrx_desc_wr_wb_irq_en);\r\n}\r\nvoid rdm_rx_head_dca_en_set(struct aq_hw_s *aq_hw, u32 rx_head_dca_en, u32 dca)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_dcadhdr_en_adr(dca),\r\nrdm_dcadhdr_en_msk,\r\nrdm_dcadhdr_en_shift,\r\nrx_head_dca_en);\r\n}\r\nvoid rdm_rx_pld_dca_en_set(struct aq_hw_s *aq_hw, u32 rx_pld_dca_en, u32 dca)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_dcadpay_en_adr(dca),\r\nrdm_dcadpay_en_msk, rdm_dcadpay_en_shift,\r\nrx_pld_dca_en);\r\n}\r\nvoid rdm_rdm_intr_moder_en_set(struct aq_hw_s *aq_hw, u32 rdm_intr_moder_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rdm_int_rim_en_adr,\r\nrdm_int_rim_en_msk,\r\nrdm_int_rim_en_shift,\r\nrdm_intr_moder_en);\r\n}\r\nvoid reg_gen_irq_map_set(struct aq_hw_s *aq_hw, u32 gen_intr_map, u32 regidx)\r\n{\r\naq_hw_write_reg(aq_hw, gen_intr_map_adr(regidx), gen_intr_map);\r\n}\r\nu32 reg_gen_irq_status_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, gen_intr_stat_adr);\r\n}\r\nvoid reg_irq_glb_ctl_set(struct aq_hw_s *aq_hw, u32 intr_glb_ctl)\r\n{\r\naq_hw_write_reg(aq_hw, intr_glb_ctl_adr, intr_glb_ctl);\r\n}\r\nvoid reg_irq_thr_set(struct aq_hw_s *aq_hw, u32 intr_thr, u32 throttle)\r\n{\r\naq_hw_write_reg(aq_hw, intr_thr_adr(throttle), intr_thr);\r\n}\r\nvoid reg_rx_dma_desc_base_addresslswset(struct aq_hw_s *aq_hw,\r\nu32 rx_dma_desc_base_addrlsw,\r\nu32 descriptor)\r\n{\r\naq_hw_write_reg(aq_hw, rx_dma_desc_base_addrlsw_adr(descriptor),\r\nrx_dma_desc_base_addrlsw);\r\n}\r\nvoid reg_rx_dma_desc_base_addressmswset(struct aq_hw_s *aq_hw,\r\nu32 rx_dma_desc_base_addrmsw,\r\nu32 descriptor)\r\n{\r\naq_hw_write_reg(aq_hw, rx_dma_desc_base_addrmsw_adr(descriptor),\r\nrx_dma_desc_base_addrmsw);\r\n}\r\nu32 reg_rx_dma_desc_status_get(struct aq_hw_s *aq_hw, u32 descriptor)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, rx_dma_desc_stat_adr(descriptor));\r\n}\r\nvoid reg_rx_dma_desc_tail_ptr_set(struct aq_hw_s *aq_hw,\r\nu32 rx_dma_desc_tail_ptr, u32 descriptor)\r\n{\r\naq_hw_write_reg(aq_hw, rx_dma_desc_tail_ptr_adr(descriptor),\r\nrx_dma_desc_tail_ptr);\r\n}\r\nvoid reg_rx_flr_mcst_flr_msk_set(struct aq_hw_s *aq_hw, u32 rx_flr_mcst_flr_msk)\r\n{\r\naq_hw_write_reg(aq_hw, rx_flr_mcst_flr_msk_adr, rx_flr_mcst_flr_msk);\r\n}\r\nvoid reg_rx_flr_mcst_flr_set(struct aq_hw_s *aq_hw, u32 rx_flr_mcst_flr,\r\nu32 filter)\r\n{\r\naq_hw_write_reg(aq_hw, rx_flr_mcst_flr_adr(filter), rx_flr_mcst_flr);\r\n}\r\nvoid reg_rx_flr_rss_control1set(struct aq_hw_s *aq_hw, u32 rx_flr_rss_control1)\r\n{\r\naq_hw_write_reg(aq_hw, rx_flr_rss_control1_adr, rx_flr_rss_control1);\r\n}\r\nvoid reg_rx_flr_control2_set(struct aq_hw_s *aq_hw, u32 rx_filter_control2)\r\n{\r\naq_hw_write_reg(aq_hw, rx_flr_control2_adr, rx_filter_control2);\r\n}\r\nvoid reg_rx_intr_moder_ctrl_set(struct aq_hw_s *aq_hw,\r\nu32 rx_intr_moderation_ctl,\r\nu32 queue)\r\n{\r\naq_hw_write_reg(aq_hw, rx_intr_moderation_ctl_adr(queue),\r\nrx_intr_moderation_ctl);\r\n}\r\nvoid reg_tx_dma_debug_ctl_set(struct aq_hw_s *aq_hw, u32 tx_dma_debug_ctl)\r\n{\r\naq_hw_write_reg(aq_hw, tx_dma_debug_ctl_adr, tx_dma_debug_ctl);\r\n}\r\nvoid reg_tx_dma_desc_base_addresslswset(struct aq_hw_s *aq_hw,\r\nu32 tx_dma_desc_base_addrlsw,\r\nu32 descriptor)\r\n{\r\naq_hw_write_reg(aq_hw, tx_dma_desc_base_addrlsw_adr(descriptor),\r\ntx_dma_desc_base_addrlsw);\r\n}\r\nvoid reg_tx_dma_desc_base_addressmswset(struct aq_hw_s *aq_hw,\r\nu32 tx_dma_desc_base_addrmsw,\r\nu32 descriptor)\r\n{\r\naq_hw_write_reg(aq_hw, tx_dma_desc_base_addrmsw_adr(descriptor),\r\ntx_dma_desc_base_addrmsw);\r\n}\r\nvoid reg_tx_dma_desc_tail_ptr_set(struct aq_hw_s *aq_hw,\r\nu32 tx_dma_desc_tail_ptr, u32 descriptor)\r\n{\r\naq_hw_write_reg(aq_hw, tx_dma_desc_tail_ptr_adr(descriptor),\r\ntx_dma_desc_tail_ptr);\r\n}\r\nvoid reg_tx_intr_moder_ctrl_set(struct aq_hw_s *aq_hw,\r\nu32 tx_intr_moderation_ctl,\r\nu32 queue)\r\n{\r\naq_hw_write_reg(aq_hw, tx_intr_moderation_ctl_adr(queue),\r\ntx_intr_moderation_ctl);\r\n}\r\nvoid rpb_dma_sys_lbk_set(struct aq_hw_s *aq_hw, u32 dma_sys_lbk)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpb_dma_sys_lbk_adr,\r\nrpb_dma_sys_lbk_msk,\r\nrpb_dma_sys_lbk_shift, dma_sys_lbk);\r\n}\r\nvoid rpb_rpf_rx_traf_class_mode_set(struct aq_hw_s *aq_hw,\r\nu32 rx_traf_class_mode)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpb_rpf_rx_tc_mode_adr,\r\nrpb_rpf_rx_tc_mode_msk,\r\nrpb_rpf_rx_tc_mode_shift,\r\nrx_traf_class_mode);\r\n}\r\nvoid rpb_rx_buff_en_set(struct aq_hw_s *aq_hw, u32 rx_buff_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpb_rx_buf_en_adr, rpb_rx_buf_en_msk,\r\nrpb_rx_buf_en_shift, rx_buff_en);\r\n}\r\nvoid rpb_rx_buff_hi_threshold_per_tc_set(struct aq_hw_s *aq_hw,\r\nu32 rx_buff_hi_threshold_per_tc,\r\nu32 buffer)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpb_rxbhi_thresh_adr(buffer),\r\nrpb_rxbhi_thresh_msk, rpb_rxbhi_thresh_shift,\r\nrx_buff_hi_threshold_per_tc);\r\n}\r\nvoid rpb_rx_buff_lo_threshold_per_tc_set(struct aq_hw_s *aq_hw,\r\nu32 rx_buff_lo_threshold_per_tc,\r\nu32 buffer)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpb_rxblo_thresh_adr(buffer),\r\nrpb_rxblo_thresh_msk,\r\nrpb_rxblo_thresh_shift,\r\nrx_buff_lo_threshold_per_tc);\r\n}\r\nvoid rpb_rx_flow_ctl_mode_set(struct aq_hw_s *aq_hw, u32 rx_flow_ctl_mode)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpb_rx_fc_mode_adr,\r\nrpb_rx_fc_mode_msk,\r\nrpb_rx_fc_mode_shift, rx_flow_ctl_mode);\r\n}\r\nvoid rpb_rx_pkt_buff_size_per_tc_set(struct aq_hw_s *aq_hw,\r\nu32 rx_pkt_buff_size_per_tc, u32 buffer)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpb_rxbbuf_size_adr(buffer),\r\nrpb_rxbbuf_size_msk, rpb_rxbbuf_size_shift,\r\nrx_pkt_buff_size_per_tc);\r\n}\r\nvoid rpb_rx_xoff_en_per_tc_set(struct aq_hw_s *aq_hw, u32 rx_xoff_en_per_tc,\r\nu32 buffer)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpb_rxbxoff_en_adr(buffer),\r\nrpb_rxbxoff_en_msk, rpb_rxbxoff_en_shift,\r\nrx_xoff_en_per_tc);\r\n}\r\nvoid rpfl2broadcast_count_threshold_set(struct aq_hw_s *aq_hw,\r\nu32 l2broadcast_count_threshold)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpfl2bc_thresh_adr,\r\nrpfl2bc_thresh_msk,\r\nrpfl2bc_thresh_shift,\r\nl2broadcast_count_threshold);\r\n}\r\nvoid rpfl2broadcast_en_set(struct aq_hw_s *aq_hw, u32 l2broadcast_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpfl2bc_en_adr, rpfl2bc_en_msk,\r\nrpfl2bc_en_shift, l2broadcast_en);\r\n}\r\nvoid rpfl2broadcast_flr_act_set(struct aq_hw_s *aq_hw, u32 l2broadcast_flr_act)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpfl2bc_act_adr, rpfl2bc_act_msk,\r\nrpfl2bc_act_shift, l2broadcast_flr_act);\r\n}\r\nvoid rpfl2multicast_flr_en_set(struct aq_hw_s *aq_hw, u32 l2multicast_flr_en,\r\nu32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpfl2mc_enf_adr(filter),\r\nrpfl2mc_enf_msk,\r\nrpfl2mc_enf_shift, l2multicast_flr_en);\r\n}\r\nvoid rpfl2promiscuous_mode_en_set(struct aq_hw_s *aq_hw,\r\nu32 l2promiscuous_mode_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpfl2promis_mode_adr,\r\nrpfl2promis_mode_msk,\r\nrpfl2promis_mode_shift,\r\nl2promiscuous_mode_en);\r\n}\r\nvoid rpfl2unicast_flr_act_set(struct aq_hw_s *aq_hw, u32 l2unicast_flr_act,\r\nu32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpfl2uc_actf_adr(filter),\r\nrpfl2uc_actf_msk, rpfl2uc_actf_shift,\r\nl2unicast_flr_act);\r\n}\r\nvoid rpfl2_uc_flr_en_set(struct aq_hw_s *aq_hw, u32 l2unicast_flr_en,\r\nu32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpfl2uc_enf_adr(filter),\r\nrpfl2uc_enf_msk,\r\nrpfl2uc_enf_shift, l2unicast_flr_en);\r\n}\r\nvoid rpfl2unicast_dest_addresslsw_set(struct aq_hw_s *aq_hw,\r\nu32 l2unicast_dest_addresslsw,\r\nu32 filter)\r\n{\r\naq_hw_write_reg(aq_hw, rpfl2uc_daflsw_adr(filter),\r\nl2unicast_dest_addresslsw);\r\n}\r\nvoid rpfl2unicast_dest_addressmsw_set(struct aq_hw_s *aq_hw,\r\nu32 l2unicast_dest_addressmsw,\r\nu32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpfl2uc_dafmsw_adr(filter),\r\nrpfl2uc_dafmsw_msk, rpfl2uc_dafmsw_shift,\r\nl2unicast_dest_addressmsw);\r\n}\r\nvoid rpfl2_accept_all_mc_packets_set(struct aq_hw_s *aq_hw,\r\nu32 l2_accept_all_mc_packets)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpfl2mc_accept_all_adr,\r\nrpfl2mc_accept_all_msk,\r\nrpfl2mc_accept_all_shift,\r\nl2_accept_all_mc_packets);\r\n}\r\nvoid rpf_rpb_user_priority_tc_map_set(struct aq_hw_s *aq_hw,\r\nu32 user_priority_tc_map, u32 tc)\r\n{\r\nstatic u32 rpf_rpb_rx_tc_upt_adr[8] = {\r\n0x000054c4U, 0x000054c4U, 0x000054c4U, 0x000054c4U,\r\n0x000054c4U, 0x000054c4U, 0x000054c4U, 0x000054c4U\r\n};\r\nstatic u32 rpf_rpb_rx_tc_upt_msk[8] = {\r\n0x00000007U, 0x00000070U, 0x00000700U, 0x00007000U,\r\n0x00070000U, 0x00700000U, 0x07000000U, 0x70000000U\r\n};\r\nstatic u32 rpf_rpb_rx_tc_upt_shft[8] = {\r\n0U, 4U, 8U, 12U, 16U, 20U, 24U, 28U\r\n};\r\naq_hw_write_reg_bit(aq_hw, rpf_rpb_rx_tc_upt_adr[tc],\r\nrpf_rpb_rx_tc_upt_msk[tc],\r\nrpf_rpb_rx_tc_upt_shft[tc],\r\nuser_priority_tc_map);\r\n}\r\nvoid rpf_rss_key_addr_set(struct aq_hw_s *aq_hw, u32 rss_key_addr)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_rss_key_addr_adr,\r\nrpf_rss_key_addr_msk,\r\nrpf_rss_key_addr_shift,\r\nrss_key_addr);\r\n}\r\nvoid rpf_rss_key_wr_data_set(struct aq_hw_s *aq_hw, u32 rss_key_wr_data)\r\n{\r\naq_hw_write_reg(aq_hw, rpf_rss_key_wr_data_adr,\r\nrss_key_wr_data);\r\n}\r\nu32 rpf_rss_key_wr_en_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg_bit(aq_hw, rpf_rss_key_wr_eni_adr,\r\nrpf_rss_key_wr_eni_msk,\r\nrpf_rss_key_wr_eni_shift);\r\n}\r\nvoid rpf_rss_key_wr_en_set(struct aq_hw_s *aq_hw, u32 rss_key_wr_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_rss_key_wr_eni_adr,\r\nrpf_rss_key_wr_eni_msk,\r\nrpf_rss_key_wr_eni_shift,\r\nrss_key_wr_en);\r\n}\r\nvoid rpf_rss_redir_tbl_addr_set(struct aq_hw_s *aq_hw, u32 rss_redir_tbl_addr)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_rss_redir_addr_adr,\r\nrpf_rss_redir_addr_msk,\r\nrpf_rss_redir_addr_shift, rss_redir_tbl_addr);\r\n}\r\nvoid rpf_rss_redir_tbl_wr_data_set(struct aq_hw_s *aq_hw,\r\nu32 rss_redir_tbl_wr_data)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_rss_redir_wr_data_adr,\r\nrpf_rss_redir_wr_data_msk,\r\nrpf_rss_redir_wr_data_shift,\r\nrss_redir_tbl_wr_data);\r\n}\r\nu32 rpf_rss_redir_wr_en_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg_bit(aq_hw, rpf_rss_redir_wr_eni_adr,\r\nrpf_rss_redir_wr_eni_msk,\r\nrpf_rss_redir_wr_eni_shift);\r\n}\r\nvoid rpf_rss_redir_wr_en_set(struct aq_hw_s *aq_hw, u32 rss_redir_wr_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_rss_redir_wr_eni_adr,\r\nrpf_rss_redir_wr_eni_msk,\r\nrpf_rss_redir_wr_eni_shift, rss_redir_wr_en);\r\n}\r\nvoid rpf_tpo_to_rpf_sys_lbk_set(struct aq_hw_s *aq_hw, u32 tpo_to_rpf_sys_lbk)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_tpo_rpf_sys_lbk_adr,\r\nrpf_tpo_rpf_sys_lbk_msk,\r\nrpf_tpo_rpf_sys_lbk_shift,\r\ntpo_to_rpf_sys_lbk);\r\n}\r\nvoid rpf_vlan_inner_etht_set(struct aq_hw_s *aq_hw, u32 vlan_inner_etht)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_vl_inner_tpid_adr,\r\nrpf_vl_inner_tpid_msk,\r\nrpf_vl_inner_tpid_shift,\r\nvlan_inner_etht);\r\n}\r\nvoid rpf_vlan_outer_etht_set(struct aq_hw_s *aq_hw, u32 vlan_outer_etht)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_vl_outer_tpid_adr,\r\nrpf_vl_outer_tpid_msk,\r\nrpf_vl_outer_tpid_shift,\r\nvlan_outer_etht);\r\n}\r\nvoid rpf_vlan_prom_mode_en_set(struct aq_hw_s *aq_hw, u32 vlan_prom_mode_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_vl_promis_mode_adr,\r\nrpf_vl_promis_mode_msk,\r\nrpf_vl_promis_mode_shift,\r\nvlan_prom_mode_en);\r\n}\r\nvoid rpf_vlan_accept_untagged_packets_set(struct aq_hw_s *aq_hw,\r\nu32 vlan_accept_untagged_packets)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_vl_accept_untagged_mode_adr,\r\nrpf_vl_accept_untagged_mode_msk,\r\nrpf_vl_accept_untagged_mode_shift,\r\nvlan_accept_untagged_packets);\r\n}\r\nvoid rpf_vlan_untagged_act_set(struct aq_hw_s *aq_hw, u32 vlan_untagged_act)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_vl_untagged_act_adr,\r\nrpf_vl_untagged_act_msk,\r\nrpf_vl_untagged_act_shift,\r\nvlan_untagged_act);\r\n}\r\nvoid rpf_vlan_flr_en_set(struct aq_hw_s *aq_hw, u32 vlan_flr_en, u32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_vl_en_f_adr(filter),\r\nrpf_vl_en_f_msk,\r\nrpf_vl_en_f_shift,\r\nvlan_flr_en);\r\n}\r\nvoid rpf_vlan_flr_act_set(struct aq_hw_s *aq_hw, u32 vlan_flr_act, u32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_vl_act_f_adr(filter),\r\nrpf_vl_act_f_msk,\r\nrpf_vl_act_f_shift,\r\nvlan_flr_act);\r\n}\r\nvoid rpf_vlan_id_flr_set(struct aq_hw_s *aq_hw, u32 vlan_id_flr, u32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_vl_id_f_adr(filter),\r\nrpf_vl_id_f_msk,\r\nrpf_vl_id_f_shift,\r\nvlan_id_flr);\r\n}\r\nvoid rpf_etht_flr_en_set(struct aq_hw_s *aq_hw, u32 etht_flr_en, u32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_et_enf_adr(filter),\r\nrpf_et_enf_msk,\r\nrpf_et_enf_shift, etht_flr_en);\r\n}\r\nvoid rpf_etht_user_priority_en_set(struct aq_hw_s *aq_hw,\r\nu32 etht_user_priority_en, u32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_et_upfen_adr(filter),\r\nrpf_et_upfen_msk, rpf_et_upfen_shift,\r\netht_user_priority_en);\r\n}\r\nvoid rpf_etht_rx_queue_en_set(struct aq_hw_s *aq_hw, u32 etht_rx_queue_en,\r\nu32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_et_rxqfen_adr(filter),\r\nrpf_et_rxqfen_msk, rpf_et_rxqfen_shift,\r\netht_rx_queue_en);\r\n}\r\nvoid rpf_etht_user_priority_set(struct aq_hw_s *aq_hw, u32 etht_user_priority,\r\nu32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_et_upf_adr(filter),\r\nrpf_et_upf_msk,\r\nrpf_et_upf_shift, etht_user_priority);\r\n}\r\nvoid rpf_etht_rx_queue_set(struct aq_hw_s *aq_hw, u32 etht_rx_queue,\r\nu32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_et_rxqf_adr(filter),\r\nrpf_et_rxqf_msk,\r\nrpf_et_rxqf_shift, etht_rx_queue);\r\n}\r\nvoid rpf_etht_mgt_queue_set(struct aq_hw_s *aq_hw, u32 etht_mgt_queue,\r\nu32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_et_mng_rxqf_adr(filter),\r\nrpf_et_mng_rxqf_msk, rpf_et_mng_rxqf_shift,\r\netht_mgt_queue);\r\n}\r\nvoid rpf_etht_flr_act_set(struct aq_hw_s *aq_hw, u32 etht_flr_act, u32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_et_actf_adr(filter),\r\nrpf_et_actf_msk,\r\nrpf_et_actf_shift, etht_flr_act);\r\n}\r\nvoid rpf_etht_flr_set(struct aq_hw_s *aq_hw, u32 etht_flr, u32 filter)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpf_et_valf_adr(filter),\r\nrpf_et_valf_msk,\r\nrpf_et_valf_shift, etht_flr);\r\n}\r\nvoid rpo_ipv4header_crc_offload_en_set(struct aq_hw_s *aq_hw,\r\nu32 ipv4header_crc_offload_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpo_ipv4chk_en_adr,\r\nrpo_ipv4chk_en_msk,\r\nrpo_ipv4chk_en_shift,\r\nipv4header_crc_offload_en);\r\n}\r\nvoid rpo_rx_desc_vlan_stripping_set(struct aq_hw_s *aq_hw,\r\nu32 rx_desc_vlan_stripping, u32 descriptor)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpo_descdvl_strip_adr(descriptor),\r\nrpo_descdvl_strip_msk,\r\nrpo_descdvl_strip_shift,\r\nrx_desc_vlan_stripping);\r\n}\r\nvoid rpo_tcp_udp_crc_offload_en_set(struct aq_hw_s *aq_hw,\r\nu32 tcp_udp_crc_offload_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpol4chk_en_adr, rpol4chk_en_msk,\r\nrpol4chk_en_shift, tcp_udp_crc_offload_en);\r\n}\r\nvoid rpo_lro_en_set(struct aq_hw_s *aq_hw, u32 lro_en)\r\n{\r\naq_hw_write_reg(aq_hw, rpo_lro_en_adr, lro_en);\r\n}\r\nvoid rpo_lro_patch_optimization_en_set(struct aq_hw_s *aq_hw,\r\nu32 lro_patch_optimization_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpo_lro_ptopt_en_adr,\r\nrpo_lro_ptopt_en_msk,\r\nrpo_lro_ptopt_en_shift,\r\nlro_patch_optimization_en);\r\n}\r\nvoid rpo_lro_qsessions_lim_set(struct aq_hw_s *aq_hw,\r\nu32 lro_qsessions_lim)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpo_lro_qses_lmt_adr,\r\nrpo_lro_qses_lmt_msk,\r\nrpo_lro_qses_lmt_shift,\r\nlro_qsessions_lim);\r\n}\r\nvoid rpo_lro_total_desc_lim_set(struct aq_hw_s *aq_hw, u32 lro_total_desc_lim)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpo_lro_tot_dsc_lmt_adr,\r\nrpo_lro_tot_dsc_lmt_msk,\r\nrpo_lro_tot_dsc_lmt_shift,\r\nlro_total_desc_lim);\r\n}\r\nvoid rpo_lro_min_pay_of_first_pkt_set(struct aq_hw_s *aq_hw,\r\nu32 lro_min_pld_of_first_pkt)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpo_lro_pkt_min_adr,\r\nrpo_lro_pkt_min_msk,\r\nrpo_lro_pkt_min_shift,\r\nlro_min_pld_of_first_pkt);\r\n}\r\nvoid rpo_lro_pkt_lim_set(struct aq_hw_s *aq_hw, u32 lro_pkt_lim)\r\n{\r\naq_hw_write_reg(aq_hw, rpo_lro_rsc_max_adr, lro_pkt_lim);\r\n}\r\nvoid rpo_lro_max_num_of_descriptors_set(struct aq_hw_s *aq_hw,\r\nu32 lro_max_number_of_descriptors,\r\nu32 lro)\r\n{\r\nstatic u32 rpo_lro_ldes_max_adr[32] = {\r\n0x000055A0U, 0x000055A0U, 0x000055A0U, 0x000055A0U,\r\n0x000055A0U, 0x000055A0U, 0x000055A0U, 0x000055A0U,\r\n0x000055A4U, 0x000055A4U, 0x000055A4U, 0x000055A4U,\r\n0x000055A4U, 0x000055A4U, 0x000055A4U, 0x000055A4U,\r\n0x000055A8U, 0x000055A8U, 0x000055A8U, 0x000055A8U,\r\n0x000055A8U, 0x000055A8U, 0x000055A8U, 0x000055A8U,\r\n0x000055ACU, 0x000055ACU, 0x000055ACU, 0x000055ACU,\r\n0x000055ACU, 0x000055ACU, 0x000055ACU, 0x000055ACU\r\n};\r\nstatic u32 rpo_lro_ldes_max_msk[32] = {\r\n0x00000003U, 0x00000030U, 0x00000300U, 0x00003000U,\r\n0x00030000U, 0x00300000U, 0x03000000U, 0x30000000U,\r\n0x00000003U, 0x00000030U, 0x00000300U, 0x00003000U,\r\n0x00030000U, 0x00300000U, 0x03000000U, 0x30000000U,\r\n0x00000003U, 0x00000030U, 0x00000300U, 0x00003000U,\r\n0x00030000U, 0x00300000U, 0x03000000U, 0x30000000U,\r\n0x00000003U, 0x00000030U, 0x00000300U, 0x00003000U,\r\n0x00030000U, 0x00300000U, 0x03000000U, 0x30000000U\r\n};\r\nstatic u32 rpo_lro_ldes_max_shift[32] = {\r\n0U, 4U, 8U, 12U, 16U, 20U, 24U, 28U,\r\n0U, 4U, 8U, 12U, 16U, 20U, 24U, 28U,\r\n0U, 4U, 8U, 12U, 16U, 20U, 24U, 28U,\r\n0U, 4U, 8U, 12U, 16U, 20U, 24U, 28U\r\n};\r\naq_hw_write_reg_bit(aq_hw, rpo_lro_ldes_max_adr[lro],\r\nrpo_lro_ldes_max_msk[lro],\r\nrpo_lro_ldes_max_shift[lro],\r\nlro_max_number_of_descriptors);\r\n}\r\nvoid rpo_lro_time_base_divider_set(struct aq_hw_s *aq_hw,\r\nu32 lro_time_base_divider)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpo_lro_tb_div_adr,\r\nrpo_lro_tb_div_msk,\r\nrpo_lro_tb_div_shift,\r\nlro_time_base_divider);\r\n}\r\nvoid rpo_lro_inactive_interval_set(struct aq_hw_s *aq_hw,\r\nu32 lro_inactive_interval)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpo_lro_ina_ival_adr,\r\nrpo_lro_ina_ival_msk,\r\nrpo_lro_ina_ival_shift,\r\nlro_inactive_interval);\r\n}\r\nvoid rpo_lro_max_coalescing_interval_set(struct aq_hw_s *aq_hw,\r\nu32 lro_max_coalescing_interval)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rpo_lro_max_ival_adr,\r\nrpo_lro_max_ival_msk,\r\nrpo_lro_max_ival_shift,\r\nlro_max_coalescing_interval);\r\n}\r\nvoid rx_rx_reg_res_dis_set(struct aq_hw_s *aq_hw, u32 rx_reg_res_dis)\r\n{\r\naq_hw_write_reg_bit(aq_hw, rx_reg_res_dsbl_adr,\r\nrx_reg_res_dsbl_msk,\r\nrx_reg_res_dsbl_shift,\r\nrx_reg_res_dis);\r\n}\r\nvoid tdm_cpu_id_set(struct aq_hw_s *aq_hw, u32 cpuid, u32 dca)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tdm_dcadcpuid_adr(dca),\r\ntdm_dcadcpuid_msk,\r\ntdm_dcadcpuid_shift, cpuid);\r\n}\r\nvoid tdm_large_send_offload_en_set(struct aq_hw_s *aq_hw,\r\nu32 large_send_offload_en)\r\n{\r\naq_hw_write_reg(aq_hw, tdm_lso_en_adr, large_send_offload_en);\r\n}\r\nvoid tdm_tx_dca_en_set(struct aq_hw_s *aq_hw, u32 tx_dca_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tdm_dca_en_adr, tdm_dca_en_msk,\r\ntdm_dca_en_shift, tx_dca_en);\r\n}\r\nvoid tdm_tx_dca_mode_set(struct aq_hw_s *aq_hw, u32 tx_dca_mode)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tdm_dca_mode_adr, tdm_dca_mode_msk,\r\ntdm_dca_mode_shift, tx_dca_mode);\r\n}\r\nvoid tdm_tx_desc_dca_en_set(struct aq_hw_s *aq_hw, u32 tx_desc_dca_en, u32 dca)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tdm_dcaddesc_en_adr(dca),\r\ntdm_dcaddesc_en_msk, tdm_dcaddesc_en_shift,\r\ntx_desc_dca_en);\r\n}\r\nvoid tdm_tx_desc_en_set(struct aq_hw_s *aq_hw, u32 tx_desc_en, u32 descriptor)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tdm_descden_adr(descriptor),\r\ntdm_descden_msk,\r\ntdm_descden_shift,\r\ntx_desc_en);\r\n}\r\nu32 tdm_tx_desc_head_ptr_get(struct aq_hw_s *aq_hw, u32 descriptor)\r\n{\r\nreturn aq_hw_read_reg_bit(aq_hw, tdm_descdhd_adr(descriptor),\r\ntdm_descdhd_msk, tdm_descdhd_shift);\r\n}\r\nvoid tdm_tx_desc_len_set(struct aq_hw_s *aq_hw, u32 tx_desc_len,\r\nu32 descriptor)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tdm_descdlen_adr(descriptor),\r\ntdm_descdlen_msk,\r\ntdm_descdlen_shift,\r\ntx_desc_len);\r\n}\r\nvoid tdm_tx_desc_wr_wb_irq_en_set(struct aq_hw_s *aq_hw,\r\nu32 tx_desc_wr_wb_irq_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tdm_int_desc_wrb_en_adr,\r\ntdm_int_desc_wrb_en_msk,\r\ntdm_int_desc_wrb_en_shift,\r\ntx_desc_wr_wb_irq_en);\r\n}\r\nvoid tdm_tx_desc_wr_wb_threshold_set(struct aq_hw_s *aq_hw,\r\nu32 tx_desc_wr_wb_threshold,\r\nu32 descriptor)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tdm_descdwrb_thresh_adr(descriptor),\r\ntdm_descdwrb_thresh_msk,\r\ntdm_descdwrb_thresh_shift,\r\ntx_desc_wr_wb_threshold);\r\n}\r\nvoid tdm_tdm_intr_moder_en_set(struct aq_hw_s *aq_hw,\r\nu32 tdm_irq_moderation_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tdm_int_mod_en_adr,\r\ntdm_int_mod_en_msk,\r\ntdm_int_mod_en_shift,\r\ntdm_irq_moderation_en);\r\n}\r\nvoid thm_lso_tcp_flag_of_first_pkt_set(struct aq_hw_s *aq_hw,\r\nu32 lso_tcp_flag_of_first_pkt)\r\n{\r\naq_hw_write_reg_bit(aq_hw, thm_lso_tcp_flag_first_adr,\r\nthm_lso_tcp_flag_first_msk,\r\nthm_lso_tcp_flag_first_shift,\r\nlso_tcp_flag_of_first_pkt);\r\n}\r\nvoid thm_lso_tcp_flag_of_last_pkt_set(struct aq_hw_s *aq_hw,\r\nu32 lso_tcp_flag_of_last_pkt)\r\n{\r\naq_hw_write_reg_bit(aq_hw, thm_lso_tcp_flag_last_adr,\r\nthm_lso_tcp_flag_last_msk,\r\nthm_lso_tcp_flag_last_shift,\r\nlso_tcp_flag_of_last_pkt);\r\n}\r\nvoid thm_lso_tcp_flag_of_middle_pkt_set(struct aq_hw_s *aq_hw,\r\nu32 lso_tcp_flag_of_middle_pkt)\r\n{\r\naq_hw_write_reg_bit(aq_hw, thm_lso_tcp_flag_mid_adr,\r\nthm_lso_tcp_flag_mid_msk,\r\nthm_lso_tcp_flag_mid_shift,\r\nlso_tcp_flag_of_middle_pkt);\r\n}\r\nvoid tpb_tx_buff_en_set(struct aq_hw_s *aq_hw, u32 tx_buff_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tpb_tx_buf_en_adr, tpb_tx_buf_en_msk,\r\ntpb_tx_buf_en_shift, tx_buff_en);\r\n}\r\nvoid tpb_tx_buff_hi_threshold_per_tc_set(struct aq_hw_s *aq_hw,\r\nu32 tx_buff_hi_threshold_per_tc,\r\nu32 buffer)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tpb_txbhi_thresh_adr(buffer),\r\ntpb_txbhi_thresh_msk, tpb_txbhi_thresh_shift,\r\ntx_buff_hi_threshold_per_tc);\r\n}\r\nvoid tpb_tx_buff_lo_threshold_per_tc_set(struct aq_hw_s *aq_hw,\r\nu32 tx_buff_lo_threshold_per_tc,\r\nu32 buffer)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tpb_txblo_thresh_adr(buffer),\r\ntpb_txblo_thresh_msk, tpb_txblo_thresh_shift,\r\ntx_buff_lo_threshold_per_tc);\r\n}\r\nvoid tpb_tx_dma_sys_lbk_en_set(struct aq_hw_s *aq_hw, u32 tx_dma_sys_lbk_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tpb_dma_sys_lbk_adr,\r\ntpb_dma_sys_lbk_msk,\r\ntpb_dma_sys_lbk_shift,\r\ntx_dma_sys_lbk_en);\r\n}\r\nvoid tpb_tx_pkt_buff_size_per_tc_set(struct aq_hw_s *aq_hw,\r\nu32 tx_pkt_buff_size_per_tc, u32 buffer)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tpb_txbbuf_size_adr(buffer),\r\ntpb_txbbuf_size_msk,\r\ntpb_txbbuf_size_shift,\r\ntx_pkt_buff_size_per_tc);\r\n}\r\nvoid tpb_tx_path_scp_ins_en_set(struct aq_hw_s *aq_hw, u32 tx_path_scp_ins_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tpb_tx_scp_ins_en_adr,\r\ntpb_tx_scp_ins_en_msk,\r\ntpb_tx_scp_ins_en_shift,\r\ntx_path_scp_ins_en);\r\n}\r\nvoid tpo_ipv4header_crc_offload_en_set(struct aq_hw_s *aq_hw,\r\nu32 ipv4header_crc_offload_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tpo_ipv4chk_en_adr,\r\ntpo_ipv4chk_en_msk,\r\ntpo_ipv4chk_en_shift,\r\nipv4header_crc_offload_en);\r\n}\r\nvoid tpo_tcp_udp_crc_offload_en_set(struct aq_hw_s *aq_hw,\r\nu32 tcp_udp_crc_offload_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tpol4chk_en_adr,\r\ntpol4chk_en_msk,\r\ntpol4chk_en_shift,\r\ntcp_udp_crc_offload_en);\r\n}\r\nvoid tpo_tx_pkt_sys_lbk_en_set(struct aq_hw_s *aq_hw, u32 tx_pkt_sys_lbk_en)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tpo_pkt_sys_lbk_adr,\r\ntpo_pkt_sys_lbk_msk,\r\ntpo_pkt_sys_lbk_shift,\r\ntx_pkt_sys_lbk_en);\r\n}\r\nvoid tps_tx_pkt_shed_data_arb_mode_set(struct aq_hw_s *aq_hw,\r\nu32 tx_pkt_shed_data_arb_mode)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tps_data_tc_arb_mode_adr,\r\ntps_data_tc_arb_mode_msk,\r\ntps_data_tc_arb_mode_shift,\r\ntx_pkt_shed_data_arb_mode);\r\n}\r\nvoid tps_tx_pkt_shed_desc_rate_curr_time_res_set(struct aq_hw_s *aq_hw,\r\nu32 curr_time_res)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tps_desc_rate_ta_rst_adr,\r\ntps_desc_rate_ta_rst_msk,\r\ntps_desc_rate_ta_rst_shift,\r\ncurr_time_res);\r\n}\r\nvoid tps_tx_pkt_shed_desc_rate_lim_set(struct aq_hw_s *aq_hw,\r\nu32 tx_pkt_shed_desc_rate_lim)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tps_desc_rate_lim_adr,\r\ntps_desc_rate_lim_msk,\r\ntps_desc_rate_lim_shift,\r\ntx_pkt_shed_desc_rate_lim);\r\n}\r\nvoid tps_tx_pkt_shed_desc_tc_arb_mode_set(struct aq_hw_s *aq_hw,\r\nu32 tx_pkt_shed_desc_tc_arb_mode)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tps_desc_tc_arb_mode_adr,\r\ntps_desc_tc_arb_mode_msk,\r\ntps_desc_tc_arb_mode_shift,\r\ntx_pkt_shed_desc_tc_arb_mode);\r\n}\r\nvoid tps_tx_pkt_shed_desc_tc_max_credit_set(struct aq_hw_s *aq_hw,\r\nu32 tx_pkt_shed_desc_tc_max_credit,\r\nu32 tc)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tps_desc_tctcredit_max_adr(tc),\r\ntps_desc_tctcredit_max_msk,\r\ntps_desc_tctcredit_max_shift,\r\ntx_pkt_shed_desc_tc_max_credit);\r\n}\r\nvoid tps_tx_pkt_shed_desc_tc_weight_set(struct aq_hw_s *aq_hw,\r\nu32 tx_pkt_shed_desc_tc_weight, u32 tc)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tps_desc_tctweight_adr(tc),\r\ntps_desc_tctweight_msk,\r\ntps_desc_tctweight_shift,\r\ntx_pkt_shed_desc_tc_weight);\r\n}\r\nvoid tps_tx_pkt_shed_desc_vm_arb_mode_set(struct aq_hw_s *aq_hw,\r\nu32 tx_pkt_shed_desc_vm_arb_mode)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tps_desc_vm_arb_mode_adr,\r\ntps_desc_vm_arb_mode_msk,\r\ntps_desc_vm_arb_mode_shift,\r\ntx_pkt_shed_desc_vm_arb_mode);\r\n}\r\nvoid tps_tx_pkt_shed_tc_data_max_credit_set(struct aq_hw_s *aq_hw,\r\nu32 tx_pkt_shed_tc_data_max_credit,\r\nu32 tc)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tps_data_tctcredit_max_adr(tc),\r\ntps_data_tctcredit_max_msk,\r\ntps_data_tctcredit_max_shift,\r\ntx_pkt_shed_tc_data_max_credit);\r\n}\r\nvoid tps_tx_pkt_shed_tc_data_weight_set(struct aq_hw_s *aq_hw,\r\nu32 tx_pkt_shed_tc_data_weight, u32 tc)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tps_data_tctweight_adr(tc),\r\ntps_data_tctweight_msk,\r\ntps_data_tctweight_shift,\r\ntx_pkt_shed_tc_data_weight);\r\n}\r\nvoid tx_tx_reg_res_dis_set(struct aq_hw_s *aq_hw, u32 tx_reg_res_dis)\r\n{\r\naq_hw_write_reg_bit(aq_hw, tx_reg_res_dsbl_adr,\r\ntx_reg_res_dsbl_msk,\r\ntx_reg_res_dsbl_shift, tx_reg_res_dis);\r\n}\r\nu32 msm_reg_access_status_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg_bit(aq_hw, msm_reg_access_busy_adr,\r\nmsm_reg_access_busy_msk,\r\nmsm_reg_access_busy_shift);\r\n}\r\nvoid msm_reg_addr_for_indirect_addr_set(struct aq_hw_s *aq_hw,\r\nu32 reg_addr_for_indirect_addr)\r\n{\r\naq_hw_write_reg_bit(aq_hw, msm_reg_addr_adr,\r\nmsm_reg_addr_msk,\r\nmsm_reg_addr_shift,\r\nreg_addr_for_indirect_addr);\r\n}\r\nvoid msm_reg_rd_strobe_set(struct aq_hw_s *aq_hw, u32 reg_rd_strobe)\r\n{\r\naq_hw_write_reg_bit(aq_hw, msm_reg_rd_strobe_adr,\r\nmsm_reg_rd_strobe_msk,\r\nmsm_reg_rd_strobe_shift,\r\nreg_rd_strobe);\r\n}\r\nu32 msm_reg_rd_data_get(struct aq_hw_s *aq_hw)\r\n{\r\nreturn aq_hw_read_reg(aq_hw, msm_reg_rd_data_adr);\r\n}\r\nvoid msm_reg_wr_data_set(struct aq_hw_s *aq_hw, u32 reg_wr_data)\r\n{\r\naq_hw_write_reg(aq_hw, msm_reg_wr_data_adr, reg_wr_data);\r\n}\r\nvoid msm_reg_wr_strobe_set(struct aq_hw_s *aq_hw, u32 reg_wr_strobe)\r\n{\r\naq_hw_write_reg_bit(aq_hw, msm_reg_wr_strobe_adr,\r\nmsm_reg_wr_strobe_msk,\r\nmsm_reg_wr_strobe_shift,\r\nreg_wr_strobe);\r\n}\r\nvoid pci_pci_reg_res_dis_set(struct aq_hw_s *aq_hw, u32 pci_reg_res_dis)\r\n{\r\naq_hw_write_reg_bit(aq_hw, pci_reg_res_dsbl_adr,\r\npci_reg_res_dsbl_msk,\r\npci_reg_res_dsbl_shift,\r\npci_reg_res_dis);\r\n}\r\nvoid reg_glb_cpu_scratch_scp_set(struct aq_hw_s *aq_hw, u32 glb_cpu_scratch_scp,\r\nu32 scratch_scp)\r\n{\r\naq_hw_write_reg(aq_hw, glb_cpu_scratch_scp_adr(scratch_scp),\r\nglb_cpu_scratch_scp);\r\n}
