// Seed: 3301745842
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wand id_2;
  input wire id_1;
  assign id_2 = id_2 < ~id_1 ? -1 : id_1 ? 1 : id_1 < 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd23
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout uwire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  input wire _id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  logic id_6;
  ;
  assign id_5 = -1;
  wire id_7;
endmodule
