Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 19 07:27:29 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/SoCLab/course-lab_3/pynq_fir_syn/mylab3_timing.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1008)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (175)
5. checking no_input_delay (158)
6. checking no_output_delay (222)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (6)

1. checking no_clock (1008)
---------------------------
 There are 46 register/latch pins with no clock driven by root clock pin: arvalid (HIGH)

genblk1.tap_A_reg[0]/G
genblk1.tap_A_reg[10]/G
genblk1.tap_A_reg[11]/G
genblk1.tap_A_reg[1]/G
genblk1.tap_A_reg[2]/G
genblk1.tap_A_reg[3]/G
genblk1.tap_A_reg[4]/G
genblk1.tap_A_reg[5]/G
genblk1.tap_A_reg[6]/G
genblk1.tap_A_reg[7]/G
genblk1.tap_A_reg[8]/G
genblk1.tap_A_reg[9]/G
genblk1.tap_Di_reg[0]/G
genblk1.tap_Di_reg[10]/G
genblk1.tap_Di_reg[11]/G
genblk1.tap_Di_reg[12]/G
genblk1.tap_Di_reg[13]/G
genblk1.tap_Di_reg[14]/G
genblk1.tap_Di_reg[15]/G
genblk1.tap_Di_reg[16]/G
genblk1.tap_Di_reg[17]/G
genblk1.tap_Di_reg[18]/G
genblk1.tap_Di_reg[19]/G
genblk1.tap_Di_reg[1]/G
genblk1.tap_Di_reg[20]/G
genblk1.tap_Di_reg[21]/G
genblk1.tap_Di_reg[22]/G
genblk1.tap_Di_reg[23]/G
genblk1.tap_Di_reg[24]/G
genblk1.tap_Di_reg[25]/G
genblk1.tap_Di_reg[26]/G
genblk1.tap_Di_reg[27]/G
genblk1.tap_Di_reg[28]/G
genblk1.tap_Di_reg[29]/G
genblk1.tap_Di_reg[2]/G
genblk1.tap_Di_reg[30]/G
genblk1.tap_Di_reg[31]/G
genblk1.tap_Di_reg[3]/G
genblk1.tap_Di_reg[4]/G
genblk1.tap_Di_reg[5]/G
genblk1.tap_Di_reg[6]/G
genblk1.tap_Di_reg[7]/G
genblk1.tap_Di_reg[8]/G
genblk1.tap_Di_reg[9]/G
genblk1.tap_EN_reg/G
genblk1.tap_WE_reg[3]/G

 There are 46 register/latch pins with no clock driven by root clock pin: awvalid (HIGH)

genblk1.tap_A_reg[0]/G
genblk1.tap_A_reg[10]/G
genblk1.tap_A_reg[11]/G
genblk1.tap_A_reg[1]/G
genblk1.tap_A_reg[2]/G
genblk1.tap_A_reg[3]/G
genblk1.tap_A_reg[4]/G
genblk1.tap_A_reg[5]/G
genblk1.tap_A_reg[6]/G
genblk1.tap_A_reg[7]/G
genblk1.tap_A_reg[8]/G
genblk1.tap_A_reg[9]/G
genblk1.tap_Di_reg[0]/G
genblk1.tap_Di_reg[10]/G
genblk1.tap_Di_reg[11]/G
genblk1.tap_Di_reg[12]/G
genblk1.tap_Di_reg[13]/G
genblk1.tap_Di_reg[14]/G
genblk1.tap_Di_reg[15]/G
genblk1.tap_Di_reg[16]/G
genblk1.tap_Di_reg[17]/G
genblk1.tap_Di_reg[18]/G
genblk1.tap_Di_reg[19]/G
genblk1.tap_Di_reg[1]/G
genblk1.tap_Di_reg[20]/G
genblk1.tap_Di_reg[21]/G
genblk1.tap_Di_reg[22]/G
genblk1.tap_Di_reg[23]/G
genblk1.tap_Di_reg[24]/G
genblk1.tap_Di_reg[25]/G
genblk1.tap_Di_reg[26]/G
genblk1.tap_Di_reg[27]/G
genblk1.tap_Di_reg[28]/G
genblk1.tap_Di_reg[29]/G
genblk1.tap_Di_reg[2]/G
genblk1.tap_Di_reg[30]/G
genblk1.tap_Di_reg[31]/G
genblk1.tap_Di_reg[3]/G
genblk1.tap_Di_reg[4]/G
genblk1.tap_Di_reg[5]/G
genblk1.tap_Di_reg[6]/G
genblk1.tap_Di_reg[7]/G
genblk1.tap_Di_reg[8]/G
genblk1.tap_Di_reg[9]/G
genblk1.tap_EN_reg/G
genblk1.tap_WE_reg[3]/G

 There are 46 register/latch pins with no clock driven by root clock pin: rready (HIGH)

genblk1.tap_A_reg[0]/G
genblk1.tap_A_reg[10]/G
genblk1.tap_A_reg[11]/G
genblk1.tap_A_reg[1]/G
genblk1.tap_A_reg[2]/G
genblk1.tap_A_reg[3]/G
genblk1.tap_A_reg[4]/G
genblk1.tap_A_reg[5]/G
genblk1.tap_A_reg[6]/G
genblk1.tap_A_reg[7]/G
genblk1.tap_A_reg[8]/G
genblk1.tap_A_reg[9]/G
genblk1.tap_Di_reg[0]/G
genblk1.tap_Di_reg[10]/G
genblk1.tap_Di_reg[11]/G
genblk1.tap_Di_reg[12]/G
genblk1.tap_Di_reg[13]/G
genblk1.tap_Di_reg[14]/G
genblk1.tap_Di_reg[15]/G
genblk1.tap_Di_reg[16]/G
genblk1.tap_Di_reg[17]/G
genblk1.tap_Di_reg[18]/G
genblk1.tap_Di_reg[19]/G
genblk1.tap_Di_reg[1]/G
genblk1.tap_Di_reg[20]/G
genblk1.tap_Di_reg[21]/G
genblk1.tap_Di_reg[22]/G
genblk1.tap_Di_reg[23]/G
genblk1.tap_Di_reg[24]/G
genblk1.tap_Di_reg[25]/G
genblk1.tap_Di_reg[26]/G
genblk1.tap_Di_reg[27]/G
genblk1.tap_Di_reg[28]/G
genblk1.tap_Di_reg[29]/G
genblk1.tap_Di_reg[2]/G
genblk1.tap_Di_reg[30]/G
genblk1.tap_Di_reg[31]/G
genblk1.tap_Di_reg[3]/G
genblk1.tap_Di_reg[4]/G
genblk1.tap_Di_reg[5]/G
genblk1.tap_Di_reg[6]/G
genblk1.tap_Di_reg[7]/G
genblk1.tap_Di_reg[8]/G
genblk1.tap_Di_reg[9]/G
genblk1.tap_EN_reg/G
genblk1.tap_WE_reg[3]/G

 There are 52 register/latch pins with no clock driven by root clock pin: ss_tlast (HIGH)

genblk1.data_A_reg[0]/G
genblk1.data_A_reg[1]/G
genblk1.data_A_reg[2]/G
genblk1.data_A_reg[3]/G
genblk1.data_head_reg[0]/G
genblk1.data_head_reg[10]/G
genblk1.data_head_reg[1]/G
genblk1.data_head_reg[2]/G
genblk1.data_head_reg[3]/G
genblk1.data_head_reg[4]/G
genblk1.data_head_reg[5]/G
genblk1.data_head_reg[6]/G
genblk1.data_head_reg[7]/G
genblk1.data_head_reg[8]/G
genblk1.data_head_reg[9]/G
genblk1.data_ptr_reg[0]/G
genblk1.data_ptr_reg[10]/G
genblk1.data_ptr_reg[1]/G
genblk1.data_ptr_reg[2]/G
genblk1.data_ptr_reg[3]/G
genblk1.data_ptr_reg[4]/G
genblk1.data_ptr_reg[5]/G
genblk1.data_ptr_reg[6]/G
genblk1.data_ptr_reg[7]/G
genblk1.data_ptr_reg[8]/G
genblk1.data_ptr_reg[9]/G
genblk1.data_tail_reg[0]/G
genblk1.data_tail_reg[10]/G
genblk1.data_tail_reg[1]/G
genblk1.data_tail_reg[2]/G
genblk1.data_tail_reg[3]/G
genblk1.data_tail_reg[4]/G
genblk1.data_tail_reg[5]/G
genblk1.data_tail_reg[6]/G
genblk1.data_tail_reg[7]/G
genblk1.data_tail_reg[8]/G
genblk1.data_tail_reg[9]/G
genblk1.shadow_data_empty_reg/G
genblk1.shadow_first_reg/G
genblk1.shadow_tap_empty_reg/G
genblk1.tap_ptr_reg[0]/G
genblk1.tap_ptr_reg[10]/G
genblk1.tap_ptr_reg[11]/G
genblk1.tap_ptr_reg[1]/G
genblk1.tap_ptr_reg[2]/G
genblk1.tap_ptr_reg[3]/G
genblk1.tap_ptr_reg[4]/G
genblk1.tap_ptr_reg[5]/G
genblk1.tap_ptr_reg[6]/G
genblk1.tap_ptr_reg[7]/G
genblk1.tap_ptr_reg[8]/G
genblk1.tap_ptr_reg[9]/G

 There are 52 register/latch pins with no clock driven by root clock pin: ss_tvalid (HIGH)

genblk1.data_A_reg[0]/G
genblk1.data_A_reg[1]/G
genblk1.data_A_reg[2]/G
genblk1.data_A_reg[3]/G
genblk1.data_head_reg[0]/G
genblk1.data_head_reg[10]/G
genblk1.data_head_reg[1]/G
genblk1.data_head_reg[2]/G
genblk1.data_head_reg[3]/G
genblk1.data_head_reg[4]/G
genblk1.data_head_reg[5]/G
genblk1.data_head_reg[6]/G
genblk1.data_head_reg[7]/G
genblk1.data_head_reg[8]/G
genblk1.data_head_reg[9]/G
genblk1.data_ptr_reg[0]/G
genblk1.data_ptr_reg[10]/G
genblk1.data_ptr_reg[1]/G
genblk1.data_ptr_reg[2]/G
genblk1.data_ptr_reg[3]/G
genblk1.data_ptr_reg[4]/G
genblk1.data_ptr_reg[5]/G
genblk1.data_ptr_reg[6]/G
genblk1.data_ptr_reg[7]/G
genblk1.data_ptr_reg[8]/G
genblk1.data_ptr_reg[9]/G
genblk1.data_tail_reg[0]/G
genblk1.data_tail_reg[10]/G
genblk1.data_tail_reg[1]/G
genblk1.data_tail_reg[2]/G
genblk1.data_tail_reg[3]/G
genblk1.data_tail_reg[4]/G
genblk1.data_tail_reg[5]/G
genblk1.data_tail_reg[6]/G
genblk1.data_tail_reg[7]/G
genblk1.data_tail_reg[8]/G
genblk1.data_tail_reg[9]/G
genblk1.shadow_data_empty_reg/G
genblk1.shadow_first_reg/G
genblk1.shadow_tap_empty_reg/G
genblk1.tap_ptr_reg[0]/G
genblk1.tap_ptr_reg[10]/G
genblk1.tap_ptr_reg[11]/G
genblk1.tap_ptr_reg[1]/G
genblk1.tap_ptr_reg[2]/G
genblk1.tap_ptr_reg[3]/G
genblk1.tap_ptr_reg[4]/G
genblk1.tap_ptr_reg[5]/G
genblk1.tap_ptr_reg[6]/G
genblk1.tap_ptr_reg[7]/G
genblk1.tap_ptr_reg[8]/G
genblk1.tap_ptr_reg[9]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wvalid (HIGH)

genblk1.tap_A_reg[0]/G
genblk1.tap_A_reg[10]/G
genblk1.tap_A_reg[11]/G
genblk1.tap_A_reg[1]/G
genblk1.tap_A_reg[2]/G
genblk1.tap_A_reg[3]/G
genblk1.tap_A_reg[4]/G
genblk1.tap_A_reg[5]/G
genblk1.tap_A_reg[6]/G
genblk1.tap_A_reg[7]/G
genblk1.tap_A_reg[8]/G
genblk1.tap_A_reg[9]/G
genblk1.tap_Di_reg[0]/G
genblk1.tap_Di_reg[10]/G
genblk1.tap_Di_reg[11]/G
genblk1.tap_Di_reg[12]/G
genblk1.tap_Di_reg[13]/G
genblk1.tap_Di_reg[14]/G
genblk1.tap_Di_reg[15]/G
genblk1.tap_Di_reg[16]/G
genblk1.tap_Di_reg[17]/G
genblk1.tap_Di_reg[18]/G
genblk1.tap_Di_reg[19]/G
genblk1.tap_Di_reg[1]/G
genblk1.tap_Di_reg[20]/G
genblk1.tap_Di_reg[21]/G
genblk1.tap_Di_reg[22]/G
genblk1.tap_Di_reg[23]/G
genblk1.tap_Di_reg[24]/G
genblk1.tap_Di_reg[25]/G
genblk1.tap_Di_reg[26]/G
genblk1.tap_Di_reg[27]/G
genblk1.tap_Di_reg[28]/G
genblk1.tap_Di_reg[29]/G
genblk1.tap_Di_reg[2]/G
genblk1.tap_Di_reg[30]/G
genblk1.tap_Di_reg[31]/G
genblk1.tap_Di_reg[3]/G
genblk1.tap_Di_reg[4]/G
genblk1.tap_Di_reg[5]/G
genblk1.tap_Di_reg[6]/G
genblk1.tap_Di_reg[7]/G
genblk1.tap_Di_reg[8]/G
genblk1.tap_Di_reg[9]/G
genblk1.tap_EN_reg/G
genblk1.tap_WE_reg[3]/G

 There are 98 register/latch pins with no clock driven by root clock pin: genblk1.ap_start_reg/Q (HIGH)

genblk1.data_A_reg[0]/G
genblk1.data_A_reg[1]/G
genblk1.data_A_reg[2]/G
genblk1.data_A_reg[3]/G
genblk1.data_head_reg[0]/G
genblk1.data_head_reg[10]/G
genblk1.data_head_reg[1]/G
genblk1.data_head_reg[2]/G
genblk1.data_head_reg[3]/G
genblk1.data_head_reg[4]/G
genblk1.data_head_reg[5]/G
genblk1.data_head_reg[6]/G
genblk1.data_head_reg[7]/G
genblk1.data_head_reg[8]/G
genblk1.data_head_reg[9]/G
genblk1.data_ptr_reg[0]/G
genblk1.data_ptr_reg[10]/G
genblk1.data_ptr_reg[1]/G
genblk1.data_ptr_reg[2]/G
genblk1.data_ptr_reg[3]/G
genblk1.data_ptr_reg[4]/G
genblk1.data_ptr_reg[5]/G
genblk1.data_ptr_reg[6]/G
genblk1.data_ptr_reg[7]/G
genblk1.data_ptr_reg[8]/G
genblk1.data_ptr_reg[9]/G
genblk1.data_tail_reg[0]/G
genblk1.data_tail_reg[10]/G
genblk1.data_tail_reg[1]/G
genblk1.data_tail_reg[2]/G
genblk1.data_tail_reg[3]/G
genblk1.data_tail_reg[4]/G
genblk1.data_tail_reg[5]/G
genblk1.data_tail_reg[6]/G
genblk1.data_tail_reg[7]/G
genblk1.data_tail_reg[8]/G
genblk1.data_tail_reg[9]/G
genblk1.shadow_data_empty_reg/G
genblk1.shadow_first_reg/G
genblk1.shadow_tap_empty_reg/G
genblk1.tap_A_reg[0]/G
genblk1.tap_A_reg[10]/G
genblk1.tap_A_reg[11]/G
genblk1.tap_A_reg[1]/G
genblk1.tap_A_reg[2]/G
genblk1.tap_A_reg[3]/G
genblk1.tap_A_reg[4]/G
genblk1.tap_A_reg[5]/G
genblk1.tap_A_reg[6]/G
genblk1.tap_A_reg[7]/G
genblk1.tap_A_reg[8]/G
genblk1.tap_A_reg[9]/G
genblk1.tap_Di_reg[0]/G
genblk1.tap_Di_reg[10]/G
genblk1.tap_Di_reg[11]/G
genblk1.tap_Di_reg[12]/G
genblk1.tap_Di_reg[13]/G
genblk1.tap_Di_reg[14]/G
genblk1.tap_Di_reg[15]/G
genblk1.tap_Di_reg[16]/G
genblk1.tap_Di_reg[17]/G
genblk1.tap_Di_reg[18]/G
genblk1.tap_Di_reg[19]/G
genblk1.tap_Di_reg[1]/G
genblk1.tap_Di_reg[20]/G
genblk1.tap_Di_reg[21]/G
genblk1.tap_Di_reg[22]/G
genblk1.tap_Di_reg[23]/G
genblk1.tap_Di_reg[24]/G
genblk1.tap_Di_reg[25]/G
genblk1.tap_Di_reg[26]/G
genblk1.tap_Di_reg[27]/G
genblk1.tap_Di_reg[28]/G
genblk1.tap_Di_reg[29]/G
genblk1.tap_Di_reg[2]/G
genblk1.tap_Di_reg[30]/G
genblk1.tap_Di_reg[31]/G
genblk1.tap_Di_reg[3]/G
genblk1.tap_Di_reg[4]/G
genblk1.tap_Di_reg[5]/G
genblk1.tap_Di_reg[6]/G
genblk1.tap_Di_reg[7]/G
genblk1.tap_Di_reg[8]/G
genblk1.tap_Di_reg[9]/G
genblk1.tap_EN_reg/G
genblk1.tap_WE_reg[3]/G
genblk1.tap_ptr_reg[0]/G
genblk1.tap_ptr_reg[10]/G
genblk1.tap_ptr_reg[11]/G
genblk1.tap_ptr_reg[1]/G
genblk1.tap_ptr_reg[2]/G
genblk1.tap_ptr_reg[3]/G
genblk1.tap_ptr_reg[4]/G
genblk1.tap_ptr_reg[5]/G
genblk1.tap_ptr_reg[6]/G
genblk1.tap_ptr_reg[7]/G
genblk1.tap_ptr_reg[8]/G
genblk1.tap_ptr_reg[9]/G

 There are 52 register/latch pins with no clock driven by root clock pin: genblk1.data_empty_reg/Q (HIGH)

genblk1.data_A_reg[0]/G
genblk1.data_A_reg[1]/G
genblk1.data_A_reg[2]/G
genblk1.data_A_reg[3]/G
genblk1.data_head_reg[0]/G
genblk1.data_head_reg[10]/G
genblk1.data_head_reg[1]/G
genblk1.data_head_reg[2]/G
genblk1.data_head_reg[3]/G
genblk1.data_head_reg[4]/G
genblk1.data_head_reg[5]/G
genblk1.data_head_reg[6]/G
genblk1.data_head_reg[7]/G
genblk1.data_head_reg[8]/G
genblk1.data_head_reg[9]/G
genblk1.data_ptr_reg[0]/G
genblk1.data_ptr_reg[10]/G
genblk1.data_ptr_reg[1]/G
genblk1.data_ptr_reg[2]/G
genblk1.data_ptr_reg[3]/G
genblk1.data_ptr_reg[4]/G
genblk1.data_ptr_reg[5]/G
genblk1.data_ptr_reg[6]/G
genblk1.data_ptr_reg[7]/G
genblk1.data_ptr_reg[8]/G
genblk1.data_ptr_reg[9]/G
genblk1.data_tail_reg[0]/G
genblk1.data_tail_reg[10]/G
genblk1.data_tail_reg[1]/G
genblk1.data_tail_reg[2]/G
genblk1.data_tail_reg[3]/G
genblk1.data_tail_reg[4]/G
genblk1.data_tail_reg[5]/G
genblk1.data_tail_reg[6]/G
genblk1.data_tail_reg[7]/G
genblk1.data_tail_reg[8]/G
genblk1.data_tail_reg[9]/G
genblk1.shadow_data_empty_reg/G
genblk1.shadow_first_reg/G
genblk1.shadow_tap_empty_reg/G
genblk1.tap_ptr_reg[0]/G
genblk1.tap_ptr_reg[10]/G
genblk1.tap_ptr_reg[11]/G
genblk1.tap_ptr_reg[1]/G
genblk1.tap_ptr_reg[2]/G
genblk1.tap_ptr_reg[3]/G
genblk1.tap_ptr_reg[4]/G
genblk1.tap_ptr_reg[5]/G
genblk1.tap_ptr_reg[6]/G
genblk1.tap_ptr_reg[7]/G
genblk1.tap_ptr_reg[8]/G
genblk1.tap_ptr_reg[9]/G

 There are 52 register/latch pins with no clock driven by root clock pin: genblk1.first_reg/Q (HIGH)

genblk1.data_A_reg[0]/G
genblk1.data_A_reg[1]/G
genblk1.data_A_reg[2]/G
genblk1.data_A_reg[3]/G
genblk1.data_head_reg[0]/G
genblk1.data_head_reg[10]/G
genblk1.data_head_reg[1]/G
genblk1.data_head_reg[2]/G
genblk1.data_head_reg[3]/G
genblk1.data_head_reg[4]/G
genblk1.data_head_reg[5]/G
genblk1.data_head_reg[6]/G
genblk1.data_head_reg[7]/G
genblk1.data_head_reg[8]/G
genblk1.data_head_reg[9]/G
genblk1.data_ptr_reg[0]/G
genblk1.data_ptr_reg[10]/G
genblk1.data_ptr_reg[1]/G
genblk1.data_ptr_reg[2]/G
genblk1.data_ptr_reg[3]/G
genblk1.data_ptr_reg[4]/G
genblk1.data_ptr_reg[5]/G
genblk1.data_ptr_reg[6]/G
genblk1.data_ptr_reg[7]/G
genblk1.data_ptr_reg[8]/G
genblk1.data_ptr_reg[9]/G
genblk1.data_tail_reg[0]/G
genblk1.data_tail_reg[10]/G
genblk1.data_tail_reg[1]/G
genblk1.data_tail_reg[2]/G
genblk1.data_tail_reg[3]/G
genblk1.data_tail_reg[4]/G
genblk1.data_tail_reg[5]/G
genblk1.data_tail_reg[6]/G
genblk1.data_tail_reg[7]/G
genblk1.data_tail_reg[8]/G
genblk1.data_tail_reg[9]/G
genblk1.shadow_data_empty_reg/G
genblk1.shadow_first_reg/G
genblk1.shadow_tap_empty_reg/G
genblk1.tap_ptr_reg[0]/G
genblk1.tap_ptr_reg[10]/G
genblk1.tap_ptr_reg[11]/G
genblk1.tap_ptr_reg[1]/G
genblk1.tap_ptr_reg[2]/G
genblk1.tap_ptr_reg[3]/G
genblk1.tap_ptr_reg[4]/G
genblk1.tap_ptr_reg[5]/G
genblk1.tap_ptr_reg[6]/G
genblk1.tap_ptr_reg[7]/G
genblk1.tap_ptr_reg[8]/G
genblk1.tap_ptr_reg[9]/G

 There are 52 register/latch pins with no clock driven by root clock pin: genblk1.strmIn_present_reg[0]/Q (HIGH)

genblk1.data_A_reg[0]/G
genblk1.data_A_reg[1]/G
genblk1.data_A_reg[2]/G
genblk1.data_A_reg[3]/G
genblk1.data_head_reg[0]/G
genblk1.data_head_reg[10]/G
genblk1.data_head_reg[1]/G
genblk1.data_head_reg[2]/G
genblk1.data_head_reg[3]/G
genblk1.data_head_reg[4]/G
genblk1.data_head_reg[5]/G
genblk1.data_head_reg[6]/G
genblk1.data_head_reg[7]/G
genblk1.data_head_reg[8]/G
genblk1.data_head_reg[9]/G
genblk1.data_ptr_reg[0]/G
genblk1.data_ptr_reg[10]/G
genblk1.data_ptr_reg[1]/G
genblk1.data_ptr_reg[2]/G
genblk1.data_ptr_reg[3]/G
genblk1.data_ptr_reg[4]/G
genblk1.data_ptr_reg[5]/G
genblk1.data_ptr_reg[6]/G
genblk1.data_ptr_reg[7]/G
genblk1.data_ptr_reg[8]/G
genblk1.data_ptr_reg[9]/G
genblk1.data_tail_reg[0]/G
genblk1.data_tail_reg[10]/G
genblk1.data_tail_reg[1]/G
genblk1.data_tail_reg[2]/G
genblk1.data_tail_reg[3]/G
genblk1.data_tail_reg[4]/G
genblk1.data_tail_reg[5]/G
genblk1.data_tail_reg[6]/G
genblk1.data_tail_reg[7]/G
genblk1.data_tail_reg[8]/G
genblk1.data_tail_reg[9]/G
genblk1.shadow_data_empty_reg/G
genblk1.shadow_first_reg/G
genblk1.shadow_tap_empty_reg/G
genblk1.tap_ptr_reg[0]/G
genblk1.tap_ptr_reg[10]/G
genblk1.tap_ptr_reg[11]/G
genblk1.tap_ptr_reg[1]/G
genblk1.tap_ptr_reg[2]/G
genblk1.tap_ptr_reg[3]/G
genblk1.tap_ptr_reg[4]/G
genblk1.tap_ptr_reg[5]/G
genblk1.tap_ptr_reg[6]/G
genblk1.tap_ptr_reg[7]/G
genblk1.tap_ptr_reg[8]/G
genblk1.tap_ptr_reg[9]/G

 There are 89 register/latch pins with no clock driven by root clock pin: genblk1.strmIn_present_reg[1]/Q (HIGH)

genblk1.data_A_reg[0]/G
genblk1.data_A_reg[1]/G
genblk1.data_A_reg[2]/G
genblk1.data_A_reg[3]/G
genblk1.data_Di_reg[0]/G
genblk1.data_Di_reg[10]/G
genblk1.data_Di_reg[11]/G
genblk1.data_Di_reg[12]/G
genblk1.data_Di_reg[13]/G
genblk1.data_Di_reg[14]/G
genblk1.data_Di_reg[15]/G
genblk1.data_Di_reg[16]/G
genblk1.data_Di_reg[17]/G
genblk1.data_Di_reg[18]/G
genblk1.data_Di_reg[19]/G
genblk1.data_Di_reg[1]/G
genblk1.data_Di_reg[20]/G
genblk1.data_Di_reg[21]/G
genblk1.data_Di_reg[22]/G
genblk1.data_Di_reg[23]/G
genblk1.data_Di_reg[24]/G
genblk1.data_Di_reg[25]/G
genblk1.data_Di_reg[26]/G
genblk1.data_Di_reg[27]/G
genblk1.data_Di_reg[28]/G
genblk1.data_Di_reg[29]/G
genblk1.data_Di_reg[2]/G
genblk1.data_Di_reg[30]/G
genblk1.data_Di_reg[31]/G
genblk1.data_Di_reg[3]/G
genblk1.data_Di_reg[4]/G
genblk1.data_Di_reg[5]/G
genblk1.data_Di_reg[6]/G
genblk1.data_Di_reg[7]/G
genblk1.data_Di_reg[8]/G
genblk1.data_Di_reg[9]/G
genblk1.data_head_reg[0]/G
genblk1.data_head_reg[10]/G
genblk1.data_head_reg[1]/G
genblk1.data_head_reg[2]/G
genblk1.data_head_reg[3]/G
genblk1.data_head_reg[4]/G
genblk1.data_head_reg[5]/G
genblk1.data_head_reg[6]/G
genblk1.data_head_reg[7]/G
genblk1.data_head_reg[8]/G
genblk1.data_head_reg[9]/G
genblk1.data_ptr_reg[0]/G
genblk1.data_ptr_reg[10]/G
genblk1.data_ptr_reg[1]/G
genblk1.data_ptr_reg[2]/G
genblk1.data_ptr_reg[3]/G
genblk1.data_ptr_reg[4]/G
genblk1.data_ptr_reg[5]/G
genblk1.data_ptr_reg[6]/G
genblk1.data_ptr_reg[7]/G
genblk1.data_ptr_reg[8]/G
genblk1.data_ptr_reg[9]/G
genblk1.data_tail_reg[0]/G
genblk1.data_tail_reg[10]/G
genblk1.data_tail_reg[1]/G
genblk1.data_tail_reg[2]/G
genblk1.data_tail_reg[3]/G
genblk1.data_tail_reg[4]/G
genblk1.data_tail_reg[5]/G
genblk1.data_tail_reg[6]/G
genblk1.data_tail_reg[7]/G
genblk1.data_tail_reg[8]/G
genblk1.data_tail_reg[9]/G
genblk1.shadow_data_empty_reg/G
genblk1.shadow_first_reg/G
genblk1.shadow_tap_empty_reg/G
genblk1.ss_tready_reg/G
genblk1.strmIn_next_reg[0]/G
genblk1.strmIn_next_reg[1]/G
genblk1.strmIn_next_reg[2]/G
genblk1.strmIn_next_reg[3]/G
genblk1.tap_ptr_reg[0]/G
genblk1.tap_ptr_reg[10]/G
genblk1.tap_ptr_reg[11]/G
genblk1.tap_ptr_reg[1]/G
genblk1.tap_ptr_reg[2]/G
genblk1.tap_ptr_reg[3]/G
genblk1.tap_ptr_reg[4]/G
genblk1.tap_ptr_reg[5]/G
genblk1.tap_ptr_reg[6]/G
genblk1.tap_ptr_reg[7]/G
genblk1.tap_ptr_reg[8]/G
genblk1.tap_ptr_reg[9]/G

 There are 89 register/latch pins with no clock driven by root clock pin: genblk1.strmIn_present_reg[2]/Q (HIGH)

genblk1.data_A_reg[0]/G
genblk1.data_A_reg[1]/G
genblk1.data_A_reg[2]/G
genblk1.data_A_reg[3]/G
genblk1.data_Di_reg[0]/G
genblk1.data_Di_reg[10]/G
genblk1.data_Di_reg[11]/G
genblk1.data_Di_reg[12]/G
genblk1.data_Di_reg[13]/G
genblk1.data_Di_reg[14]/G
genblk1.data_Di_reg[15]/G
genblk1.data_Di_reg[16]/G
genblk1.data_Di_reg[17]/G
genblk1.data_Di_reg[18]/G
genblk1.data_Di_reg[19]/G
genblk1.data_Di_reg[1]/G
genblk1.data_Di_reg[20]/G
genblk1.data_Di_reg[21]/G
genblk1.data_Di_reg[22]/G
genblk1.data_Di_reg[23]/G
genblk1.data_Di_reg[24]/G
genblk1.data_Di_reg[25]/G
genblk1.data_Di_reg[26]/G
genblk1.data_Di_reg[27]/G
genblk1.data_Di_reg[28]/G
genblk1.data_Di_reg[29]/G
genblk1.data_Di_reg[2]/G
genblk1.data_Di_reg[30]/G
genblk1.data_Di_reg[31]/G
genblk1.data_Di_reg[3]/G
genblk1.data_Di_reg[4]/G
genblk1.data_Di_reg[5]/G
genblk1.data_Di_reg[6]/G
genblk1.data_Di_reg[7]/G
genblk1.data_Di_reg[8]/G
genblk1.data_Di_reg[9]/G
genblk1.data_head_reg[0]/G
genblk1.data_head_reg[10]/G
genblk1.data_head_reg[1]/G
genblk1.data_head_reg[2]/G
genblk1.data_head_reg[3]/G
genblk1.data_head_reg[4]/G
genblk1.data_head_reg[5]/G
genblk1.data_head_reg[6]/G
genblk1.data_head_reg[7]/G
genblk1.data_head_reg[8]/G
genblk1.data_head_reg[9]/G
genblk1.data_ptr_reg[0]/G
genblk1.data_ptr_reg[10]/G
genblk1.data_ptr_reg[1]/G
genblk1.data_ptr_reg[2]/G
genblk1.data_ptr_reg[3]/G
genblk1.data_ptr_reg[4]/G
genblk1.data_ptr_reg[5]/G
genblk1.data_ptr_reg[6]/G
genblk1.data_ptr_reg[7]/G
genblk1.data_ptr_reg[8]/G
genblk1.data_ptr_reg[9]/G
genblk1.data_tail_reg[0]/G
genblk1.data_tail_reg[10]/G
genblk1.data_tail_reg[1]/G
genblk1.data_tail_reg[2]/G
genblk1.data_tail_reg[3]/G
genblk1.data_tail_reg[4]/G
genblk1.data_tail_reg[5]/G
genblk1.data_tail_reg[6]/G
genblk1.data_tail_reg[7]/G
genblk1.data_tail_reg[8]/G
genblk1.data_tail_reg[9]/G
genblk1.shadow_data_empty_reg/G
genblk1.shadow_first_reg/G
genblk1.shadow_tap_empty_reg/G
genblk1.ss_tready_reg/G
genblk1.strmIn_next_reg[0]/G
genblk1.strmIn_next_reg[1]/G
genblk1.strmIn_next_reg[2]/G
genblk1.strmIn_next_reg[3]/G
genblk1.tap_ptr_reg[0]/G
genblk1.tap_ptr_reg[10]/G
genblk1.tap_ptr_reg[11]/G
genblk1.tap_ptr_reg[1]/G
genblk1.tap_ptr_reg[2]/G
genblk1.tap_ptr_reg[3]/G
genblk1.tap_ptr_reg[4]/G
genblk1.tap_ptr_reg[5]/G
genblk1.tap_ptr_reg[6]/G
genblk1.tap_ptr_reg[7]/G
genblk1.tap_ptr_reg[8]/G
genblk1.tap_ptr_reg[9]/G

 There are 89 register/latch pins with no clock driven by root clock pin: genblk1.strmIn_present_reg[3]/Q (HIGH)

genblk1.data_A_reg[0]/G
genblk1.data_A_reg[1]/G
genblk1.data_A_reg[2]/G
genblk1.data_A_reg[3]/G
genblk1.data_Di_reg[0]/G
genblk1.data_Di_reg[10]/G
genblk1.data_Di_reg[11]/G
genblk1.data_Di_reg[12]/G
genblk1.data_Di_reg[13]/G
genblk1.data_Di_reg[14]/G
genblk1.data_Di_reg[15]/G
genblk1.data_Di_reg[16]/G
genblk1.data_Di_reg[17]/G
genblk1.data_Di_reg[18]/G
genblk1.data_Di_reg[19]/G
genblk1.data_Di_reg[1]/G
genblk1.data_Di_reg[20]/G
genblk1.data_Di_reg[21]/G
genblk1.data_Di_reg[22]/G
genblk1.data_Di_reg[23]/G
genblk1.data_Di_reg[24]/G
genblk1.data_Di_reg[25]/G
genblk1.data_Di_reg[26]/G
genblk1.data_Di_reg[27]/G
genblk1.data_Di_reg[28]/G
genblk1.data_Di_reg[29]/G
genblk1.data_Di_reg[2]/G
genblk1.data_Di_reg[30]/G
genblk1.data_Di_reg[31]/G
genblk1.data_Di_reg[3]/G
genblk1.data_Di_reg[4]/G
genblk1.data_Di_reg[5]/G
genblk1.data_Di_reg[6]/G
genblk1.data_Di_reg[7]/G
genblk1.data_Di_reg[8]/G
genblk1.data_Di_reg[9]/G
genblk1.data_head_reg[0]/G
genblk1.data_head_reg[10]/G
genblk1.data_head_reg[1]/G
genblk1.data_head_reg[2]/G
genblk1.data_head_reg[3]/G
genblk1.data_head_reg[4]/G
genblk1.data_head_reg[5]/G
genblk1.data_head_reg[6]/G
genblk1.data_head_reg[7]/G
genblk1.data_head_reg[8]/G
genblk1.data_head_reg[9]/G
genblk1.data_ptr_reg[0]/G
genblk1.data_ptr_reg[10]/G
genblk1.data_ptr_reg[1]/G
genblk1.data_ptr_reg[2]/G
genblk1.data_ptr_reg[3]/G
genblk1.data_ptr_reg[4]/G
genblk1.data_ptr_reg[5]/G
genblk1.data_ptr_reg[6]/G
genblk1.data_ptr_reg[7]/G
genblk1.data_ptr_reg[8]/G
genblk1.data_ptr_reg[9]/G
genblk1.data_tail_reg[0]/G
genblk1.data_tail_reg[10]/G
genblk1.data_tail_reg[1]/G
genblk1.data_tail_reg[2]/G
genblk1.data_tail_reg[3]/G
genblk1.data_tail_reg[4]/G
genblk1.data_tail_reg[5]/G
genblk1.data_tail_reg[6]/G
genblk1.data_tail_reg[7]/G
genblk1.data_tail_reg[8]/G
genblk1.data_tail_reg[9]/G
genblk1.shadow_data_empty_reg/G
genblk1.shadow_first_reg/G
genblk1.shadow_tap_empty_reg/G
genblk1.ss_tready_reg/G
genblk1.strmIn_next_reg[0]/G
genblk1.strmIn_next_reg[1]/G
genblk1.strmIn_next_reg[2]/G
genblk1.strmIn_next_reg[3]/G
genblk1.tap_ptr_reg[0]/G
genblk1.tap_ptr_reg[10]/G
genblk1.tap_ptr_reg[11]/G
genblk1.tap_ptr_reg[1]/G
genblk1.tap_ptr_reg[2]/G
genblk1.tap_ptr_reg[3]/G
genblk1.tap_ptr_reg[4]/G
genblk1.tap_ptr_reg[5]/G
genblk1.tap_ptr_reg[6]/G
genblk1.tap_ptr_reg[7]/G
genblk1.tap_ptr_reg[8]/G
genblk1.tap_ptr_reg[9]/G

 There are 52 register/latch pins with no clock driven by root clock pin: genblk1.tap_empty_reg/Q (HIGH)

genblk1.data_A_reg[0]/G
genblk1.data_A_reg[1]/G
genblk1.data_A_reg[2]/G
genblk1.data_A_reg[3]/G
genblk1.data_head_reg[0]/G
genblk1.data_head_reg[10]/G
genblk1.data_head_reg[1]/G
genblk1.data_head_reg[2]/G
genblk1.data_head_reg[3]/G
genblk1.data_head_reg[4]/G
genblk1.data_head_reg[5]/G
genblk1.data_head_reg[6]/G
genblk1.data_head_reg[7]/G
genblk1.data_head_reg[8]/G
genblk1.data_head_reg[9]/G
genblk1.data_ptr_reg[0]/G
genblk1.data_ptr_reg[10]/G
genblk1.data_ptr_reg[1]/G
genblk1.data_ptr_reg[2]/G
genblk1.data_ptr_reg[3]/G
genblk1.data_ptr_reg[4]/G
genblk1.data_ptr_reg[5]/G
genblk1.data_ptr_reg[6]/G
genblk1.data_ptr_reg[7]/G
genblk1.data_ptr_reg[8]/G
genblk1.data_ptr_reg[9]/G
genblk1.data_tail_reg[0]/G
genblk1.data_tail_reg[10]/G
genblk1.data_tail_reg[1]/G
genblk1.data_tail_reg[2]/G
genblk1.data_tail_reg[3]/G
genblk1.data_tail_reg[4]/G
genblk1.data_tail_reg[5]/G
genblk1.data_tail_reg[6]/G
genblk1.data_tail_reg[7]/G
genblk1.data_tail_reg[8]/G
genblk1.data_tail_reg[9]/G
genblk1.shadow_data_empty_reg/G
genblk1.shadow_first_reg/G
genblk1.shadow_tap_empty_reg/G
genblk1.tap_ptr_reg[0]/G
genblk1.tap_ptr_reg[10]/G
genblk1.tap_ptr_reg[11]/G
genblk1.tap_ptr_reg[1]/G
genblk1.tap_ptr_reg[2]/G
genblk1.tap_ptr_reg[3]/G
genblk1.tap_ptr_reg[4]/G
genblk1.tap_ptr_reg[5]/G
genblk1.tap_ptr_reg[6]/G
genblk1.tap_ptr_reg[7]/G
genblk1.tap_ptr_reg[8]/G
genblk1.tap_ptr_reg[9]/G

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1.tap_ptr_reg[0]/Q (HIGH)

genblk1.shadow_first_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1.tap_ptr_reg[10]/Q (HIGH)

genblk1.shadow_first_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1.tap_ptr_reg[11]/Q (HIGH)

genblk1.shadow_first_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1.tap_ptr_reg[1]/Q (HIGH)

genblk1.shadow_first_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1.tap_ptr_reg[2]/Q (HIGH)

genblk1.shadow_first_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1.tap_ptr_reg[3]/Q (HIGH)

genblk1.shadow_first_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1.tap_ptr_reg[4]/Q (HIGH)

genblk1.shadow_first_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1.tap_ptr_reg[5]/Q (HIGH)

genblk1.shadow_first_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1.tap_ptr_reg[6]/Q (HIGH)

genblk1.shadow_first_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1.tap_ptr_reg[7]/Q (HIGH)

genblk1.shadow_first_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1.tap_ptr_reg[8]/Q (HIGH)

genblk1.shadow_first_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1.tap_ptr_reg[9]/Q (HIGH)

genblk1.shadow_first_reg/G

 There are 45 register/latch pins with no clock driven by root clock pin: genblk1.w_present_reg[0]/Q (HIGH)

genblk1.w_tap_A_reg[0]/G
genblk1.w_tap_A_reg[10]/G
genblk1.w_tap_A_reg[11]/G
genblk1.w_tap_A_reg[1]/G
genblk1.w_tap_A_reg[2]/G
genblk1.w_tap_A_reg[3]/G
genblk1.w_tap_A_reg[4]/G
genblk1.w_tap_A_reg[5]/G
genblk1.w_tap_A_reg[6]/G
genblk1.w_tap_A_reg[7]/G
genblk1.w_tap_A_reg[8]/G
genblk1.w_tap_A_reg[9]/G
genblk1.w_tap_Di_reg[0]/G
genblk1.w_tap_Di_reg[10]/G
genblk1.w_tap_Di_reg[11]/G
genblk1.w_tap_Di_reg[12]/G
genblk1.w_tap_Di_reg[13]/G
genblk1.w_tap_Di_reg[14]/G
genblk1.w_tap_Di_reg[15]/G
genblk1.w_tap_Di_reg[16]/G
genblk1.w_tap_Di_reg[17]/G
genblk1.w_tap_Di_reg[18]/G
genblk1.w_tap_Di_reg[19]/G
genblk1.w_tap_Di_reg[1]/G
genblk1.w_tap_Di_reg[20]/G
genblk1.w_tap_Di_reg[21]/G
genblk1.w_tap_Di_reg[22]/G
genblk1.w_tap_Di_reg[23]/G
genblk1.w_tap_Di_reg[24]/G
genblk1.w_tap_Di_reg[25]/G
genblk1.w_tap_Di_reg[26]/G
genblk1.w_tap_Di_reg[27]/G
genblk1.w_tap_Di_reg[28]/G
genblk1.w_tap_Di_reg[29]/G
genblk1.w_tap_Di_reg[2]/G
genblk1.w_tap_Di_reg[30]/G
genblk1.w_tap_Di_reg[31]/G
genblk1.w_tap_Di_reg[3]/G
genblk1.w_tap_Di_reg[4]/G
genblk1.w_tap_Di_reg[5]/G
genblk1.w_tap_Di_reg[6]/G
genblk1.w_tap_Di_reg[7]/G
genblk1.w_tap_Di_reg[8]/G
genblk1.w_tap_Di_reg[9]/G
genblk1.w_tap_WE_reg[3]/G

 There are 45 register/latch pins with no clock driven by root clock pin: genblk1.w_present_reg[1]/Q (HIGH)

genblk1.w_tap_A_reg[0]/G
genblk1.w_tap_A_reg[10]/G
genblk1.w_tap_A_reg[11]/G
genblk1.w_tap_A_reg[1]/G
genblk1.w_tap_A_reg[2]/G
genblk1.w_tap_A_reg[3]/G
genblk1.w_tap_A_reg[4]/G
genblk1.w_tap_A_reg[5]/G
genblk1.w_tap_A_reg[6]/G
genblk1.w_tap_A_reg[7]/G
genblk1.w_tap_A_reg[8]/G
genblk1.w_tap_A_reg[9]/G
genblk1.w_tap_Di_reg[0]/G
genblk1.w_tap_Di_reg[10]/G
genblk1.w_tap_Di_reg[11]/G
genblk1.w_tap_Di_reg[12]/G
genblk1.w_tap_Di_reg[13]/G
genblk1.w_tap_Di_reg[14]/G
genblk1.w_tap_Di_reg[15]/G
genblk1.w_tap_Di_reg[16]/G
genblk1.w_tap_Di_reg[17]/G
genblk1.w_tap_Di_reg[18]/G
genblk1.w_tap_Di_reg[19]/G
genblk1.w_tap_Di_reg[1]/G
genblk1.w_tap_Di_reg[20]/G
genblk1.w_tap_Di_reg[21]/G
genblk1.w_tap_Di_reg[22]/G
genblk1.w_tap_Di_reg[23]/G
genblk1.w_tap_Di_reg[24]/G
genblk1.w_tap_Di_reg[25]/G
genblk1.w_tap_Di_reg[26]/G
genblk1.w_tap_Di_reg[27]/G
genblk1.w_tap_Di_reg[28]/G
genblk1.w_tap_Di_reg[29]/G
genblk1.w_tap_Di_reg[2]/G
genblk1.w_tap_Di_reg[30]/G
genblk1.w_tap_Di_reg[31]/G
genblk1.w_tap_Di_reg[3]/G
genblk1.w_tap_Di_reg[4]/G
genblk1.w_tap_Di_reg[5]/G
genblk1.w_tap_Di_reg[6]/G
genblk1.w_tap_Di_reg[7]/G
genblk1.w_tap_Di_reg[8]/G
genblk1.w_tap_Di_reg[9]/G
genblk1.w_tap_WE_reg[3]/G

 There are 45 register/latch pins with no clock driven by root clock pin: genblk1.w_present_reg[2]/Q (HIGH)

genblk1.w_tap_A_reg[0]/G
genblk1.w_tap_A_reg[10]/G
genblk1.w_tap_A_reg[11]/G
genblk1.w_tap_A_reg[1]/G
genblk1.w_tap_A_reg[2]/G
genblk1.w_tap_A_reg[3]/G
genblk1.w_tap_A_reg[4]/G
genblk1.w_tap_A_reg[5]/G
genblk1.w_tap_A_reg[6]/G
genblk1.w_tap_A_reg[7]/G
genblk1.w_tap_A_reg[8]/G
genblk1.w_tap_A_reg[9]/G
genblk1.w_tap_Di_reg[0]/G
genblk1.w_tap_Di_reg[10]/G
genblk1.w_tap_Di_reg[11]/G
genblk1.w_tap_Di_reg[12]/G
genblk1.w_tap_Di_reg[13]/G
genblk1.w_tap_Di_reg[14]/G
genblk1.w_tap_Di_reg[15]/G
genblk1.w_tap_Di_reg[16]/G
genblk1.w_tap_Di_reg[17]/G
genblk1.w_tap_Di_reg[18]/G
genblk1.w_tap_Di_reg[19]/G
genblk1.w_tap_Di_reg[1]/G
genblk1.w_tap_Di_reg[20]/G
genblk1.w_tap_Di_reg[21]/G
genblk1.w_tap_Di_reg[22]/G
genblk1.w_tap_Di_reg[23]/G
genblk1.w_tap_Di_reg[24]/G
genblk1.w_tap_Di_reg[25]/G
genblk1.w_tap_Di_reg[26]/G
genblk1.w_tap_Di_reg[27]/G
genblk1.w_tap_Di_reg[28]/G
genblk1.w_tap_Di_reg[29]/G
genblk1.w_tap_Di_reg[2]/G
genblk1.w_tap_Di_reg[30]/G
genblk1.w_tap_Di_reg[31]/G
genblk1.w_tap_Di_reg[3]/G
genblk1.w_tap_Di_reg[4]/G
genblk1.w_tap_Di_reg[5]/G
genblk1.w_tap_Di_reg[6]/G
genblk1.w_tap_Di_reg[7]/G
genblk1.w_tap_Di_reg[8]/G
genblk1.w_tap_Di_reg[9]/G
genblk1.w_tap_WE_reg[3]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (175)
--------------------------------------------------
 There are 175 pins that are not constrained for maximum delay. (HIGH)

genblk1.data_A_reg[1]/D
genblk1.data_A_reg[2]/D
genblk1.data_A_reg[3]/D
genblk1.data_Di_reg[0]/D
genblk1.data_Di_reg[10]/D
genblk1.data_Di_reg[11]/D
genblk1.data_Di_reg[12]/D
genblk1.data_Di_reg[13]/D
genblk1.data_Di_reg[14]/D
genblk1.data_Di_reg[15]/D
genblk1.data_Di_reg[16]/D
genblk1.data_Di_reg[17]/D
genblk1.data_Di_reg[18]/D
genblk1.data_Di_reg[19]/D
genblk1.data_Di_reg[1]/D
genblk1.data_Di_reg[20]/D
genblk1.data_Di_reg[21]/D
genblk1.data_Di_reg[22]/D
genblk1.data_Di_reg[23]/D
genblk1.data_Di_reg[24]/D
genblk1.data_Di_reg[25]/D
genblk1.data_Di_reg[26]/D
genblk1.data_Di_reg[27]/D
genblk1.data_Di_reg[28]/D
genblk1.data_Di_reg[29]/D
genblk1.data_Di_reg[2]/D
genblk1.data_Di_reg[30]/D
genblk1.data_Di_reg[31]/D
genblk1.data_Di_reg[3]/D
genblk1.data_Di_reg[4]/D
genblk1.data_Di_reg[5]/D
genblk1.data_Di_reg[6]/D
genblk1.data_Di_reg[7]/D
genblk1.data_Di_reg[8]/D
genblk1.data_Di_reg[9]/D
genblk1.data_head_reg[0]/D
genblk1.data_head_reg[10]/D
genblk1.data_head_reg[1]/D
genblk1.data_head_reg[2]/D
genblk1.data_head_reg[3]/D
genblk1.data_head_reg[4]/D
genblk1.data_head_reg[5]/D
genblk1.data_head_reg[6]/D
genblk1.data_head_reg[7]/D
genblk1.data_head_reg[8]/D
genblk1.data_head_reg[9]/D
genblk1.data_ptr_reg[0]/D
genblk1.data_ptr_reg[10]/D
genblk1.data_ptr_reg[1]/D
genblk1.data_ptr_reg[2]/D
genblk1.data_ptr_reg[3]/D
genblk1.data_ptr_reg[4]/D
genblk1.data_ptr_reg[5]/D
genblk1.data_ptr_reg[6]/D
genblk1.data_ptr_reg[7]/D
genblk1.data_ptr_reg[8]/D
genblk1.data_ptr_reg[9]/D
genblk1.data_tail_reg[0]/D
genblk1.data_tail_reg[10]/D
genblk1.data_tail_reg[1]/D
genblk1.data_tail_reg[2]/D
genblk1.data_tail_reg[3]/D
genblk1.data_tail_reg[4]/D
genblk1.data_tail_reg[5]/D
genblk1.data_tail_reg[6]/D
genblk1.data_tail_reg[7]/D
genblk1.data_tail_reg[8]/D
genblk1.data_tail_reg[9]/D
genblk1.shadow_data_empty_reg/D
genblk1.shadow_first_reg/D
genblk1.shadow_tap_empty_reg/D
genblk1.ss_tready_reg/D
genblk1.tap_A_reg[0]/D
genblk1.tap_A_reg[10]/D
genblk1.tap_A_reg[11]/D
genblk1.tap_A_reg[1]/D
genblk1.tap_A_reg[2]/D
genblk1.tap_A_reg[3]/D
genblk1.tap_A_reg[4]/D
genblk1.tap_A_reg[5]/D
genblk1.tap_A_reg[6]/D
genblk1.tap_A_reg[7]/D
genblk1.tap_A_reg[8]/D
genblk1.tap_A_reg[9]/D
genblk1.tap_Di_reg[0]/D
genblk1.tap_Di_reg[10]/D
genblk1.tap_Di_reg[11]/D
genblk1.tap_Di_reg[12]/D
genblk1.tap_Di_reg[13]/D
genblk1.tap_Di_reg[14]/D
genblk1.tap_Di_reg[15]/D
genblk1.tap_Di_reg[16]/D
genblk1.tap_Di_reg[17]/D
genblk1.tap_Di_reg[18]/D
genblk1.tap_Di_reg[19]/D
genblk1.tap_Di_reg[1]/D
genblk1.tap_Di_reg[20]/D
genblk1.tap_Di_reg[21]/D
genblk1.tap_Di_reg[22]/D
genblk1.tap_Di_reg[23]/D
genblk1.tap_Di_reg[24]/D
genblk1.tap_Di_reg[25]/D
genblk1.tap_Di_reg[26]/D
genblk1.tap_Di_reg[27]/D
genblk1.tap_Di_reg[28]/D
genblk1.tap_Di_reg[29]/D
genblk1.tap_Di_reg[2]/D
genblk1.tap_Di_reg[30]/D
genblk1.tap_Di_reg[31]/D
genblk1.tap_Di_reg[3]/D
genblk1.tap_Di_reg[4]/D
genblk1.tap_Di_reg[5]/D
genblk1.tap_Di_reg[6]/D
genblk1.tap_Di_reg[7]/D
genblk1.tap_Di_reg[8]/D
genblk1.tap_Di_reg[9]/D
genblk1.tap_EN_reg/D
genblk1.tap_WE_reg[3]/D
genblk1.tap_ptr_reg[0]/D
genblk1.tap_ptr_reg[10]/D
genblk1.tap_ptr_reg[11]/D
genblk1.tap_ptr_reg[1]/D
genblk1.tap_ptr_reg[2]/D
genblk1.tap_ptr_reg[3]/D
genblk1.tap_ptr_reg[4]/D
genblk1.tap_ptr_reg[5]/D
genblk1.tap_ptr_reg[6]/D
genblk1.tap_ptr_reg[7]/D
genblk1.tap_ptr_reg[8]/D
genblk1.tap_ptr_reg[9]/D
genblk1.w_tap_A_reg[0]/D
genblk1.w_tap_A_reg[10]/D
genblk1.w_tap_A_reg[11]/D
genblk1.w_tap_A_reg[1]/D
genblk1.w_tap_A_reg[2]/D
genblk1.w_tap_A_reg[3]/D
genblk1.w_tap_A_reg[4]/D
genblk1.w_tap_A_reg[5]/D
genblk1.w_tap_A_reg[6]/D
genblk1.w_tap_A_reg[7]/D
genblk1.w_tap_A_reg[8]/D
genblk1.w_tap_A_reg[9]/D
genblk1.w_tap_Di_reg[0]/D
genblk1.w_tap_Di_reg[10]/D
genblk1.w_tap_Di_reg[11]/D
genblk1.w_tap_Di_reg[12]/D
genblk1.w_tap_Di_reg[13]/D
genblk1.w_tap_Di_reg[14]/D
genblk1.w_tap_Di_reg[15]/D
genblk1.w_tap_Di_reg[16]/D
genblk1.w_tap_Di_reg[17]/D
genblk1.w_tap_Di_reg[18]/D
genblk1.w_tap_Di_reg[19]/D
genblk1.w_tap_Di_reg[1]/D
genblk1.w_tap_Di_reg[20]/D
genblk1.w_tap_Di_reg[21]/D
genblk1.w_tap_Di_reg[22]/D
genblk1.w_tap_Di_reg[23]/D
genblk1.w_tap_Di_reg[24]/D
genblk1.w_tap_Di_reg[25]/D
genblk1.w_tap_Di_reg[26]/D
genblk1.w_tap_Di_reg[27]/D
genblk1.w_tap_Di_reg[28]/D
genblk1.w_tap_Di_reg[29]/D
genblk1.w_tap_Di_reg[2]/D
genblk1.w_tap_Di_reg[30]/D
genblk1.w_tap_Di_reg[31]/D
genblk1.w_tap_Di_reg[3]/D
genblk1.w_tap_Di_reg[4]/D
genblk1.w_tap_Di_reg[5]/D
genblk1.w_tap_Di_reg[6]/D
genblk1.w_tap_Di_reg[7]/D
genblk1.w_tap_Di_reg[8]/D
genblk1.w_tap_Di_reg[9]/D
genblk1.w_tap_WE_reg[3]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (158)
--------------------------------
 There are 158 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (222)
---------------------------------
 There are 222 ports with no output delay specified. (HIGH)

acc_state[1]
acc_state[2]
acc_state[3]
acc_state[5]
awready
d_ap_start
d_data_head[0]
d_data_head[10]
d_data_head[1]
d_data_head[2]
d_data_head[3]
d_data_head[4]
d_data_head[5]
d_data_head[6]
d_data_head[7]
d_data_head[8]
d_data_head[9]
d_data_ptr[0]
d_data_ptr[10]
d_data_ptr[1]
d_data_ptr[2]
d_data_ptr[3]
d_data_ptr[4]
d_data_ptr[5]
d_data_ptr[6]
d_data_ptr[7]
d_data_ptr[8]
d_data_ptr[9]
d_data_tail[0]
d_data_tail[10]
d_data_tail[1]
d_data_tail[2]
d_data_tail[3]
d_data_tail[4]
d_data_tail[5]
d_data_tail[6]
d_data_tail[7]
d_data_tail[8]
d_data_tail[9]
d_strmIn_next[0]
d_strmIn_next[1]
d_strmIn_next[2]
d_strmIn_next[3]
d_strmIn_present[0]
d_strmIn_present[1]
d_strmIn_present[2]
d_strmIn_present[3]
d_tap_ptr[0]
d_tap_ptr[10]
d_tap_ptr[11]
d_tap_ptr[1]
d_tap_ptr[2]
d_tap_ptr[3]
d_tap_ptr[4]
d_tap_ptr[5]
d_tap_ptr[6]
d_tap_ptr[7]
d_tap_ptr[8]
d_tap_ptr[9]
d_w_next[0]
d_w_next[1]
d_w_next[2]
d_w_present[0]
d_w_present[1]
d_w_present[2]
data_A[0]
data_A[1]
data_A[2]
data_A[3]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (6)
----------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)

genblk1.data_head_reg[0]/D
genblk1.data_head_reg[10]/D
genblk1.data_head_reg[9]/D
genblk1.data_ptr_reg[10]/D
genblk1.data_tail_reg[0]/D
genblk1.data_tail_reg[10]/D



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.223        0.000                      0                   47        0.147        0.000                      0                   47        5.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            1.223        0.000                      0                   47        0.147        0.000                      0                   47        5.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 genblk1.fir_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.672ns  (logic 8.380ns (78.520%)  route 2.292ns (21.480%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_data_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    genblk1.fir_data[16]
                                                                      r  genblk1.fir_mul0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_mul0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_mul0__0_n_107
                                                                      r  genblk1.fir_mul0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_mul0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_mul0__1_n_106
                                                                      r  genblk1.fir_acc[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.fir_acc[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.fir_acc[16]_i_13_n_1
                                                                      r  genblk1.fir_acc_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.fir_acc_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.fir_acc_reg[16]_i_10_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  genblk1.fir_acc_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    genblk1.fir_acc_reg[20]_i_10_n_1
                                                                      r  genblk1.fir_acc_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  genblk1.fir_acc_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    12.061    genblk1.fir_acc_reg[24]_i_10_n_5
                                                                      r  genblk1.fir_acc[24]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.302    12.363 r  genblk1.fir_acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    12.363    genblk1.fir_acc[24]_i_2_n_1
                                                                      r  genblk1.fir_acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.792 r  genblk1.fir_acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.792    genblk1.fir_acc_reg[24]_i_1_n_1
                                                                      r  genblk1.fir_acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.129 r  genblk1.fir_acc_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.129    genblk1.fir_acc_reg[28]_i_1_n_7
                         FDCE                                         r  genblk1.fir_acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[29]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_acc_reg[29]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.129    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 genblk1.fir_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.666ns  (logic 8.374ns (78.508%)  route 2.292ns (21.492%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_data_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    genblk1.fir_data[16]
                                                                      r  genblk1.fir_mul0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_mul0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_mul0__0_n_107
                                                                      r  genblk1.fir_mul0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_mul0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_mul0__1_n_106
                                                                      r  genblk1.fir_acc[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.fir_acc[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.fir_acc[16]_i_13_n_1
                                                                      r  genblk1.fir_acc_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.fir_acc_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.fir_acc_reg[16]_i_10_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  genblk1.fir_acc_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    genblk1.fir_acc_reg[20]_i_10_n_1
                                                                      r  genblk1.fir_acc_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  genblk1.fir_acc_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    12.061    genblk1.fir_acc_reg[24]_i_10_n_5
                                                                      r  genblk1.fir_acc[24]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.302    12.363 r  genblk1.fir_acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    12.363    genblk1.fir_acc[24]_i_2_n_1
                                                                      r  genblk1.fir_acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.792 r  genblk1.fir_acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.792    genblk1.fir_acc_reg[24]_i_1_n_1
                                                                      r  genblk1.fir_acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.123 r  genblk1.fir_acc_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    13.123    genblk1.fir_acc_reg[28]_i_1_n_5
                         FDCE                                         r  genblk1.fir_acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[31]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_acc_reg[31]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.123    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 genblk1.fir_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 8.299ns (78.356%)  route 2.292ns (21.644%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_data_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    genblk1.fir_data[16]
                                                                      r  genblk1.fir_mul0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_mul0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_mul0__0_n_107
                                                                      r  genblk1.fir_mul0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_mul0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_mul0__1_n_106
                                                                      r  genblk1.fir_acc[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.fir_acc[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.fir_acc[16]_i_13_n_1
                                                                      r  genblk1.fir_acc_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.fir_acc_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.fir_acc_reg[16]_i_10_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  genblk1.fir_acc_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    genblk1.fir_acc_reg[20]_i_10_n_1
                                                                      r  genblk1.fir_acc_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  genblk1.fir_acc_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    12.061    genblk1.fir_acc_reg[24]_i_10_n_5
                                                                      r  genblk1.fir_acc[24]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.302    12.363 r  genblk1.fir_acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    12.363    genblk1.fir_acc[24]_i_2_n_1
                                                                      r  genblk1.fir_acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.792 r  genblk1.fir_acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.792    genblk1.fir_acc_reg[24]_i_1_n_1
                                                                      r  genblk1.fir_acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.048 r  genblk1.fir_acc_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    13.048    genblk1.fir_acc_reg[28]_i_1_n_6
                         FDCE                                         r  genblk1.fir_acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[30]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_acc_reg[30]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 genblk1.fir_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 8.275ns (78.307%)  route 2.292ns (21.693%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_data_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    genblk1.fir_data[16]
                                                                      r  genblk1.fir_mul0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_mul0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_mul0__0_n_107
                                                                      r  genblk1.fir_mul0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_mul0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_mul0__1_n_106
                                                                      r  genblk1.fir_acc[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.fir_acc[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.fir_acc[16]_i_13_n_1
                                                                      r  genblk1.fir_acc_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.fir_acc_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.fir_acc_reg[16]_i_10_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  genblk1.fir_acc_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    genblk1.fir_acc_reg[20]_i_10_n_1
                                                                      r  genblk1.fir_acc_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  genblk1.fir_acc_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    12.061    genblk1.fir_acc_reg[24]_i_10_n_5
                                                                      r  genblk1.fir_acc[24]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.302    12.363 r  genblk1.fir_acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    12.363    genblk1.fir_acc[24]_i_2_n_1
                                                                      r  genblk1.fir_acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.792 r  genblk1.fir_acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.792    genblk1.fir_acc_reg[24]_i_1_n_1
                                                                      r  genblk1.fir_acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.024 r  genblk1.fir_acc_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    13.024    genblk1.fir_acc_reg[28]_i_1_n_8
                         FDCE                                         r  genblk1.fir_acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[28]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_acc_reg[28]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 genblk1.fir_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 8.263ns (78.282%)  route 2.292ns (21.718%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_data_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    genblk1.fir_data[16]
                                                                      r  genblk1.fir_mul0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_mul0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_mul0__0_n_107
                                                                      r  genblk1.fir_mul0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_mul0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_mul0__1_n_106
                                                                      r  genblk1.fir_acc[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.fir_acc[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.fir_acc[16]_i_13_n_1
                                                                      r  genblk1.fir_acc_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.fir_acc_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.fir_acc_reg[16]_i_10_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  genblk1.fir_acc_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    11.944    genblk1.fir_acc_reg[20]_i_10_n_5
                                                                      r  genblk1.fir_acc[20]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.302    12.246 r  genblk1.fir_acc[20]_i_2/O
                         net (fo=1, unplaced)         0.000    12.246    genblk1.fir_acc[20]_i_2_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.675 r  genblk1.fir_acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.675    genblk1.fir_acc_reg[20]_i_1_n_1
                                                                      r  genblk1.fir_acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.012 r  genblk1.fir_acc_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.012    genblk1.fir_acc_reg[24]_i_1_n_7
                         FDCE                                         r  genblk1.fir_acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[25]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_acc_reg[25]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 genblk1.fir_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.549ns  (logic 8.257ns (78.270%)  route 2.292ns (21.730%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_data_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    genblk1.fir_data[16]
                                                                      r  genblk1.fir_mul0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_mul0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_mul0__0_n_107
                                                                      r  genblk1.fir_mul0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_mul0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_mul0__1_n_106
                                                                      r  genblk1.fir_acc[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.fir_acc[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.fir_acc[16]_i_13_n_1
                                                                      r  genblk1.fir_acc_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.fir_acc_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.fir_acc_reg[16]_i_10_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  genblk1.fir_acc_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    11.944    genblk1.fir_acc_reg[20]_i_10_n_5
                                                                      r  genblk1.fir_acc[20]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.302    12.246 r  genblk1.fir_acc[20]_i_2/O
                         net (fo=1, unplaced)         0.000    12.246    genblk1.fir_acc[20]_i_2_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.675 r  genblk1.fir_acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.675    genblk1.fir_acc_reg[20]_i_1_n_1
                                                                      r  genblk1.fir_acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.006 r  genblk1.fir_acc_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    13.006    genblk1.fir_acc_reg[24]_i_1_n_5
                         FDCE                                         r  genblk1.fir_acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[27]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_acc_reg[27]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.006    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 genblk1.fir_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.474ns  (logic 8.182ns (78.114%)  route 2.292ns (21.886%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_data_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    genblk1.fir_data[16]
                                                                      r  genblk1.fir_mul0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_mul0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_mul0__0_n_107
                                                                      r  genblk1.fir_mul0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_mul0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_mul0__1_n_106
                                                                      r  genblk1.fir_acc[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.fir_acc[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.fir_acc[16]_i_13_n_1
                                                                      r  genblk1.fir_acc_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.fir_acc_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.fir_acc_reg[16]_i_10_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  genblk1.fir_acc_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    11.944    genblk1.fir_acc_reg[20]_i_10_n_5
                                                                      r  genblk1.fir_acc[20]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.302    12.246 r  genblk1.fir_acc[20]_i_2/O
                         net (fo=1, unplaced)         0.000    12.246    genblk1.fir_acc[20]_i_2_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.675 r  genblk1.fir_acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.675    genblk1.fir_acc_reg[20]_i_1_n_1
                                                                      r  genblk1.fir_acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.931 r  genblk1.fir_acc_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.931    genblk1.fir_acc_reg[24]_i_1_n_6
                         FDCE                                         r  genblk1.fir_acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[26]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_acc_reg[26]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 genblk1.fir_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.450ns  (logic 8.158ns (78.064%)  route 2.292ns (21.936%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_data_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    genblk1.fir_data[16]
                                                                      r  genblk1.fir_mul0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_mul0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_mul0__0_n_107
                                                                      r  genblk1.fir_mul0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_mul0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_mul0__1_n_106
                                                                      r  genblk1.fir_acc[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.fir_acc[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.fir_acc[16]_i_13_n_1
                                                                      r  genblk1.fir_acc_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  genblk1.fir_acc_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    genblk1.fir_acc_reg[16]_i_10_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  genblk1.fir_acc_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    11.944    genblk1.fir_acc_reg[20]_i_10_n_5
                                                                      r  genblk1.fir_acc[20]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.302    12.246 r  genblk1.fir_acc[20]_i_2/O
                         net (fo=1, unplaced)         0.000    12.246    genblk1.fir_acc[20]_i_2_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.675 r  genblk1.fir_acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.675    genblk1.fir_acc_reg[20]_i_1_n_1
                                                                      r  genblk1.fir_acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.907 r  genblk1.fir_acc_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.907    genblk1.fir_acc_reg[24]_i_1_n_8
                         FDCE                                         r  genblk1.fir_acc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[24]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_acc_reg[24]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 genblk1.fir_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.325ns  (logic 8.042ns (77.885%)  route 2.283ns (22.115%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_data_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    genblk1.fir_data[16]
                                                                      r  genblk1.fir_mul0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_mul0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_mul0__0_n_107
                                                                      r  genblk1.fir_mul0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_mul0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_mul0__1_n_106
                                                                      r  genblk1.fir_acc[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.fir_acc[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.fir_acc[16]_i_13_n_1
                                                                      r  genblk1.fir_acc_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.085 r  genblk1.fir_acc_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    11.714    genblk1.fir_acc_reg[16]_i_10_n_5
                                                                      r  genblk1.fir_acc[16]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.302    12.016 r  genblk1.fir_acc[16]_i_2/O
                         net (fo=1, unplaced)         0.000    12.016    genblk1.fir_acc[16]_i_2_n_1
                                                                      r  genblk1.fir_acc_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.445 r  genblk1.fir_acc_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.445    genblk1.fir_acc_reg[16]_i_1_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.782 r  genblk1.fir_acc_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.782    genblk1.fir_acc_reg[20]_i_1_n_7
                         FDCE                                         r  genblk1.fir_acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[21]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_acc_reg[21]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.782    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 genblk1.fir_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.319ns  (logic 8.036ns (77.873%)  route 2.283ns (22.127%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_data_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    genblk1.fir_data[16]
                                                                      r  genblk1.fir_mul0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  genblk1.fir_mul0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    genblk1.fir_mul0__0_n_107
                                                                      r  genblk1.fir_mul0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  genblk1.fir_mul0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    genblk1.fir_mul0__1_n_106
                                                                      r  genblk1.fir_acc[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  genblk1.fir_acc[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    genblk1.fir_acc[16]_i_13_n_1
                                                                      r  genblk1.fir_acc_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.085 r  genblk1.fir_acc_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    11.714    genblk1.fir_acc_reg[16]_i_10_n_5
                                                                      r  genblk1.fir_acc[16]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.302    12.016 r  genblk1.fir_acc[16]_i_2/O
                         net (fo=1, unplaced)         0.000    12.016    genblk1.fir_acc[16]_i_2_n_1
                                                                      r  genblk1.fir_acc_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.445 r  genblk1.fir_acc_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.445    genblk1.fir_acc_reg[16]_i_1_n_1
                                                                      r  genblk1.fir_acc_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.776 r  genblk1.fir_acc_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.776    genblk1.fir_acc_reg[20]_i_1_n_5
                         FDCE                                         r  genblk1.fir_acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[23]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.fir_acc_reg[23]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.776    
  -------------------------------------------------------------------
                         slack                                  1.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 genblk1.w_present_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.w_present_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.w_present_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.w_present_reg[1]/Q
                         net (fo=7, unplaced)         0.146     0.970    d_w_present_OBUF[1]
                                                                      f  d_w_next_OBUF[2]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.068 r  d_w_next_OBUF[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.068    d_w_next_OBUF[2]
                         FDCE                                         r  genblk1.w_present_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.w_present_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.w_present_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 genblk1.acc_start_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.out_start_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.acc_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.acc_start_reg/Q
                         net (fo=2, unplaced)         0.145     0.970    genblk1.acc_start
                         FDCE                                         r  genblk1.out_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.out_start_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    genblk1.out_start_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 genblk1.data_empty_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.acc_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.245ns (59.660%)  route 0.166ns (40.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_empty_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.data_empty_reg/Q
                         net (fo=49, unplaced)        0.166     0.990    acc_state_OBUF[3]
                                                                      f  genblk1.acc_valid_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.088 r  genblk1.acc_valid_i_1/O
                         net (fo=1, unplaced)         0.000     1.088    genblk1.acc_valid1_out
                         FDCE                                         r  genblk1.acc_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.acc_valid_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.acc_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 genblk1.ap_start_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.acc_start_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.147ns (44.383%)  route 0.184ns (55.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.ap_start_reg/Q
                         net (fo=113, unplaced)       0.184     1.009    acc_state_OBUF[5]
                         FDCE                                         r  genblk1.acc_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.acc_start_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    genblk1.acc_start_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1.fir_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.257ns (55.696%)  route 0.204ns (44.304%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_acc_reg[10]/Q
                         net (fo=2, unplaced)         0.204     1.029    genblk1.fir_acc_reg[10]
                                                                      r  genblk1.fir_acc[8]_i_7/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.074 r  genblk1.fir_acc[8]_i_7/O
                         net (fo=1, unplaced)         0.000     1.074    genblk1.fir_acc[8]_i_7_n_1
                                                                      r  genblk1.fir_acc_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.139 r  genblk1.fir_acc_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.139    genblk1.fir_acc_reg[8]_i_1_n_6
                         FDCE                                         r  genblk1.fir_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    genblk1.fir_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1.fir_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.257ns (55.696%)  route 0.204ns (44.304%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_acc_reg[14]/Q
                         net (fo=2, unplaced)         0.204     1.029    genblk1.fir_acc_reg[14]
                                                                      r  genblk1.fir_acc[12]_i_7/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.074 r  genblk1.fir_acc[12]_i_7/O
                         net (fo=1, unplaced)         0.000     1.074    genblk1.fir_acc[12]_i_7_n_1
                                                                      r  genblk1.fir_acc_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.139 r  genblk1.fir_acc_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.139    genblk1.fir_acc_reg[12]_i_1_n_6
                         FDCE                                         r  genblk1.fir_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    genblk1.fir_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1.fir_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.257ns (55.696%)  route 0.204ns (44.304%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_acc_reg[2]/Q
                         net (fo=2, unplaced)         0.204     1.029    genblk1.fir_acc_reg[2]
                                                                      r  genblk1.fir_acc[0]_i_7/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.074 r  genblk1.fir_acc[0]_i_7/O
                         net (fo=1, unplaced)         0.000     1.074    genblk1.fir_acc[0]_i_7_n_1
                                                                      r  genblk1.fir_acc_reg[0]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.139 r  genblk1.fir_acc_reg[0]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.139    genblk1.fir_acc_reg[0]_i_1_n_6
                         FDCE                                         r  genblk1.fir_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    genblk1.fir_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1.fir_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.257ns (55.696%)  route 0.204ns (44.304%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_acc_reg[6]/Q
                         net (fo=2, unplaced)         0.204     1.029    genblk1.fir_acc_reg[6]
                                                                      r  genblk1.fir_acc[4]_i_7/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.074 r  genblk1.fir_acc[4]_i_7/O
                         net (fo=1, unplaced)         0.000     1.074    genblk1.fir_acc[4]_i_7_n_1
                                                                      r  genblk1.fir_acc_reg[4]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.139 r  genblk1.fir_acc_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.139    genblk1.fir_acc_reg[4]_i_1_n_6
                         FDCE                                         r  genblk1.fir_acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    genblk1.fir_acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 genblk1.fir_acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.258ns (55.589%)  route 0.206ns (44.411%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_acc_reg[13]/Q
                         net (fo=2, unplaced)         0.206     1.031    genblk1.fir_acc_reg[13]
                                                                      r  genblk1.fir_acc[12]_i_8/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.076 r  genblk1.fir_acc[12]_i_8/O
                         net (fo=1, unplaced)         0.000     1.076    genblk1.fir_acc[12]_i_8_n_1
                                                                      r  genblk1.fir_acc_reg[12]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.142 r  genblk1.fir_acc_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.142    genblk1.fir_acc_reg[12]_i_1_n_7
                         FDCE                                         r  genblk1.fir_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    genblk1.fir_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 genblk1.fir_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.fir_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.258ns (55.589%)  route 0.206ns (44.411%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_acc_reg[1]/Q
                         net (fo=2, unplaced)         0.206     1.031    genblk1.fir_acc_reg[1]
                                                                      r  genblk1.fir_acc[0]_i_8/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.076 r  genblk1.fir_acc[0]_i_8/O
                         net (fo=1, unplaced)         0.000     1.076    genblk1.fir_acc[0]_i_8_n_1
                                                                      r  genblk1.fir_acc_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.142 r  genblk1.fir_acc_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.142    genblk1.fir_acc_reg[0]_i_1_n_7
                         FDCE                                         r  genblk1.fir_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_acc_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    genblk1.fir_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.000      9.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.acc_start_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.acc_valid_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.ap_start_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.data_empty_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.fir_acc_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.fir_acc_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.fir_acc_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.fir_acc_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.fir_acc_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.acc_start_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.acc_start_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.acc_valid_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.acc_valid_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.ap_start_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.ap_start_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_empty_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_empty_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.fir_acc_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.fir_acc_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.acc_start_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.acc_start_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.acc_valid_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.acc_valid_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.ap_start_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.ap_start_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_empty_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.data_empty_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.fir_acc_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.fir_acc_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           388 Endpoints
Min Delay           388 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            d_strmIn_next[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 4.226ns (54.895%)  route 3.472ns (45.105%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=20, unplaced)        0.800     1.771    acc_state_OBUF[4]
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_8/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.895 f  d_strmIn_next_OBUF[3]_inst_i_8/O
                         net (fo=19, unplaced)        0.508     2.403    d_strmIn_next_OBUF[3]_inst_i_8_n_1
                                                                      f  d_strmIn_next_OBUF[0]_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.527 r  d_strmIn_next_OBUF[0]_inst_i_7/O
                         net (fo=3, unplaced)         0.467     2.994    d_strmIn_next_OBUF[0]_inst_i_7_n_1
                                                                      r  d_strmIn_next_OBUF[1]_inst_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.118 r  d_strmIn_next_OBUF[1]_inst_i_8/O
                         net (fo=1, unplaced)         0.449     3.567    d_strmIn_next_OBUF[1]_inst_i_8_n_1
                                                                      r  d_strmIn_next_OBUF[1]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.691 r  d_strmIn_next_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.140    d_strmIn_next_OBUF[1]_inst_i_3_n_1
                                                                      r  d_strmIn_next_OBUF[1]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.264 r  d_strmIn_next_OBUF[1]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.064    d_strmIn_next_OBUF[1]
                                                                      r  d_strmIn_next_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.699 r  d_strmIn_next_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.699    d_strmIn_next[1]
                                                                      r  d_strmIn_next[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            d_strmIn_next[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.671ns  (logic 4.226ns (55.096%)  route 3.444ns (44.904%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=20, unplaced)        0.800     1.771    acc_state_OBUF[4]
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 f  d_strmIn_next_OBUF[3]_inst_i_6/O
                         net (fo=8, unplaced)         0.487     2.382    d_strmIn_next_OBUF[3]_inst_i_6_n_1
                                                                      f  d_strmIn_next_OBUF[2]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.506 r  d_strmIn_next_OBUF[2]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.955    d_strmIn_next_OBUF[2]_inst_i_5_n_1
                                                                      r  d_strmIn_next_OBUF[2]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.079 r  d_strmIn_next_OBUF[2]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     3.539    d_strmIn_next_OBUF[2]_inst_i_4_n_1
                                                                      r  d_strmIn_next_OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.663 r  d_strmIn_next_OBUF[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.112    d_strmIn_next_OBUF[0]_inst_i_3_n_1
                                                                      r  d_strmIn_next_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.236 r  d_strmIn_next_OBUF[0]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.036    d_strmIn_next_OBUF[0]
                                                                      r  d_strmIn_next_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.671 r  d_strmIn_next_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.671    d_strmIn_next[0]
                                                                      r  d_strmIn_next[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            d_strmIn_next[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.671ns  (logic 4.226ns (55.096%)  route 3.444ns (44.904%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=20, unplaced)        0.800     1.771    acc_state_OBUF[4]
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 f  d_strmIn_next_OBUF[3]_inst_i_6/O
                         net (fo=8, unplaced)         0.487     2.382    d_strmIn_next_OBUF[3]_inst_i_6_n_1
                                                                      f  d_strmIn_next_OBUF[2]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.506 r  d_strmIn_next_OBUF[2]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.955    d_strmIn_next_OBUF[2]_inst_i_5_n_1
                                                                      r  d_strmIn_next_OBUF[2]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.079 r  d_strmIn_next_OBUF[2]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     3.539    d_strmIn_next_OBUF[2]_inst_i_4_n_1
                                                                      r  d_strmIn_next_OBUF[2]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.663 r  d_strmIn_next_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.112    d_strmIn_next_OBUF[2]_inst_i_2_n_1
                                                                      r  d_strmIn_next_OBUF[2]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.236 r  d_strmIn_next_OBUF[2]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.036    d_strmIn_next_OBUF[2]
                                                                      r  d_strmIn_next_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.671 r  d_strmIn_next_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.671    d_strmIn_next[2]
                                                                      r  d_strmIn_next[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            d_strmIn_next[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.099ns  (logic 4.128ns (58.155%)  route 2.970ns (41.845%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=20, unplaced)        0.800     1.771    acc_state_OBUF[4]
                                                                      r  genblk1.shadow_tap_empty_reg_i_10/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  genblk1.shadow_tap_empty_reg_i_10/O
                         net (fo=4, unplaced)         0.473     2.394    genblk1.shadow_tap_empty_reg_i_10_n_1
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.518 r  d_strmIn_next_OBUF[3]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     2.967    d_strmIn_next_OBUF[3]_inst_i_7_n_1
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.091 r  d_strmIn_next_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.540    d_strmIn_next_OBUF[3]_inst_i_2_n_1
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.664 r  d_strmIn_next_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     4.464    d_strmIn_next_OBUF[3]
                                                                      r  d_strmIn_next_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.099 r  d_strmIn_next_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.099    d_strmIn_next[3]
                                                                      r  d_strmIn_next[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_ptr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.888ns  (logic 3.755ns (54.521%)  route 3.133ns (45.480%))
  Logic Levels:           6  (LDCE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.data_ptr_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  genblk1.data_ptr_reg[2]/Q
                         net (fo=8, unplaced)         0.940     1.565    d_data_ptr_OBUF[2]
                                                                      f  data_A_OBUF[1]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.689 f  data_A_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.156    data_A_OBUF[1]_inst_i_2_n_1
                                                                      f  data_A_OBUF[0]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.280 r  data_A_OBUF[0]_inst_i_3/O
                         net (fo=5, unplaced)         0.477     2.757    data_A_OBUF[0]_inst_i_3_n_1
                                                                      r  data_A_OBUF[2]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.881 r  data_A_OBUF[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     3.330    data_A_OBUF[2]_inst_i_3_n_1
                                                                      r  data_A_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.454 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.254    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.888 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.888    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            d_w_next[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.494ns  (logic 3.978ns (61.263%)  route 2.515ns (38.737%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      f  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      f  d_w_next_OBUF[1]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  d_w_next_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    d_w_next_OBUF[1]_inst_i_4_n_1
                                                                      f  d_w_next_OBUF[1]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  d_w_next_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.935    d_w_next_OBUF[1]_inst_i_2_n_1
                                                                      f  d_w_next_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.059 r  d_w_next_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.859    d_w_next_OBUF[0]
                                                                      r  d_w_next_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.494 r  d_w_next_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.494    d_w_next[0]
                                                                      r  d_w_next[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            d_w_next[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.494ns  (logic 3.978ns (61.263%)  route 2.515ns (38.737%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      r  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      r  d_w_next_OBUF[1]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  d_w_next_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    d_w_next_OBUF[1]_inst_i_4_n_1
                                                                      r  d_w_next_OBUF[1]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 r  d_w_next_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.935    d_w_next_OBUF[1]_inst_i_2_n_1
                                                                      r  d_w_next_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  d_w_next_OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.859    d_w_next_OBUF[1]
                                                                      r  d_w_next_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.494 r  d_w_next_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.494    d_w_next[1]
                                                                      r  d_w_next[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_ptr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            data_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.315ns  (logic 3.631ns (57.504%)  route 2.684ns (42.496%))
  Logic Levels:           5  (LDCE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.data_ptr_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  genblk1.data_ptr_reg[2]/Q
                         net (fo=8, unplaced)         0.940     1.565    d_data_ptr_OBUF[2]
                                                                      f  data_A_OBUF[1]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.689 f  data_A_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.156    data_A_OBUF[1]_inst_i_2_n_1
                                                                      f  data_A_OBUF[0]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.280 r  data_A_OBUF[0]_inst_i_3/O
                         net (fo=5, unplaced)         0.477     2.757    data_A_OBUF[0]_inst_i_3_n_1
                                                                      r  data_A_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.881 r  data_A_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.681    data_A_OBUF[0]
                                                                      r  data_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.315 r  data_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.315    data_A[0]
                                                                      r  data_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_ptr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 3.631ns (57.760%)  route 2.656ns (42.240%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.data_ptr_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  genblk1.data_ptr_reg[2]/Q
                         net (fo=8, unplaced)         0.940     1.565    d_data_ptr_OBUF[2]
                                                                      r  data_A_OBUF[1]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.689 r  data_A_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.156    data_A_OBUF[1]_inst_i_2_n_1
                                                                      r  data_A_OBUF[3]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.280 r  data_A_OBUF[3]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.729    data_A_OBUF[3]_inst_i_3_n_1
                                                                      r  data_A_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.853 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.653    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.287 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.287    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_ptr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            data_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.206ns  (logic 3.531ns (56.902%)  route 2.675ns (43.098%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.data_ptr_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  genblk1.data_ptr_reg[5]/Q
                         net (fo=10, unplaced)        0.945     1.570    d_data_ptr_OBUF[5]
                                                                      r  data_A_OBUF[3]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.718 r  data_A_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.930     2.648    data_A_OBUF[3]_inst_i_2_n_1
                                                                      r  data_A_OBUF[1]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.772 r  data_A_OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.572    data_A_OBUF[1]
                                                                      r  data_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.206 r  data_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.206    data_A[1]
                                                                      r  data_A[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.data_head_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.data_A_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.178ns (53.232%)  route 0.156ns (46.768%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.data_head_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.data_head_reg[0]/Q
                         net (fo=8, unplaced)         0.156     0.334    d_data_head_OBUF[0]
                         LDCE                                         r  genblk1.data_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_head_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.data_A_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.178ns (52.439%)  route 0.161ns (47.561%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.data_head_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.data_head_reg[1]/Q
                         net (fo=13, unplaced)        0.161     0.339    d_data_head_OBUF[1]
                         LDCE                                         r  genblk1.data_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_head_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.data_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.178ns (52.439%)  route 0.161ns (47.561%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.data_head_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.data_head_reg[2]/Q
                         net (fo=13, unplaced)        0.161     0.339    d_data_head_OBUF[2]
                         LDCE                                         r  genblk1.data_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.w_tap_A_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.tap_A_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.206ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.w_tap_A_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.w_tap_A_reg[4]/Q
                         net (fo=1, unplaced)         0.177     0.338    genblk1.w_tap_A[4]
                                                                      r  genblk1.tap_A_reg[4]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.383 r  genblk1.tap_A_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.383    genblk1.tap_A_reg[4]_i_1_n_1
                         LDCE                                         r  genblk1.tap_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.w_tap_Di_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.tap_Di_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.206ns (52.117%)  route 0.189ns (47.883%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.w_tap_Di_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.w_tap_Di_reg[0]/Q
                         net (fo=1, unplaced)         0.189     0.350    genblk1.w_tap_Di[0]
                                                                      r  genblk1.tap_Di_reg[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  genblk1.tap_Di_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.395    genblk1.tap_Di_reg[0]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.w_tap_Di_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.tap_Di_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.206ns (52.117%)  route 0.189ns (47.883%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.w_tap_Di_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.w_tap_Di_reg[10]/Q
                         net (fo=1, unplaced)         0.189     0.350    genblk1.w_tap_Di[10]
                                                                      r  genblk1.tap_Di_reg[10]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  genblk1.tap_Di_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.395    genblk1.tap_Di_reg[10]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.w_tap_Di_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.tap_Di_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.206ns (52.117%)  route 0.189ns (47.883%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.w_tap_Di_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.w_tap_Di_reg[11]/Q
                         net (fo=1, unplaced)         0.189     0.350    genblk1.w_tap_Di[11]
                                                                      r  genblk1.tap_Di_reg[11]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  genblk1.tap_Di_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.395    genblk1.tap_Di_reg[11]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.w_tap_Di_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.tap_Di_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.206ns (52.117%)  route 0.189ns (47.883%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.w_tap_Di_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.w_tap_Di_reg[12]/Q
                         net (fo=1, unplaced)         0.189     0.350    genblk1.w_tap_Di[12]
                                                                      r  genblk1.tap_Di_reg[12]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  genblk1.tap_Di_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.395    genblk1.tap_Di_reg[12]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.w_tap_Di_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.tap_Di_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.206ns (52.117%)  route 0.189ns (47.883%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.w_tap_Di_reg[13]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.w_tap_Di_reg[13]/Q
                         net (fo=1, unplaced)         0.189     0.350    genblk1.w_tap_Di[13]
                                                                      r  genblk1.tap_Di_reg[13]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  genblk1.tap_Di_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.395    genblk1.tap_Di_reg[13]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.w_tap_Di_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.tap_Di_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.206ns (52.117%)  route 0.189ns (47.883%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.w_tap_Di_reg[14]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.w_tap_Di_reg[14]/Q
                         net (fo=1, unplaced)         0.189     0.350    genblk1.w_tap_Di[14]
                                                                      r  genblk1.tap_Di_reg[14]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  genblk1.tap_Di_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.395    genblk1.tap_Di_reg[14]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           183 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.ap_start_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            d_strmIn_next[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.903ns (52.606%)  route 3.517ns (47.394%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.ap_start_reg/Q
                         net (fo=113, unplaced)       0.844     3.778    acc_state_OBUF[5]
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.073 f  d_strmIn_next_OBUF[3]_inst_i_8/O
                         net (fo=19, unplaced)        0.508     4.581    d_strmIn_next_OBUF[3]_inst_i_8_n_1
                                                                      f  d_strmIn_next_OBUF[0]_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.705 r  d_strmIn_next_OBUF[0]_inst_i_7/O
                         net (fo=3, unplaced)         0.467     5.172    d_strmIn_next_OBUF[0]_inst_i_7_n_1
                                                                      r  d_strmIn_next_OBUF[1]_inst_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.296 r  d_strmIn_next_OBUF[1]_inst_i_8/O
                         net (fo=1, unplaced)         0.449     5.745    d_strmIn_next_OBUF[1]_inst_i_8_n_1
                                                                      r  d_strmIn_next_OBUF[1]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.869 r  d_strmIn_next_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     6.318    d_strmIn_next_OBUF[1]_inst_i_3_n_1
                                                                      r  d_strmIn_next_OBUF[1]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.442 r  d_strmIn_next_OBUF[1]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     7.242    d_strmIn_next_OBUF[1]
                                                                      r  d_strmIn_next_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.877 r  d_strmIn_next_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.877    d_strmIn_next[1]
                                                                      r  d_strmIn_next[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.first_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            d_strmIn_next[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 3.903ns (53.552%)  route 3.386ns (46.448%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.first_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.first_reg/Q
                         net (fo=37, unplaced)        0.741     3.675    acc_state_OBUF[1]
                                                                      f  d_strmIn_next_OBUF[3]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.970 f  d_strmIn_next_OBUF[3]_inst_i_6/O
                         net (fo=8, unplaced)         0.487     4.457    d_strmIn_next_OBUF[3]_inst_i_6_n_1
                                                                      f  d_strmIn_next_OBUF[2]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  d_strmIn_next_OBUF[2]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     5.030    d_strmIn_next_OBUF[2]_inst_i_5_n_1
                                                                      r  d_strmIn_next_OBUF[2]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.154 r  d_strmIn_next_OBUF[2]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     5.614    d_strmIn_next_OBUF[2]_inst_i_4_n_1
                                                                      r  d_strmIn_next_OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.738 r  d_strmIn_next_OBUF[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     6.187    d_strmIn_next_OBUF[0]_inst_i_3_n_1
                                                                      r  d_strmIn_next_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.311 r  d_strmIn_next_OBUF[0]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     7.111    d_strmIn_next_OBUF[0]
                                                                      r  d_strmIn_next_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.746 r  d_strmIn_next_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.746    d_strmIn_next[0]
                                                                      r  d_strmIn_next[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.first_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            d_strmIn_next[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 3.903ns (53.552%)  route 3.386ns (46.448%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.first_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.first_reg/Q
                         net (fo=37, unplaced)        0.741     3.675    acc_state_OBUF[1]
                                                                      f  d_strmIn_next_OBUF[3]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.970 f  d_strmIn_next_OBUF[3]_inst_i_6/O
                         net (fo=8, unplaced)         0.487     4.457    d_strmIn_next_OBUF[3]_inst_i_6_n_1
                                                                      f  d_strmIn_next_OBUF[2]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  d_strmIn_next_OBUF[2]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     5.030    d_strmIn_next_OBUF[2]_inst_i_5_n_1
                                                                      r  d_strmIn_next_OBUF[2]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.154 r  d_strmIn_next_OBUF[2]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     5.614    d_strmIn_next_OBUF[2]_inst_i_4_n_1
                                                                      r  d_strmIn_next_OBUF[2]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.738 r  d_strmIn_next_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.187    d_strmIn_next_OBUF[2]_inst_i_2_n_1
                                                                      r  d_strmIn_next_OBUF[2]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     6.311 r  d_strmIn_next_OBUF[2]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     7.111    d_strmIn_next_OBUF[2]
                                                                      r  d_strmIn_next_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.746 r  d_strmIn_next_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.746    d_strmIn_next[2]
                                                                      r  d_strmIn_next[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.strmIn_present_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            d_strmIn_next[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 3.805ns (55.375%)  route 3.067ns (44.625%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.strmIn_present_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.strmIn_present_reg[3]/Q
                         net (fo=67, unplaced)        0.896     3.830    d_strmIn_present_OBUF[3]
                                                                      r  genblk1.shadow_tap_empty_reg_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.151 r  genblk1.shadow_tap_empty_reg_i_10/O
                         net (fo=4, unplaced)         0.473     4.624    genblk1.shadow_tap_empty_reg_i_10_n_1
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.748 r  d_strmIn_next_OBUF[3]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     5.197    d_strmIn_next_OBUF[3]_inst_i_7_n_1
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  d_strmIn_next_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.770    d_strmIn_next_OBUF[3]_inst_i_2_n_1
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.894 r  d_strmIn_next_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.694    d_strmIn_next_OBUF[3]
                                                                      r  d_strmIn_next_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.329 r  d_strmIn_next_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.329    d_strmIn_next[3]
                                                                      r  d_strmIn_next[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.acc_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.683ns  (logic 3.531ns (62.139%)  route 2.152ns (37.861%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.acc_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.acc_valid_reg/Q
                         net (fo=66, unplaced)        0.830     3.764    genblk1.acc_valid
                                                                      f  sm_tvalid_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.059 r  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.581    sm_tvalid_OBUF
                                                                      r  sm_tdata_OBUF[0]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.705 r  sm_tdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.505    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.140 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.140    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.acc_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.683ns  (logic 3.531ns (62.139%)  route 2.152ns (37.861%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.acc_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.acc_valid_reg/Q
                         net (fo=66, unplaced)        0.830     3.764    genblk1.acc_valid
                                                                      f  sm_tvalid_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.059 r  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.581    sm_tvalid_OBUF
                                                                      r  sm_tdata_OBUF[10]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.705 r  sm_tdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.505    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.140 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.140    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.acc_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.683ns  (logic 3.531ns (62.139%)  route 2.152ns (37.861%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.acc_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.acc_valid_reg/Q
                         net (fo=66, unplaced)        0.830     3.764    genblk1.acc_valid
                                                                      f  sm_tvalid_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.059 r  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.581    sm_tvalid_OBUF
                                                                      r  sm_tdata_OBUF[12]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.705 r  sm_tdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.505    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.140 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.140    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.acc_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.683ns  (logic 3.531ns (62.139%)  route 2.152ns (37.861%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.acc_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.acc_valid_reg/Q
                         net (fo=66, unplaced)        0.830     3.764    genblk1.acc_valid
                                                                      f  sm_tvalid_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.059 r  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.581    sm_tvalid_OBUF
                                                                      r  sm_tdata_OBUF[14]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.705 r  sm_tdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.505    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.140 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.140    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.acc_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.683ns  (logic 3.531ns (62.139%)  route 2.152ns (37.861%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.acc_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.acc_valid_reg/Q
                         net (fo=66, unplaced)        0.830     3.764    genblk1.acc_valid
                                                                      f  sm_tvalid_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.059 r  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.581    sm_tvalid_OBUF
                                                                      r  sm_tdata_OBUF[16]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.705 r  sm_tdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.505    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.140 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.140    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.acc_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.683ns  (logic 3.531ns (62.139%)  route 2.152ns (37.861%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.acc_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.acc_valid_reg/Q
                         net (fo=66, unplaced)        0.830     3.764    genblk1.acc_valid
                                                                      f  sm_tvalid_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.059 r  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.581    sm_tvalid_OBUF
                                                                      r  sm_tdata_OBUF[18]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.705 r  sm_tdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.505    sm_tdata_OBUF[18]
                                                                      r  sm_tdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.140 r  sm_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.140    sm_tdata[18]
                                                                      r  sm_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.ap_start_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.tap_A_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.245ns (50.357%)  route 0.242ns (49.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.ap_start_reg/Q
                         net (fo=113, unplaced)       0.242     1.066    acc_state_OBUF[5]
                                                                      f  genblk1.tap_A_reg[6]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.164 r  genblk1.tap_A_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.164    genblk1.tap_A_reg[6]_i_1_n_1
                         LDCE                                         r  genblk1.tap_A_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ap_start_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.tap_Di_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.245ns (50.357%)  route 0.242ns (49.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.ap_start_reg/Q
                         net (fo=113, unplaced)       0.242     1.066    acc_state_OBUF[5]
                                                                      r  genblk1.tap_Di_reg[0]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.164 r  genblk1.tap_Di_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.164    genblk1.tap_Di_reg[0]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ap_start_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.tap_Di_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.245ns (50.357%)  route 0.242ns (49.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.ap_start_reg/Q
                         net (fo=113, unplaced)       0.242     1.066    acc_state_OBUF[5]
                                                                      r  genblk1.tap_Di_reg[10]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.164 r  genblk1.tap_Di_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.164    genblk1.tap_Di_reg[10]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ap_start_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.tap_Di_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.245ns (50.357%)  route 0.242ns (49.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.ap_start_reg/Q
                         net (fo=113, unplaced)       0.242     1.066    acc_state_OBUF[5]
                                                                      r  genblk1.tap_Di_reg[11]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.164 r  genblk1.tap_Di_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.164    genblk1.tap_Di_reg[11]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ap_start_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.tap_Di_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.245ns (50.357%)  route 0.242ns (49.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.ap_start_reg/Q
                         net (fo=113, unplaced)       0.242     1.066    acc_state_OBUF[5]
                                                                      r  genblk1.tap_Di_reg[12]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.164 r  genblk1.tap_Di_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.164    genblk1.tap_Di_reg[12]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ap_start_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.tap_Di_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.245ns (50.357%)  route 0.242ns (49.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.ap_start_reg/Q
                         net (fo=113, unplaced)       0.242     1.066    acc_state_OBUF[5]
                                                                      r  genblk1.tap_Di_reg[13]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.164 r  genblk1.tap_Di_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.164    genblk1.tap_Di_reg[13]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ap_start_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.tap_Di_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.245ns (50.357%)  route 0.242ns (49.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.ap_start_reg/Q
                         net (fo=113, unplaced)       0.242     1.066    acc_state_OBUF[5]
                                                                      r  genblk1.tap_Di_reg[14]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.164 r  genblk1.tap_Di_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.164    genblk1.tap_Di_reg[14]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ap_start_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.tap_Di_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.245ns (50.357%)  route 0.242ns (49.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.ap_start_reg/Q
                         net (fo=113, unplaced)       0.242     1.066    acc_state_OBUF[5]
                                                                      r  genblk1.tap_Di_reg[15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.164 r  genblk1.tap_Di_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.164    genblk1.tap_Di_reg[15]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ap_start_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.tap_Di_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.245ns (50.357%)  route 0.242ns (49.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.ap_start_reg/Q
                         net (fo=113, unplaced)       0.242     1.066    acc_state_OBUF[5]
                                                                      r  genblk1.tap_Di_reg[16]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.164 r  genblk1.tap_Di_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.164    genblk1.tap_Di_reg[16]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ap_start_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.tap_Di_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.245ns (50.357%)  route 0.242ns (49.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.ap_start_reg/Q
                         net (fo=113, unplaced)       0.242     1.066    acc_state_OBUF[5]
                                                                      r  genblk1.tap_Di_reg[17]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.164 r  genblk1.tap_Di_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.164    genblk1.tap_Di_reg[17]_i_1_n_1
                         LDCE                                         r  genblk1.tap_Di_reg[17]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           192 Endpoints
Min Delay           192 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            genblk1.strmIn_present_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.264ns  (logic 1.592ns (37.325%)  route 3.024ns (70.906%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=20, unplaced)        0.800     1.771    acc_state_OBUF[4]
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_8/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.895 f  d_strmIn_next_OBUF[3]_inst_i_8/O
                         net (fo=19, unplaced)        0.508     2.403    d_strmIn_next_OBUF[3]_inst_i_8_n_1
                                                                      f  d_strmIn_next_OBUF[0]_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.527 r  d_strmIn_next_OBUF[0]_inst_i_7/O
                         net (fo=3, unplaced)         0.467     2.994    d_strmIn_next_OBUF[0]_inst_i_7_n_1
                                                                      r  d_strmIn_next_OBUF[1]_inst_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.118 r  d_strmIn_next_OBUF[1]_inst_i_8/O
                         net (fo=1, unplaced)         0.449     3.567    d_strmIn_next_OBUF[1]_inst_i_8_n_1
                                                                      r  d_strmIn_next_OBUF[1]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.691 r  d_strmIn_next_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.140    d_strmIn_next_OBUF[1]_inst_i_3_n_1
                                                                      r  d_strmIn_next_OBUF[1]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.264 r  d_strmIn_next_OBUF[1]_inst_i_1/O
                         net (fo=3, unplaced)         0.351     4.615    d_strmIn_next_OBUF[1]
                         FDCE                                         r  genblk1.strmIn_present_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.strmIn_present_reg[1]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            genblk1.strmIn_present_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.236ns  (logic 1.592ns (37.572%)  route 2.996ns (70.714%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=20, unplaced)        0.800     1.771    acc_state_OBUF[4]
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 f  d_strmIn_next_OBUF[3]_inst_i_6/O
                         net (fo=8, unplaced)         0.487     2.382    d_strmIn_next_OBUF[3]_inst_i_6_n_1
                                                                      f  d_strmIn_next_OBUF[2]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.506 r  d_strmIn_next_OBUF[2]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.955    d_strmIn_next_OBUF[2]_inst_i_5_n_1
                                                                      r  d_strmIn_next_OBUF[2]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.079 r  d_strmIn_next_OBUF[2]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     3.539    d_strmIn_next_OBUF[2]_inst_i_4_n_1
                                                                      r  d_strmIn_next_OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.663 r  d_strmIn_next_OBUF[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.112    d_strmIn_next_OBUF[0]_inst_i_3_n_1
                                                                      r  d_strmIn_next_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.236 r  d_strmIn_next_OBUF[0]_inst_i_1/O
                         net (fo=3, unplaced)         0.351     4.587    d_strmIn_next_OBUF[0]
                         FDCE                                         r  genblk1.strmIn_present_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.strmIn_present_reg[0]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            genblk1.strmIn_present_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.236ns  (logic 1.592ns (37.572%)  route 2.996ns (70.714%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=20, unplaced)        0.800     1.771    acc_state_OBUF[4]
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 f  d_strmIn_next_OBUF[3]_inst_i_6/O
                         net (fo=8, unplaced)         0.487     2.382    d_strmIn_next_OBUF[3]_inst_i_6_n_1
                                                                      f  d_strmIn_next_OBUF[2]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.506 r  d_strmIn_next_OBUF[2]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.955    d_strmIn_next_OBUF[2]_inst_i_5_n_1
                                                                      r  d_strmIn_next_OBUF[2]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.079 r  d_strmIn_next_OBUF[2]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     3.539    d_strmIn_next_OBUF[2]_inst_i_4_n_1
                                                                      r  d_strmIn_next_OBUF[2]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.663 r  d_strmIn_next_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.112    d_strmIn_next_OBUF[2]_inst_i_2_n_1
                                                                      r  d_strmIn_next_OBUF[2]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.236 r  d_strmIn_next_OBUF[2]_inst_i_1/O
                         net (fo=3, unplaced)         0.351     4.587    d_strmIn_next_OBUF[2]
                         FDCE                                         r  genblk1.strmIn_present_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.strmIn_present_reg[2]/C

Slack:                    inf
  Source:                 wdata[25]
                            (input port)
  Destination:            genblk1.ap_start_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.703ns  (logic 1.344ns (36.282%)  route 2.360ns (63.718%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wdata[25] (IN)
                         net (fo=0)                   0.000     0.000    wdata[25]
                                                                      f  wdata_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wdata_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wdata_IBUF[25]
                                                                      f  genblk1.ap_start_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  genblk1.ap_start_i_3/O
                         net (fo=1, unplaced)         1.111     3.006    genblk1.ap_start_i_3_n_1
                                                                      r  genblk1.ap_start_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.130 r  genblk1.ap_start_i_2/O
                         net (fo=1, unplaced)         0.449     3.579    genblk1.ap_start0
                                                                      r  genblk1.ap_start_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.703 r  genblk1.ap_start_i_1/O
                         net (fo=1, unplaced)         0.000     3.703    genblk1.ap_start_i_1_n_1
                         FDCE                                         r  genblk1.ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            genblk1.strmIn_present_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.664ns  (logic 1.494ns (40.762%)  route 2.522ns (68.817%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=20, unplaced)        0.800     1.771    acc_state_OBUF[4]
                                                                      r  genblk1.shadow_tap_empty_reg_i_10/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  genblk1.shadow_tap_empty_reg_i_10/O
                         net (fo=4, unplaced)         0.473     2.394    genblk1.shadow_tap_empty_reg_i_10_n_1
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.518 r  d_strmIn_next_OBUF[3]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     2.967    d_strmIn_next_OBUF[3]_inst_i_7_n_1
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.091 r  d_strmIn_next_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.540    d_strmIn_next_OBUF[3]_inst_i_2_n_1
                                                                      r  d_strmIn_next_OBUF[3]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.664 r  d_strmIn_next_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.351     4.015    d_strmIn_next_OBUF[3]
                         FDCE                                         r  genblk1.strmIn_present_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.strmIn_present_reg[3]/C

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            genblk1.w_present_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.059ns  (logic 1.344ns (43.920%)  route 1.716ns (56.080%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      f  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      f  d_w_next_OBUF[1]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  d_w_next_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    d_w_next_OBUF[1]_inst_i_4_n_1
                                                                      f  d_w_next_OBUF[1]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  d_w_next_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.935    d_w_next_OBUF[1]_inst_i_2_n_1
                                                                      f  d_w_next_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.059 r  d_w_next_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     3.059    d_w_next_OBUF[0]
                         FDCE                                         r  genblk1.w_present_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.w_present_reg[0]/C

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            genblk1.w_present_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.059ns  (logic 1.344ns (43.920%)  route 1.716ns (56.080%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      r  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      r  d_w_next_OBUF[1]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  d_w_next_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    d_w_next_OBUF[1]_inst_i_4_n_1
                                                                      r  d_w_next_OBUF[1]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 r  d_w_next_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.935    d_w_next_OBUF[1]_inst_i_2_n_1
                                                                      r  d_w_next_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  d_w_next_OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     3.059    d_w_next_OBUF[1]
                         FDCE                                         r  genblk1.w_present_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.w_present_reg[1]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.acc_start_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.774ns  (logic 1.096ns (39.492%)  route 1.679ns (60.508%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  genblk1.w_present[2]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1.w_present[2]_i_1/O
                         net (fo=114, unplaced)       0.879     2.774    genblk1.w_present[2]_i_1_n_1
                         FDCE                                         f  genblk1.acc_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.acc_start_reg/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.acc_valid_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.774ns  (logic 1.096ns (39.492%)  route 1.679ns (60.508%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  genblk1.w_present[2]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1.w_present[2]_i_1/O
                         net (fo=114, unplaced)       0.879     2.774    genblk1.w_present[2]_i_1_n_1
                         FDCE                                         f  genblk1.acc_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.acc_valid_reg/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.ap_start_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.774ns  (logic 1.096ns (39.492%)  route 1.679ns (60.508%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  genblk1.w_present[2]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1.w_present[2]_i_1/O
                         net (fo=114, unplaced)       0.879     2.774    genblk1.w_present[2]_i_1_n_1
                         FDCE                                         f  genblk1.ap_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ap_start_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.shadow_data_empty_reg/G
                            (positive level-sensitive latch)
  Destination:            genblk1.data_empty_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.shadow_data_empty_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.shadow_data_empty_reg/Q
                         net (fo=1, unplaced)         0.140     0.318    genblk1.shadow_data_empty
                         FDCE                                         r  genblk1.data_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_empty_reg/C

Slack:                    inf
  Source:                 genblk1.shadow_first_reg/G
                            (positive level-sensitive latch)
  Destination:            genblk1.first_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.shadow_first_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.shadow_first_reg/Q
                         net (fo=1, unplaced)         0.140     0.318    genblk1.shadow_first
                         FDCE                                         r  genblk1.first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.first_reg/C

Slack:                    inf
  Source:                 genblk1.shadow_tap_empty_reg/G
                            (positive level-sensitive latch)
  Destination:            genblk1.tap_empty_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.shadow_tap_empty_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.shadow_tap_empty_reg/Q
                         net (fo=1, unplaced)         0.140     0.318    genblk1.shadow_tap_empty
                         FDCE                                         r  genblk1.tap_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_empty_reg/C

Slack:                    inf
  Source:                 genblk1.strmIn_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.strmIn_present_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.178ns (54.609%)  route 0.148ns (45.391%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.strmIn_next_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.strmIn_next_reg[0]/Q
                         net (fo=3, unplaced)         0.148     0.326    d_strmIn_next_OBUF[0]
                         FDCE                                         r  genblk1.strmIn_present_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.strmIn_present_reg[0]/C

Slack:                    inf
  Source:                 genblk1.strmIn_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.strmIn_present_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.178ns (54.609%)  route 0.148ns (45.391%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.strmIn_next_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.strmIn_next_reg[1]/Q
                         net (fo=3, unplaced)         0.148     0.326    d_strmIn_next_OBUF[1]
                         FDCE                                         r  genblk1.strmIn_present_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.strmIn_present_reg[1]/C

Slack:                    inf
  Source:                 genblk1.strmIn_next_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.strmIn_present_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.178ns (54.609%)  route 0.148ns (45.391%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.strmIn_next_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.strmIn_next_reg[2]/Q
                         net (fo=3, unplaced)         0.148     0.326    d_strmIn_next_OBUF[2]
                         FDCE                                         r  genblk1.strmIn_present_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.strmIn_present_reg[2]/C

Slack:                    inf
  Source:                 genblk1.strmIn_next_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.strmIn_present_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.178ns (54.609%)  route 0.148ns (45.391%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.strmIn_next_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.strmIn_next_reg[3]/Q
                         net (fo=3, unplaced)         0.148     0.326    d_strmIn_next_OBUF[3]
                         FDCE                                         r  genblk1.strmIn_present_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.strmIn_present_reg[3]/C

Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            genblk1.fir_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[0]
                         FDCE                                         r  genblk1.fir_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[0]/C

Slack:                    inf
  Source:                 data_Do[10]
                            (input port)
  Destination:            genblk1.fir_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[10]
                                                                      r  data_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[10]
                         FDCE                                         r  genblk1.fir_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[10]/C

Slack:                    inf
  Source:                 data_Do[11]
                            (input port)
  Destination:            genblk1.fir_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[11]
                                                                      r  data_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[11]
                         FDCE                                         r  genblk1.fir_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_data_reg[11]/C





