Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Aug  8 14:31:59 2024
| Host         : BELSPC0013 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_timing_summary_routed.rpt -pb basys3_timing_summary_routed.pb -rpx basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-8   Critical Warning  No common period between related clocks                    4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
TIMING-15  Warning           Large hold violation                                       1           
TIMING-16  Warning           Large setup violation                                      190         
TIMING-18  Warning           Missing input or output delay                              4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.683    -1269.308                    191                  438       -2.410       -2.410                      1                  438        3.000        0.000                       0                   196  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)                 Period(ns)      Frequency(MHz)
-----                            ------------                 ----------      --------------
clk_100                          {0.000 5.000}                10.000          100.000         
  clk_1k                         {0.000 500000.024}           1000000.047     0.001           
mmcm_100_to_25_175/inst/clk_100  {0.000 5.000}                10.000          100.000         
  clk_25_175_mmcm_100_to_25_175  {0.000 19.863}               39.725          25.173          
  clkfbout_mmcm_100_to_25_175    {0.000 20.000}               40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
clk_100                                 6.494         0.000                      0                   45         0.185         0.000                      0                   45         4.500         0.000                       0                    31  
  clk_1k                           999998.625         0.000                      0                    2         0.260         0.000                      0                    2    499999.438         0.000                       0                     2  
mmcm_100_to_25_175/inst/clk_100                                                                                                                                                         3.000         0.000                       0                     1  
  clk_25_175_mmcm_100_to_25_175        21.833         0.000                      0                  377         0.186         0.000                      0                  377        19.363         0.000                       0                   159  
  clkfbout_mmcm_100_to_25_175                                                                                                                                                          37.845         0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                            WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                            -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
clk_1k                         clk_100                               7.625         0.000                      0                    1         0.466         0.000                      0                    1  
clk_25_175_mmcm_100_to_25_175  clk_100                              -4.858        -5.484                      2                    2        -2.410        -2.410                      1                    2  
clk_100                        clk_1k                           990007.750         0.000                      0                    2         0.237         0.000                      0                    2  
clk_100                        clk_25_175_mmcm_100_to_25_175        -8.683     -1263.824                    189                  189         0.475         0.000                      0                  189  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_1k                                                        
(none)                         clk_25_175_mmcm_100_to_25_175                                 
(none)                         clkfbout_mmcm_100_to_25_175                                   
(none)                                                        clk_100                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        6.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.766ns (26.223%)  route 2.155ns (73.777%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y5          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  clk_100M_to_clk_1k/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.856     6.464    clk_100M_to_clk_1k/counter_q[9]
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.588 r  clk_100M_to_clk_1k/counter_q[17]_i_3/O
                         net (fo=1, routed)           0.650     7.239    clk_100M_to_clk_1k/counter_q[17]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.363 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.649     8.011    clk_100M_to_clk_1k/p_0_in
    SLICE_X14Y7          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.449    14.790    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y7          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[17]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X14Y7          FDRE (Setup_fdre_C_R)       -0.524    14.505    clk_100M_to_clk_1k/counter_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.766ns (26.221%)  route 2.155ns (73.779%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y5          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  clk_100M_to_clk_1k/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.856     6.464    clk_100M_to_clk_1k/counter_q[9]
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.588 r  clk_100M_to_clk_1k/counter_q[17]_i_3/O
                         net (fo=1, routed)           0.650     7.239    clk_100M_to_clk_1k/counter_q[17]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.363 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.649     8.012    clk_100M_to_clk_1k/p_0_in
    SLICE_X14Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450    14.791    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[5]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y4          FDRE (Setup_fdre_C_R)       -0.524    14.506    clk_100M_to_clk_1k/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.766ns (26.221%)  route 2.155ns (73.779%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y5          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  clk_100M_to_clk_1k/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.856     6.464    clk_100M_to_clk_1k/counter_q[9]
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.588 r  clk_100M_to_clk_1k/counter_q[17]_i_3/O
                         net (fo=1, routed)           0.650     7.239    clk_100M_to_clk_1k/counter_q[17]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.363 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.649     8.012    clk_100M_to_clk_1k/p_0_in
    SLICE_X14Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450    14.791    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[6]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y4          FDRE (Setup_fdre_C_R)       -0.524    14.506    clk_100M_to_clk_1k/counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.766ns (26.221%)  route 2.155ns (73.779%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y5          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  clk_100M_to_clk_1k/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.856     6.464    clk_100M_to_clk_1k/counter_q[9]
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.588 r  clk_100M_to_clk_1k/counter_q[17]_i_3/O
                         net (fo=1, routed)           0.650     7.239    clk_100M_to_clk_1k/counter_q[17]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.363 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.649     8.012    clk_100M_to_clk_1k/p_0_in
    SLICE_X14Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450    14.791    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[7]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y4          FDRE (Setup_fdre_C_R)       -0.524    14.506    clk_100M_to_clk_1k/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.766ns (26.221%)  route 2.155ns (73.779%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y5          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  clk_100M_to_clk_1k/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.856     6.464    clk_100M_to_clk_1k/counter_q[9]
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.588 r  clk_100M_to_clk_1k/counter_q[17]_i_3/O
                         net (fo=1, routed)           0.650     7.239    clk_100M_to_clk_1k/counter_q[17]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.363 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.649     8.012    clk_100M_to_clk_1k/p_0_in
    SLICE_X14Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450    14.791    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[8]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y4          FDRE (Setup_fdre_C_R)       -0.524    14.506    clk_100M_to_clk_1k/counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.766ns (26.221%)  route 2.155ns (73.779%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y5          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  clk_100M_to_clk_1k/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.856     6.464    clk_100M_to_clk_1k/counter_q[9]
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.588 r  clk_100M_to_clk_1k/counter_q[17]_i_3/O
                         net (fo=1, routed)           0.650     7.239    clk_100M_to_clk_1k/counter_q[17]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.363 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.649     8.012    clk_100M_to_clk_1k/p_0_in
    SLICE_X15Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450    14.791    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[0]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429    14.601    clk_100M_to_clk_1k/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.766ns (27.527%)  route 2.017ns (72.473%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y5          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  clk_100M_to_clk_1k/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.856     6.464    clk_100M_to_clk_1k/counter_q[9]
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.588 r  clk_100M_to_clk_1k/counter_q[17]_i_3/O
                         net (fo=1, routed)           0.650     7.239    clk_100M_to_clk_1k/counter_q[17]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.363 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.510     7.873    clk_100M_to_clk_1k/p_0_in
    SLICE_X14Y6          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450    14.791    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y6          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[13]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y6          FDRE (Setup_fdre_C_R)       -0.524    14.506    clk_100M_to_clk_1k/counter_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.766ns (27.527%)  route 2.017ns (72.473%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y5          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  clk_100M_to_clk_1k/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.856     6.464    clk_100M_to_clk_1k/counter_q[9]
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.588 r  clk_100M_to_clk_1k/counter_q[17]_i_3/O
                         net (fo=1, routed)           0.650     7.239    clk_100M_to_clk_1k/counter_q[17]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.363 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.510     7.873    clk_100M_to_clk_1k/p_0_in
    SLICE_X14Y6          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450    14.791    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y6          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[14]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y6          FDRE (Setup_fdre_C_R)       -0.524    14.506    clk_100M_to_clk_1k/counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.766ns (27.527%)  route 2.017ns (72.473%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y5          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  clk_100M_to_clk_1k/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.856     6.464    clk_100M_to_clk_1k/counter_q[9]
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.588 r  clk_100M_to_clk_1k/counter_q[17]_i_3/O
                         net (fo=1, routed)           0.650     7.239    clk_100M_to_clk_1k/counter_q[17]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.363 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.510     7.873    clk_100M_to_clk_1k/p_0_in
    SLICE_X14Y6          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450    14.791    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y6          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[15]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y6          FDRE (Setup_fdre_C_R)       -0.524    14.506    clk_100M_to_clk_1k/counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.766ns (27.527%)  route 2.017ns (72.473%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y5          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  clk_100M_to_clk_1k/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.856     6.464    clk_100M_to_clk_1k/counter_q[9]
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.588 r  clk_100M_to_clk_1k/counter_q[17]_i_3/O
                         net (fo=1, routed)           0.650     7.239    clk_100M_to_clk_1k/counter_q[17]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.363 r  clk_100M_to_clk_1k/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.510     7.873    clk_100M_to_clk_1k/p_0_in
    SLICE_X14Y6          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450    14.791    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y6          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[16]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y6          FDRE (Setup_fdre_C_R)       -0.524    14.506    clk_100M_to_clk_1k/counter_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 synchronizer_7seg/clk_target_q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchronizer_7seg/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    synchronizer_7seg/clk_sample_i
    SLICE_X12Y10         FDRE                                         r  synchronizer_7seg/clk_target_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  synchronizer_7seg/clk_target_q2_reg/Q
                         net (fo=1, routed)           0.059     1.654    synchronizer_7seg/clk_target_q2
    SLICE_X12Y10         LUT4 (Prop_lut4_I0_O)        0.098     1.752 r  synchronizer_7seg/sync_data_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.752    synchronizer_7seg/sync_data_q[0]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     1.961    synchronizer_7seg/clk_sample_i
    SLICE_X12Y10         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.120     1.567    synchronizer_7seg/sync_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 synchronizer_25_175/clk_target_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchronizer_25_175/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.315%)  route 0.150ns (44.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.554     1.437    synchronizer_25_175/clk_sample_i
    SLICE_X13Y26         FDRE                                         r  synchronizer_25_175/clk_target_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  synchronizer_25_175/clk_target_q1_reg/Q
                         net (fo=2, routed)           0.150     1.728    synchronizer_25_175/clk_target_q1
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.773 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.820     1.947    synchronizer_25_175/clk_sample_i
    SLICE_X13Y24         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X13Y24         FDRE (Hold_fdre_C_D)         0.092     1.561    synchronizer_25_175/sync_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 game_synchronizer/clk_target_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_synchronizer/clk_target_q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.296%)  route 0.185ns (56.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.554     1.437    game_synchronizer/clk_sample_i
    SLICE_X13Y26         FDRE                                         r  game_synchronizer/clk_target_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  game_synchronizer/clk_target_q1_reg/Q
                         net (fo=4, routed)           0.185     1.763    game_synchronizer/clk_target_q1
    SLICE_X13Y26         FDRE                                         r  game_synchronizer/clk_target_q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.821     1.948    game_synchronizer/clk_sample_i
    SLICE_X13Y26         FDRE                                         r  game_synchronizer/clk_target_q2_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.061     1.498    game_synchronizer/clk_target_q2_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/clk_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.068%)  route 0.164ns (43.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.448    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y7          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  clk_100M_to_clk_1k/counter_q_reg[17]/Q
                         net (fo=3, routed)           0.164     1.776    clk_100M_to_clk_1k/counter_q[17]
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  clk_100M_to_clk_1k/clk_q_i_1/O
                         net (fo=1, routed)           0.000     1.821    clk_100M_to_clk_1k/clk_d
    SLICE_X15Y5          FDRE                                         r  clk_100M_to_clk_1k/clk_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.836     1.963    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE                                         r  clk_100M_to_clk_1k/clk_q_reg/C
                         clock pessimism             -0.498     1.465    
    SLICE_X15Y5          FDRE (Hold_fdre_C_D)         0.091     1.556    clk_100M_to_clk_1k/clk_q_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y5          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  clk_100M_to_clk_1k/counter_q_reg[11]/Q
                         net (fo=2, routed)           0.127     1.740    clk_100M_to_clk_1k/counter_q[11]
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.850 r  clk_100M_to_clk_1k/counter_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    clk_100M_to_clk_1k/p_1_in[11]
    SLICE_X14Y5          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.836     1.963    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y5          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[11]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X14Y5          FDRE (Hold_fdre_C_D)         0.134     1.583    clk_100M_to_clk_1k/counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y6          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  clk_100M_to_clk_1k/counter_q_reg[15]/Q
                         net (fo=3, routed)           0.127     1.740    clk_100M_to_clk_1k/counter_q[15]
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.850 r  clk_100M_to_clk_1k/counter_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    clk_100M_to_clk_1k/p_1_in[15]
    SLICE_X14Y6          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.836     1.963    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y6          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[15]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.134     1.583    clk_100M_to_clk_1k/counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 synchronizer_7seg/clk_target_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchronizer_7seg/clk_target_q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.512%)  route 0.181ns (52.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.448    synchronizer_7seg/clk_sample_i
    SLICE_X12Y7          FDRE                                         r  synchronizer_7seg/clk_target_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  synchronizer_7seg/clk_target_q1_reg/Q
                         net (fo=2, routed)           0.181     1.793    synchronizer_7seg/clk_target_q1
    SLICE_X12Y10         FDRE                                         r  synchronizer_7seg/clk_target_q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     1.961    synchronizer_7seg/clk_sample_i
    SLICE_X12Y10         FDRE                                         r  synchronizer_7seg/clk_target_q2_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.060     1.523    synchronizer_7seg/clk_target_q2_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 f  clk_100M_to_clk_1k/counter_q_reg[0]/Q
                         net (fo=4, routed)           0.179     1.769    clk_100M_to_clk_1k/counter_q[0]
    SLICE_X15Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.814 r  clk_100M_to_clk_1k/counter_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    clk_100M_to_clk_1k/p_1_in[0]
    SLICE_X15Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.836     1.963    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[0]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X15Y4          FDRE (Hold_fdre_C_D)         0.091     1.540    clk_100M_to_clk_1k/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  clk_100M_to_clk_1k/counter_q_reg[7]/Q
                         net (fo=3, routed)           0.138     1.751    clk_100M_to_clk_1k/counter_q[7]
    SLICE_X14Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  clk_100M_to_clk_1k/counter_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    clk_100M_to_clk_1k/p_1_in[7]
    SLICE_X14Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.836     1.963    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[7]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.134     1.583    clk_100M_to_clk_1k/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.299ns (69.372%)  route 0.132ns (30.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y4          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_100M_to_clk_1k/counter_q_reg[0]/Q
                         net (fo=4, routed)           0.132     1.722    clk_100M_to_clk_1k/counter_q[0]
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.880 r  clk_100M_to_clk_1k/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    clk_100M_to_clk_1k/p_1_in[1]
    SLICE_X14Y3          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.836     1.963    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X14Y3          FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[1]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y3          FDRE (Hold_fdre_C_D)         0.134     1.599    clk_100M_to_clk_1k/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y5    clk_100M_to_clk_1k/clk_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y4    clk_100M_to_clk_1k/counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y6    clk_100M_to_clk_1k/counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y6    clk_100M_to_clk_1k/counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y6    clk_100M_to_clk_1k/counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y6    clk_100M_to_clk_1k/counter_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y5    clk_100M_to_clk_1k/clk_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y5    clk_100M_to_clk_1k/clk_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y4    clk_100M_to_clk_1k/counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y4    clk_100M_to_clk_1k/counter_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y5    clk_100M_to_clk_1k/clk_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y5    clk_100M_to_clk_1k/clk_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y4    clk_100M_to_clk_1k/counter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y4    clk_100M_to_clk_1k/counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    clk_100M_to_clk_1k/counter_q_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_1k
  To Clock:  clk_1k

Setup :            0  Failing Endpoints,  Worst Slack   999998.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack   499999.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999998.625ns  (required time - arrival time)
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            basys3_7seg_driver/state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (clk_1k rise@1000000.062ns - clk_1k rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.642ns (43.375%)  route 0.838ns (56.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 1000006.000 - 1000000.062 ) 
    Source Clock Delay      (SCD):    6.470ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.924     6.470    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     6.988 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=9, routed)           0.838     7.826    basys3_7seg_driver/state_q[1]
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.950 r  basys3_7seg_driver/state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.950    basys3_7seg_driver/state_q[1]_i_1_n_0
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk_100 (IN)
                         net (fo=0)                   0.000 1000000.062    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450 1000004.812    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.367 1000005.188 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.792 1000006.000    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
                         clock pessimism              0.520 1000006.500    
                         clock uncertainty           -0.035 1000006.438    
    SLICE_X14Y14         FDRE (Setup_fdre_C_D)        0.081 1000006.500    basys3_7seg_driver/state_q_reg[1]
  -------------------------------------------------------------------
                         required time                      1000006.562    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                              999998.625    

Slack (MET) :             999998.875ns  (required time - arrival time)
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            basys3_7seg_driver/state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (clk_1k rise@1000000.062ns - clk_1k rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.666ns (55.026%)  route 0.544ns (44.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 1000006.000 - 1000000.062 ) 
    Source Clock Delay      (SCD):    6.470ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.924     6.470    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     6.988 f  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.544     7.532    basys3_7seg_driver/state_q[0]
    SLICE_X14Y14         LUT2 (Prop_lut2_I0_O)        0.148     7.680 r  basys3_7seg_driver/state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     7.680    basys3_7seg_driver/state_q[0]_i_1_n_0
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk_100 (IN)
                         net (fo=0)                   0.000 1000000.062    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450 1000004.812    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.367 1000005.188 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.792 1000006.000    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
                         clock pessimism              0.520 1000006.500    
                         clock uncertainty           -0.035 1000006.438    
    SLICE_X14Y14         FDRE (Setup_fdre_C_D)        0.092 1000006.500    basys3_7seg_driver/state_q_reg[0]
  -------------------------------------------------------------------
                         required time                      1000006.562    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                              999998.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            basys3_7seg_driver/state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.403     1.993    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     2.157 f  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.186     2.343    basys3_7seg_driver/state_q[0]
    SLICE_X14Y14         LUT2 (Prop_lut2_I0_O)        0.043     2.386 r  basys3_7seg_driver/state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.386    basys3_7seg_driver/state_q[0]_i_1_n_0
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.836     1.963    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.175     2.138 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.465     2.603    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
                         clock pessimism             -0.610     1.993    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.133     2.126    basys3_7seg_driver/state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            basys3_7seg_driver/state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.403     1.993    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     2.157 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.186     2.343    basys3_7seg_driver/state_q[0]
    SLICE_X14Y14         LUT3 (Prop_lut3_I1_O)        0.045     2.388 r  basys3_7seg_driver/state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.388    basys3_7seg_driver/state_q[1]_i_1_n_0
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.836     1.963    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.175     2.138 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.465     2.603    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
                         clock pessimism             -0.610     1.993    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.121     2.114    basys3_7seg_driver/state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1k
Waveform(ns):       { 0.000 500000.031 }
Period(ns):         1000000.062
Sources:            { clk_100M_to_clk_1k/clk_1k_o }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)   Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         1000000.047  999999.000  SLICE_X14Y14  basys3_7seg_driver/state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000.047  999999.000  SLICE_X14Y14  basys3_7seg_driver/state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.966   499999.442  SLICE_X14Y14  basys3_7seg_driver/state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.966   499999.442  SLICE_X14Y14  basys3_7seg_driver/state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000.024   499999.500  SLICE_X14Y14  basys3_7seg_driver/state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000.024   499999.500  SLICE_X14Y14  basys3_7seg_driver/state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000.024   499999.500  SLICE_X14Y14  basys3_7seg_driver/state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000.024   499999.500  SLICE_X14Y14  basys3_7seg_driver/state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000.024   499999.500  SLICE_X14Y14  basys3_7seg_driver/state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000.024   499999.500  SLICE_X14Y14  basys3_7seg_driver/state_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_100_to_25_175/inst/clk_100
  To Clock:  mmcm_100_to_25_175/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_100_to_25_175/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_100_to_25_175/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_175_mmcm_100_to_25_175
  To Clock:  clk_25_175_mmcm_100_to_25_175

Setup :            0  Failing Endpoints,  Worst Slack       21.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.833ns  (required time - arrival time)
  Source:                 dinorun/vga_timer/v_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_red_o_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        17.631ns  (logic 4.028ns (22.846%)  route 13.603ns (77.154%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.158 - 39.725 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549     1.549    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 f  dinorun/vga_timer/v_q_reg[5]/Q
                         net (fo=38, routed)          2.876     4.943    dinorun/title/_23_/A[5]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.124     5.067 r  dinorun/title/_23_/Y[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.067    dinorun/title/_23_/Y[4]_INST_0_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.707 r  dinorun/title/_23_/Y[4]_INST_0/O[3]
                         net (fo=5, routed)           1.019     6.726    dinorun/title/_11_/A[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.306     7.032 r  dinorun/title/_11_/Y[2]_INST_0_i_7/O
                         net (fo=2, routed)           0.806     7.838    dinorun/title/_11_/Y[2]_INST_0_i_7_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124     7.962 r  dinorun/title/_11_/Y[2]_INST_0_i_5/O
                         net (fo=6, routed)           1.154     9.116    dinorun/title/_11_/Y[2]_INST_0_i_5_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.146     9.262 r  dinorun/title/_11_/Y[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.620     9.883    dinorun/title/_11_/Y[2]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    10.211 r  dinorun/title/_11_/Y[2]_INST_0/O
                         net (fo=12, routed)          0.710    10.921    dinorun/title/_11_/Y[2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.150    11.071 r  dinorun/title/_11_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.028    12.099    dinorun/title/_11_/Y[0]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    12.427 r  dinorun/title/_11_/Y[0]_INST_0/O
                         net (fo=6, routed)           1.249    13.677    dinorun/title/_11__n_31
    SLICE_X3Y23          LUT3 (Prop_lut3_I2_O)        0.154    13.831 r  dinorun/title/_20__i_8/O
                         net (fo=2, routed)           0.825    14.655    dinorun/title/_20_/A[0]
    SLICE_X2Y22          LUT5 (Prop_lut5_I0_O)        0.327    14.982 r  dinorun/title/_20_/Y[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.982    dinorun/title/_20_/Y[0]_INST_0_i_7_n_0
    SLICE_X2Y22          MUXF7 (Prop_muxf7_I1_O)      0.214    15.196 r  dinorun/title/_20_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.685    15.882    dinorun/title/_20_/Y[0]_INST_0_i_2_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.297    16.179 r  dinorun/title/_20_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.306    16.485    dinorun/title/_19_/B[0]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    16.609 r  dinorun/title/_19_/Y[0]_INST_0/O
                         net (fo=1, routed)           1.234    17.843    dinorun/title_pixel
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.124    17.967 r  dinorun/vga_red_o[3]_i_3/O
                         net (fo=1, routed)           0.412    18.380    dinorun/vga_red_o[3]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.504 r  dinorun/vga_red_o[3]_i_2/O
                         net (fo=12, routed)          0.677    19.181    dinorun/vga_red_d[3]
    SLICE_X13Y25         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.433    41.158    dinorun/clk_25_175_i
    SLICE_X13Y25         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_8/C
                         clock pessimism              0.080    41.238    
                         clock uncertainty           -0.164    41.075    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)       -0.061    41.014    dinorun/vga_red_o_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         41.014    
                         arrival time                         -19.181    
  -------------------------------------------------------------------
                         slack                                 21.833    

Slack (MET) :             21.905ns  (required time - arrival time)
  Source:                 dinorun/vga_timer/v_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_red_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        17.558ns  (logic 4.028ns (22.941%)  route 13.530ns (77.059%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.163 - 39.725 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549     1.549    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 f  dinorun/vga_timer/v_q_reg[5]/Q
                         net (fo=38, routed)          2.876     4.943    dinorun/title/_23_/A[5]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.124     5.067 r  dinorun/title/_23_/Y[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.067    dinorun/title/_23_/Y[4]_INST_0_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.707 r  dinorun/title/_23_/Y[4]_INST_0/O[3]
                         net (fo=5, routed)           1.019     6.726    dinorun/title/_11_/A[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.306     7.032 r  dinorun/title/_11_/Y[2]_INST_0_i_7/O
                         net (fo=2, routed)           0.806     7.838    dinorun/title/_11_/Y[2]_INST_0_i_7_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124     7.962 r  dinorun/title/_11_/Y[2]_INST_0_i_5/O
                         net (fo=6, routed)           1.154     9.116    dinorun/title/_11_/Y[2]_INST_0_i_5_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.146     9.262 r  dinorun/title/_11_/Y[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.620     9.883    dinorun/title/_11_/Y[2]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    10.211 r  dinorun/title/_11_/Y[2]_INST_0/O
                         net (fo=12, routed)          0.710    10.921    dinorun/title/_11_/Y[2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.150    11.071 r  dinorun/title/_11_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.028    12.099    dinorun/title/_11_/Y[0]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    12.427 r  dinorun/title/_11_/Y[0]_INST_0/O
                         net (fo=6, routed)           1.249    13.677    dinorun/title/_11__n_31
    SLICE_X3Y23          LUT3 (Prop_lut3_I2_O)        0.154    13.831 r  dinorun/title/_20__i_8/O
                         net (fo=2, routed)           0.825    14.655    dinorun/title/_20_/A[0]
    SLICE_X2Y22          LUT5 (Prop_lut5_I0_O)        0.327    14.982 r  dinorun/title/_20_/Y[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.982    dinorun/title/_20_/Y[0]_INST_0_i_7_n_0
    SLICE_X2Y22          MUXF7 (Prop_muxf7_I1_O)      0.214    15.196 r  dinorun/title/_20_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.685    15.882    dinorun/title/_20_/Y[0]_INST_0_i_2_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.297    16.179 r  dinorun/title/_20_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.306    16.485    dinorun/title/_19_/B[0]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    16.609 r  dinorun/title/_19_/Y[0]_INST_0/O
                         net (fo=1, routed)           1.234    17.843    dinorun/title_pixel
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.124    17.967 r  dinorun/vga_red_o[3]_i_3/O
                         net (fo=1, routed)           0.412    18.380    dinorun/vga_red_o[3]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.504 r  dinorun/vga_red_o[3]_i_2/O
                         net (fo=12, routed)          0.604    19.108    dinorun/vga_red_d[3]
    SLICE_X13Y28         FDRE                                         r  dinorun/vga_red_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.438    41.163    dinorun/clk_25_175_i
    SLICE_X13Y28         FDRE                                         r  dinorun/vga_red_o_reg[3]/C
                         clock pessimism              0.080    41.243    
                         clock uncertainty           -0.164    41.080    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)       -0.067    41.013    dinorun/vga_red_o_reg[3]
  -------------------------------------------------------------------
                         required time                         41.013    
                         arrival time                         -19.108    
  -------------------------------------------------------------------
                         slack                                 21.905    

Slack (MET) :             21.962ns  (required time - arrival time)
  Source:                 dinorun/vga_timer/v_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_red_o_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        17.539ns  (logic 4.028ns (22.966%)  route 13.511ns (77.034%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.161 - 39.725 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549     1.549    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 f  dinorun/vga_timer/v_q_reg[5]/Q
                         net (fo=38, routed)          2.876     4.943    dinorun/title/_23_/A[5]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.124     5.067 r  dinorun/title/_23_/Y[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.067    dinorun/title/_23_/Y[4]_INST_0_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.707 r  dinorun/title/_23_/Y[4]_INST_0/O[3]
                         net (fo=5, routed)           1.019     6.726    dinorun/title/_11_/A[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.306     7.032 r  dinorun/title/_11_/Y[2]_INST_0_i_7/O
                         net (fo=2, routed)           0.806     7.838    dinorun/title/_11_/Y[2]_INST_0_i_7_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124     7.962 r  dinorun/title/_11_/Y[2]_INST_0_i_5/O
                         net (fo=6, routed)           1.154     9.116    dinorun/title/_11_/Y[2]_INST_0_i_5_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.146     9.262 r  dinorun/title/_11_/Y[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.620     9.883    dinorun/title/_11_/Y[2]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    10.211 r  dinorun/title/_11_/Y[2]_INST_0/O
                         net (fo=12, routed)          0.710    10.921    dinorun/title/_11_/Y[2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.150    11.071 r  dinorun/title/_11_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.028    12.099    dinorun/title/_11_/Y[0]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    12.427 r  dinorun/title/_11_/Y[0]_INST_0/O
                         net (fo=6, routed)           1.249    13.677    dinorun/title/_11__n_31
    SLICE_X3Y23          LUT3 (Prop_lut3_I2_O)        0.154    13.831 r  dinorun/title/_20__i_8/O
                         net (fo=2, routed)           0.825    14.655    dinorun/title/_20_/A[0]
    SLICE_X2Y22          LUT5 (Prop_lut5_I0_O)        0.327    14.982 r  dinorun/title/_20_/Y[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.982    dinorun/title/_20_/Y[0]_INST_0_i_7_n_0
    SLICE_X2Y22          MUXF7 (Prop_muxf7_I1_O)      0.214    15.196 r  dinorun/title/_20_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.685    15.882    dinorun/title/_20_/Y[0]_INST_0_i_2_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.297    16.179 r  dinorun/title/_20_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.306    16.485    dinorun/title/_19_/B[0]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    16.609 r  dinorun/title/_19_/Y[0]_INST_0/O
                         net (fo=1, routed)           1.234    17.843    dinorun/title_pixel
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.124    17.967 r  dinorun/vga_red_o[3]_i_3/O
                         net (fo=1, routed)           0.412    18.380    dinorun/vga_red_o[3]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.504 r  dinorun/vga_red_o[3]_i_2/O
                         net (fo=12, routed)          0.585    19.088    dinorun/vga_red_d[3]
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.436    41.161    dinorun/clk_25_175_i
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_2/C
                         clock pessimism              0.080    41.241    
                         clock uncertainty           -0.164    41.078    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)       -0.028    41.050    dinorun/vga_red_o_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         41.050    
                         arrival time                         -19.088    
  -------------------------------------------------------------------
                         slack                                 21.962    

Slack (MET) :             21.966ns  (required time - arrival time)
  Source:                 dinorun/vga_timer/v_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_red_o_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        17.493ns  (logic 4.028ns (23.027%)  route 13.465ns (76.973%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.158 - 39.725 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549     1.549    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 f  dinorun/vga_timer/v_q_reg[5]/Q
                         net (fo=38, routed)          2.876     4.943    dinorun/title/_23_/A[5]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.124     5.067 r  dinorun/title/_23_/Y[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.067    dinorun/title/_23_/Y[4]_INST_0_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.707 r  dinorun/title/_23_/Y[4]_INST_0/O[3]
                         net (fo=5, routed)           1.019     6.726    dinorun/title/_11_/A[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.306     7.032 r  dinorun/title/_11_/Y[2]_INST_0_i_7/O
                         net (fo=2, routed)           0.806     7.838    dinorun/title/_11_/Y[2]_INST_0_i_7_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124     7.962 r  dinorun/title/_11_/Y[2]_INST_0_i_5/O
                         net (fo=6, routed)           1.154     9.116    dinorun/title/_11_/Y[2]_INST_0_i_5_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.146     9.262 r  dinorun/title/_11_/Y[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.620     9.883    dinorun/title/_11_/Y[2]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    10.211 r  dinorun/title/_11_/Y[2]_INST_0/O
                         net (fo=12, routed)          0.710    10.921    dinorun/title/_11_/Y[2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.150    11.071 r  dinorun/title/_11_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.028    12.099    dinorun/title/_11_/Y[0]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    12.427 r  dinorun/title/_11_/Y[0]_INST_0/O
                         net (fo=6, routed)           1.249    13.677    dinorun/title/_11__n_31
    SLICE_X3Y23          LUT3 (Prop_lut3_I2_O)        0.154    13.831 r  dinorun/title/_20__i_8/O
                         net (fo=2, routed)           0.825    14.655    dinorun/title/_20_/A[0]
    SLICE_X2Y22          LUT5 (Prop_lut5_I0_O)        0.327    14.982 r  dinorun/title/_20_/Y[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.982    dinorun/title/_20_/Y[0]_INST_0_i_7_n_0
    SLICE_X2Y22          MUXF7 (Prop_muxf7_I1_O)      0.214    15.196 r  dinorun/title/_20_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.685    15.882    dinorun/title/_20_/Y[0]_INST_0_i_2_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.297    16.179 r  dinorun/title/_20_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.306    16.485    dinorun/title/_19_/B[0]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    16.609 r  dinorun/title/_19_/Y[0]_INST_0/O
                         net (fo=1, routed)           1.234    17.843    dinorun/title_pixel
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.124    17.967 r  dinorun/vga_red_o[3]_i_3/O
                         net (fo=1, routed)           0.412    18.380    dinorun/vga_red_o[3]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.504 r  dinorun/vga_red_o[3]_i_2/O
                         net (fo=12, routed)          0.538    19.042    dinorun/vga_red_d[3]
    SLICE_X13Y25         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.433    41.158    dinorun/clk_25_175_i
    SLICE_X13Y25         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_6/C
                         clock pessimism              0.080    41.238    
                         clock uncertainty           -0.164    41.075    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)       -0.067    41.008    dinorun/vga_red_o_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         41.008    
                         arrival time                         -19.042    
  -------------------------------------------------------------------
                         slack                                 21.966    

Slack (MET) :             22.126ns  (required time - arrival time)
  Source:                 dinorun/vga_timer/v_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_red_o_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        17.349ns  (logic 4.028ns (23.217%)  route 13.321ns (76.783%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.161 - 39.725 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549     1.549    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 f  dinorun/vga_timer/v_q_reg[5]/Q
                         net (fo=38, routed)          2.876     4.943    dinorun/title/_23_/A[5]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.124     5.067 r  dinorun/title/_23_/Y[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.067    dinorun/title/_23_/Y[4]_INST_0_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.707 r  dinorun/title/_23_/Y[4]_INST_0/O[3]
                         net (fo=5, routed)           1.019     6.726    dinorun/title/_11_/A[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.306     7.032 r  dinorun/title/_11_/Y[2]_INST_0_i_7/O
                         net (fo=2, routed)           0.806     7.838    dinorun/title/_11_/Y[2]_INST_0_i_7_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124     7.962 r  dinorun/title/_11_/Y[2]_INST_0_i_5/O
                         net (fo=6, routed)           1.154     9.116    dinorun/title/_11_/Y[2]_INST_0_i_5_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.146     9.262 r  dinorun/title/_11_/Y[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.620     9.883    dinorun/title/_11_/Y[2]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    10.211 r  dinorun/title/_11_/Y[2]_INST_0/O
                         net (fo=12, routed)          0.710    10.921    dinorun/title/_11_/Y[2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.150    11.071 r  dinorun/title/_11_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.028    12.099    dinorun/title/_11_/Y[0]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    12.427 r  dinorun/title/_11_/Y[0]_INST_0/O
                         net (fo=6, routed)           1.249    13.677    dinorun/title/_11__n_31
    SLICE_X3Y23          LUT3 (Prop_lut3_I2_O)        0.154    13.831 r  dinorun/title/_20__i_8/O
                         net (fo=2, routed)           0.825    14.655    dinorun/title/_20_/A[0]
    SLICE_X2Y22          LUT5 (Prop_lut5_I0_O)        0.327    14.982 r  dinorun/title/_20_/Y[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.982    dinorun/title/_20_/Y[0]_INST_0_i_7_n_0
    SLICE_X2Y22          MUXF7 (Prop_muxf7_I1_O)      0.214    15.196 r  dinorun/title/_20_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.685    15.882    dinorun/title/_20_/Y[0]_INST_0_i_2_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.297    16.179 r  dinorun/title/_20_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.306    16.485    dinorun/title/_19_/B[0]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    16.609 r  dinorun/title/_19_/Y[0]_INST_0/O
                         net (fo=1, routed)           1.234    17.843    dinorun/title_pixel
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.124    17.967 r  dinorun/vga_red_o[3]_i_3/O
                         net (fo=1, routed)           0.412    18.380    dinorun/vga_red_o[3]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.504 r  dinorun/vga_red_o[3]_i_2/O
                         net (fo=12, routed)          0.395    18.899    dinorun/vga_red_d[3]
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.436    41.161    dinorun/clk_25_175_i
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_11/C
                         clock pessimism              0.080    41.241    
                         clock uncertainty           -0.164    41.078    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)       -0.053    41.025    dinorun/vga_red_o_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         41.025    
                         arrival time                         -18.899    
  -------------------------------------------------------------------
                         slack                                 22.126    

Slack (MET) :             22.130ns  (required time - arrival time)
  Source:                 dinorun/vga_timer/v_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_red_o_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        17.320ns  (logic 4.028ns (23.257%)  route 13.292ns (76.743%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.163 - 39.725 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549     1.549    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 f  dinorun/vga_timer/v_q_reg[5]/Q
                         net (fo=38, routed)          2.876     4.943    dinorun/title/_23_/A[5]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.124     5.067 r  dinorun/title/_23_/Y[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.067    dinorun/title/_23_/Y[4]_INST_0_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.707 r  dinorun/title/_23_/Y[4]_INST_0/O[3]
                         net (fo=5, routed)           1.019     6.726    dinorun/title/_11_/A[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.306     7.032 r  dinorun/title/_11_/Y[2]_INST_0_i_7/O
                         net (fo=2, routed)           0.806     7.838    dinorun/title/_11_/Y[2]_INST_0_i_7_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124     7.962 r  dinorun/title/_11_/Y[2]_INST_0_i_5/O
                         net (fo=6, routed)           1.154     9.116    dinorun/title/_11_/Y[2]_INST_0_i_5_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.146     9.262 r  dinorun/title/_11_/Y[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.620     9.883    dinorun/title/_11_/Y[2]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    10.211 r  dinorun/title/_11_/Y[2]_INST_0/O
                         net (fo=12, routed)          0.710    10.921    dinorun/title/_11_/Y[2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.150    11.071 r  dinorun/title/_11_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.028    12.099    dinorun/title/_11_/Y[0]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    12.427 r  dinorun/title/_11_/Y[0]_INST_0/O
                         net (fo=6, routed)           1.249    13.677    dinorun/title/_11__n_31
    SLICE_X3Y23          LUT3 (Prop_lut3_I2_O)        0.154    13.831 r  dinorun/title/_20__i_8/O
                         net (fo=2, routed)           0.825    14.655    dinorun/title/_20_/A[0]
    SLICE_X2Y22          LUT5 (Prop_lut5_I0_O)        0.327    14.982 r  dinorun/title/_20_/Y[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.982    dinorun/title/_20_/Y[0]_INST_0_i_7_n_0
    SLICE_X2Y22          MUXF7 (Prop_muxf7_I1_O)      0.214    15.196 r  dinorun/title/_20_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.685    15.882    dinorun/title/_20_/Y[0]_INST_0_i_2_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.297    16.179 r  dinorun/title/_20_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.306    16.485    dinorun/title/_19_/B[0]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    16.609 r  dinorun/title/_19_/Y[0]_INST_0/O
                         net (fo=1, routed)           1.234    17.843    dinorun/title_pixel
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.124    17.967 r  dinorun/vga_red_o[3]_i_3/O
                         net (fo=1, routed)           0.412    18.380    dinorun/vga_red_o[3]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.504 r  dinorun/vga_red_o[3]_i_2/O
                         net (fo=12, routed)          0.366    18.869    dinorun/vga_red_d[3]
    SLICE_X13Y28         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.438    41.163    dinorun/clk_25_175_i
    SLICE_X13Y28         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica/C
                         clock pessimism              0.080    41.243    
                         clock uncertainty           -0.164    41.080    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)       -0.081    40.999    dinorun/vga_red_o_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         40.999    
                         arrival time                         -18.869    
  -------------------------------------------------------------------
                         slack                                 22.130    

Slack (MET) :             22.139ns  (required time - arrival time)
  Source:                 dinorun/vga_timer/v_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_red_o_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        17.320ns  (logic 4.028ns (23.256%)  route 13.292ns (76.744%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.158 - 39.725 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549     1.549    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 f  dinorun/vga_timer/v_q_reg[5]/Q
                         net (fo=38, routed)          2.876     4.943    dinorun/title/_23_/A[5]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.124     5.067 r  dinorun/title/_23_/Y[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.067    dinorun/title/_23_/Y[4]_INST_0_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.707 r  dinorun/title/_23_/Y[4]_INST_0/O[3]
                         net (fo=5, routed)           1.019     6.726    dinorun/title/_11_/A[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.306     7.032 r  dinorun/title/_11_/Y[2]_INST_0_i_7/O
                         net (fo=2, routed)           0.806     7.838    dinorun/title/_11_/Y[2]_INST_0_i_7_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124     7.962 r  dinorun/title/_11_/Y[2]_INST_0_i_5/O
                         net (fo=6, routed)           1.154     9.116    dinorun/title/_11_/Y[2]_INST_0_i_5_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.146     9.262 r  dinorun/title/_11_/Y[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.620     9.883    dinorun/title/_11_/Y[2]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    10.211 r  dinorun/title/_11_/Y[2]_INST_0/O
                         net (fo=12, routed)          0.710    10.921    dinorun/title/_11_/Y[2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.150    11.071 r  dinorun/title/_11_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.028    12.099    dinorun/title/_11_/Y[0]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    12.427 r  dinorun/title/_11_/Y[0]_INST_0/O
                         net (fo=6, routed)           1.249    13.677    dinorun/title/_11__n_31
    SLICE_X3Y23          LUT3 (Prop_lut3_I2_O)        0.154    13.831 r  dinorun/title/_20__i_8/O
                         net (fo=2, routed)           0.825    14.655    dinorun/title/_20_/A[0]
    SLICE_X2Y22          LUT5 (Prop_lut5_I0_O)        0.327    14.982 r  dinorun/title/_20_/Y[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.982    dinorun/title/_20_/Y[0]_INST_0_i_7_n_0
    SLICE_X2Y22          MUXF7 (Prop_muxf7_I1_O)      0.214    15.196 r  dinorun/title/_20_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.685    15.882    dinorun/title/_20_/Y[0]_INST_0_i_2_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.297    16.179 r  dinorun/title/_20_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.306    16.485    dinorun/title/_19_/B[0]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    16.609 r  dinorun/title/_19_/Y[0]_INST_0/O
                         net (fo=1, routed)           1.234    17.843    dinorun/title_pixel
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.124    17.967 r  dinorun/vga_red_o[3]_i_3/O
                         net (fo=1, routed)           0.412    18.380    dinorun/vga_red_o[3]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.504 r  dinorun/vga_red_o[3]_i_2/O
                         net (fo=12, routed)          0.366    18.869    dinorun/vga_red_d[3]
    SLICE_X13Y25         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.433    41.158    dinorun/clk_25_175_i
    SLICE_X13Y25         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_9/C
                         clock pessimism              0.080    41.238    
                         clock uncertainty           -0.164    41.075    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)       -0.066    41.009    dinorun/vga_red_o_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         41.009    
                         arrival time                         -18.869    
  -------------------------------------------------------------------
                         slack                                 22.139    

Slack (MET) :             22.140ns  (required time - arrival time)
  Source:                 dinorun/vga_timer/v_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_red_o_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        17.349ns  (logic 4.028ns (23.217%)  route 13.321ns (76.783%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.161 - 39.725 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549     1.549    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 f  dinorun/vga_timer/v_q_reg[5]/Q
                         net (fo=38, routed)          2.876     4.943    dinorun/title/_23_/A[5]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.124     5.067 r  dinorun/title/_23_/Y[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.067    dinorun/title/_23_/Y[4]_INST_0_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.707 r  dinorun/title/_23_/Y[4]_INST_0/O[3]
                         net (fo=5, routed)           1.019     6.726    dinorun/title/_11_/A[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.306     7.032 r  dinorun/title/_11_/Y[2]_INST_0_i_7/O
                         net (fo=2, routed)           0.806     7.838    dinorun/title/_11_/Y[2]_INST_0_i_7_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124     7.962 r  dinorun/title/_11_/Y[2]_INST_0_i_5/O
                         net (fo=6, routed)           1.154     9.116    dinorun/title/_11_/Y[2]_INST_0_i_5_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.146     9.262 r  dinorun/title/_11_/Y[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.620     9.883    dinorun/title/_11_/Y[2]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    10.211 r  dinorun/title/_11_/Y[2]_INST_0/O
                         net (fo=12, routed)          0.710    10.921    dinorun/title/_11_/Y[2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.150    11.071 r  dinorun/title/_11_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.028    12.099    dinorun/title/_11_/Y[0]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    12.427 r  dinorun/title/_11_/Y[0]_INST_0/O
                         net (fo=6, routed)           1.249    13.677    dinorun/title/_11__n_31
    SLICE_X3Y23          LUT3 (Prop_lut3_I2_O)        0.154    13.831 r  dinorun/title/_20__i_8/O
                         net (fo=2, routed)           0.825    14.655    dinorun/title/_20_/A[0]
    SLICE_X2Y22          LUT5 (Prop_lut5_I0_O)        0.327    14.982 r  dinorun/title/_20_/Y[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.982    dinorun/title/_20_/Y[0]_INST_0_i_7_n_0
    SLICE_X2Y22          MUXF7 (Prop_muxf7_I1_O)      0.214    15.196 r  dinorun/title/_20_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.685    15.882    dinorun/title/_20_/Y[0]_INST_0_i_2_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.297    16.179 r  dinorun/title/_20_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.306    16.485    dinorun/title/_19_/B[0]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    16.609 r  dinorun/title/_19_/Y[0]_INST_0/O
                         net (fo=1, routed)           1.234    17.843    dinorun/title_pixel
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.124    17.967 r  dinorun/vga_red_o[3]_i_3/O
                         net (fo=1, routed)           0.412    18.380    dinorun/vga_red_o[3]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.504 r  dinorun/vga_red_o[3]_i_2/O
                         net (fo=12, routed)          0.395    18.899    dinorun/vga_red_d[3]
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.436    41.161    dinorun/clk_25_175_i
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_10/C
                         clock pessimism              0.080    41.241    
                         clock uncertainty           -0.164    41.078    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)       -0.039    41.039    dinorun/vga_red_o_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         41.039    
                         arrival time                         -18.899    
  -------------------------------------------------------------------
                         slack                                 22.140    

Slack (MET) :             22.149ns  (required time - arrival time)
  Source:                 dinorun/vga_timer/v_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_red_o_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        17.349ns  (logic 4.028ns (23.217%)  route 13.321ns (76.783%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.161 - 39.725 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549     1.549    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 f  dinorun/vga_timer/v_q_reg[5]/Q
                         net (fo=38, routed)          2.876     4.943    dinorun/title/_23_/A[5]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.124     5.067 r  dinorun/title/_23_/Y[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.067    dinorun/title/_23_/Y[4]_INST_0_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.707 r  dinorun/title/_23_/Y[4]_INST_0/O[3]
                         net (fo=5, routed)           1.019     6.726    dinorun/title/_11_/A[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.306     7.032 r  dinorun/title/_11_/Y[2]_INST_0_i_7/O
                         net (fo=2, routed)           0.806     7.838    dinorun/title/_11_/Y[2]_INST_0_i_7_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124     7.962 r  dinorun/title/_11_/Y[2]_INST_0_i_5/O
                         net (fo=6, routed)           1.154     9.116    dinorun/title/_11_/Y[2]_INST_0_i_5_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.146     9.262 r  dinorun/title/_11_/Y[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.620     9.883    dinorun/title/_11_/Y[2]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    10.211 r  dinorun/title/_11_/Y[2]_INST_0/O
                         net (fo=12, routed)          0.710    10.921    dinorun/title/_11_/Y[2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.150    11.071 r  dinorun/title/_11_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.028    12.099    dinorun/title/_11_/Y[0]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    12.427 r  dinorun/title/_11_/Y[0]_INST_0/O
                         net (fo=6, routed)           1.249    13.677    dinorun/title/_11__n_31
    SLICE_X3Y23          LUT3 (Prop_lut3_I2_O)        0.154    13.831 r  dinorun/title/_20__i_8/O
                         net (fo=2, routed)           0.825    14.655    dinorun/title/_20_/A[0]
    SLICE_X2Y22          LUT5 (Prop_lut5_I0_O)        0.327    14.982 r  dinorun/title/_20_/Y[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.982    dinorun/title/_20_/Y[0]_INST_0_i_7_n_0
    SLICE_X2Y22          MUXF7 (Prop_muxf7_I1_O)      0.214    15.196 r  dinorun/title/_20_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.685    15.882    dinorun/title/_20_/Y[0]_INST_0_i_2_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.297    16.179 r  dinorun/title/_20_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.306    16.485    dinorun/title/_19_/B[0]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    16.609 r  dinorun/title/_19_/Y[0]_INST_0/O
                         net (fo=1, routed)           1.234    17.843    dinorun/title_pixel
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.124    17.967 r  dinorun/vga_red_o[3]_i_3/O
                         net (fo=1, routed)           0.412    18.380    dinorun/vga_red_o[3]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.504 r  dinorun/vga_red_o[3]_i_2/O
                         net (fo=12, routed)          0.395    18.899    dinorun/vga_red_d[3]
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.436    41.161    dinorun/clk_25_175_i
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_5/C
                         clock pessimism              0.080    41.241    
                         clock uncertainty           -0.164    41.078    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)       -0.030    41.048    dinorun/vga_red_o_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         41.048    
                         arrival time                         -18.899    
  -------------------------------------------------------------------
                         slack                                 22.149    

Slack (MET) :             22.151ns  (required time - arrival time)
  Source:                 dinorun/vga_timer/v_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_red_o_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25_175_mmcm_100_to_25_175 rise@39.725ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        17.320ns  (logic 4.028ns (23.256%)  route 13.292ns (76.744%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.158 - 39.725 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549     1.549    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 f  dinorun/vga_timer/v_q_reg[5]/Q
                         net (fo=38, routed)          2.876     4.943    dinorun/title/_23_/A[5]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.124     5.067 r  dinorun/title/_23_/Y[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.067    dinorun/title/_23_/Y[4]_INST_0_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.707 r  dinorun/title/_23_/Y[4]_INST_0/O[3]
                         net (fo=5, routed)           1.019     6.726    dinorun/title/_11_/A[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.306     7.032 r  dinorun/title/_11_/Y[2]_INST_0_i_7/O
                         net (fo=2, routed)           0.806     7.838    dinorun/title/_11_/Y[2]_INST_0_i_7_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124     7.962 r  dinorun/title/_11_/Y[2]_INST_0_i_5/O
                         net (fo=6, routed)           1.154     9.116    dinorun/title/_11_/Y[2]_INST_0_i_5_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.146     9.262 r  dinorun/title/_11_/Y[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.620     9.883    dinorun/title/_11_/Y[2]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    10.211 r  dinorun/title/_11_/Y[2]_INST_0/O
                         net (fo=12, routed)          0.710    10.921    dinorun/title/_11_/Y[2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.150    11.071 r  dinorun/title/_11_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.028    12.099    dinorun/title/_11_/Y[0]_INST_0_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.328    12.427 r  dinorun/title/_11_/Y[0]_INST_0/O
                         net (fo=6, routed)           1.249    13.677    dinorun/title/_11__n_31
    SLICE_X3Y23          LUT3 (Prop_lut3_I2_O)        0.154    13.831 r  dinorun/title/_20__i_8/O
                         net (fo=2, routed)           0.825    14.655    dinorun/title/_20_/A[0]
    SLICE_X2Y22          LUT5 (Prop_lut5_I0_O)        0.327    14.982 r  dinorun/title/_20_/Y[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.982    dinorun/title/_20_/Y[0]_INST_0_i_7_n_0
    SLICE_X2Y22          MUXF7 (Prop_muxf7_I1_O)      0.214    15.196 r  dinorun/title/_20_/Y[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.685    15.882    dinorun/title/_20_/Y[0]_INST_0_i_2_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.297    16.179 r  dinorun/title/_20_/Y[0]_INST_0/O
                         net (fo=1, routed)           0.306    16.485    dinorun/title/_19_/B[0]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    16.609 r  dinorun/title/_19_/Y[0]_INST_0/O
                         net (fo=1, routed)           1.234    17.843    dinorun/title_pixel
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.124    17.967 r  dinorun/vga_red_o[3]_i_3/O
                         net (fo=1, routed)           0.412    18.380    dinorun/vga_red_o[3]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.504 r  dinorun/vga_red_o[3]_i_2/O
                         net (fo=12, routed)          0.366    18.869    dinorun/vga_red_d[3]
    SLICE_X13Y25         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    41.182    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.433    41.158    dinorun/clk_25_175_i
    SLICE_X13Y25         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_7/C
                         clock pessimism              0.080    41.238    
                         clock uncertainty           -0.164    41.075    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)       -0.054    41.021    dinorun/vga_red_o_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         41.021    
                         arrival time                         -18.869    
  -------------------------------------------------------------------
                         slack                                 22.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dinorun/lfsr16/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/lfsr16/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556     0.556    dinorun/lfsr16/clk_i
    SLICE_X13Y27         FDRE                                         r  dinorun/lfsr16/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  dinorun/lfsr16/state_reg[5]/Q
                         net (fo=1, routed)           0.116     0.813    dinorun/lfsr16/state_reg_n_0_[5]
    SLICE_X13Y27         FDRE                                         r  dinorun/lfsr16/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.823     0.823    dinorun/lfsr16/clk_i
    SLICE_X13Y27         FDRE                                         r  dinorun/lfsr16/state_reg[6]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.071     0.627    dinorun/lfsr16/state_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dinorun/score_counter/digit1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/score_counter/digit2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.971%)  route 0.135ns (42.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.554     0.554    dinorun/score_counter/clk_i
    SLICE_X15Y26         FDRE                                         r  dinorun/score_counter/digit1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  dinorun/score_counter/digit1_q_reg[2]/Q
                         net (fo=6, routed)           0.135     0.829    dinorun/score_counter/digit1_o[2]
    SLICE_X15Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.874 r  dinorun/score_counter/digit2_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.874    dinorun/score_counter/digit2_d[0]
    SLICE_X15Y26         FDRE                                         r  dinorun/score_counter/digit2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.821     0.821    dinorun/score_counter/clk_i
    SLICE_X15Y26         FDRE                                         r  dinorun/score_counter/digit2_q_reg[0]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.092     0.646    dinorun/score_counter/digit2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dinorun/score_counter/digit3_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/score_counter/digit3_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556     0.556    dinorun/score_counter/clk_i
    SLICE_X15Y21         FDRE                                         r  dinorun/score_counter/digit3_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  dinorun/score_counter/digit3_q_reg[2]/Q
                         net (fo=3, routed)           0.168     0.865    dinorun/score_counter/digit3_o[2]
    SLICE_X15Y21         LUT4 (Prop_lut4_I2_O)        0.042     0.907 r  dinorun/score_counter/digit3_q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.907    dinorun/score_counter/p_0_in__0[3]
    SLICE_X15Y21         FDRE                                         r  dinorun/score_counter/digit3_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.824     0.824    dinorun/score_counter/clk_i
    SLICE_X15Y21         FDRE                                         r  dinorun/score_counter/digit3_q_reg[3]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.107     0.663    dinorun/score_counter/digit3_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dinorun/lfsr16/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/lfsr16/state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.491%)  route 0.155ns (48.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556     0.556    dinorun/lfsr16/clk_i
    SLICE_X14Y21         FDRE                                         r  dinorun/lfsr16/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  dinorun/lfsr16/state_reg[12]/Q
                         net (fo=5, routed)           0.155     0.874    dinorun/lfsr16/rand_o[12]
    SLICE_X14Y23         FDRE                                         r  dinorun/lfsr16/state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.821     0.821    dinorun/lfsr16/clk_i
    SLICE_X14Y23         FDRE                                         r  dinorun/lfsr16/state_reg[13]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X14Y23         FDRE (Hold_fdre_C_D)         0.059     0.626    dinorun/lfsr16/state_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dinorun/lfsr16/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/lfsr16/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.335%)  route 0.175ns (51.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556     0.556    dinorun/lfsr16/clk_i
    SLICE_X14Y21         FDRE                                         r  dinorun/lfsr16/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  dinorun/lfsr16/state_reg[11]/Q
                         net (fo=4, routed)           0.175     0.895    dinorun/lfsr16/rand_o[11]
    SLICE_X14Y21         FDRE                                         r  dinorun/lfsr16/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.824     0.824    dinorun/lfsr16/clk_i
    SLICE_X14Y21         FDRE                                         r  dinorun/lfsr16/state_reg[12]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.090     0.646    dinorun/lfsr16/state_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dinorun/score_counter/digit0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/score_counter/digit0_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.957%)  route 0.177ns (46.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.560     0.560    dinorun/score_counter/clk_i
    SLICE_X8Y17          FDRE                                         r  dinorun/score_counter/digit0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     0.724 r  dinorun/score_counter/digit0_q_reg[0]/Q
                         net (fo=8, routed)           0.177     0.900    dinorun/score_counter/digit0_o[0]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.043     0.943 r  dinorun/score_counter/digit0_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.943    dinorun/score_counter/p_0_in[1]
    SLICE_X8Y17          FDRE                                         r  dinorun/score_counter/digit0_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.828     0.828    dinorun/score_counter/clk_i
    SLICE_X8Y17          FDRE                                         r  dinorun/score_counter/digit0_q_reg[1]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.131     0.691    dinorun/score_counter/digit0_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dinorun/score_counter/digit1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/score_counter/digit1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.224%)  route 0.181ns (49.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.554     0.554    dinorun/score_counter/clk_i
    SLICE_X15Y26         FDRE                                         r  dinorun/score_counter/digit1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  dinorun/score_counter/digit1_q_reg[2]/Q
                         net (fo=6, routed)           0.181     0.876    dinorun/score_counter/digit1_o[2]
    SLICE_X15Y26         LUT5 (Prop_lut5_I1_O)        0.042     0.918 r  dinorun/score_counter/digit1_q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.918    dinorun/score_counter/digit1_q[3]_i_2_n_0
    SLICE_X15Y26         FDRE                                         r  dinorun/score_counter/digit1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.821     0.821    dinorun/score_counter/clk_i
    SLICE_X15Y26         FDRE                                         r  dinorun/score_counter/digit1_q_reg[3]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.107     0.661    dinorun/score_counter/digit1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dinorun/vga_timer/h_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_timer/h_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.553     0.553    dinorun/vga_timer/clk_i
    SLICE_X8Y25          FDRE                                         r  dinorun/vga_timer/h_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     0.717 r  dinorun/vga_timer/h_q_reg[0]/Q
                         net (fo=34, routed)          0.186     0.903    dinorun/vga_timer/position_x_o[0]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.043     0.946 r  dinorun/vga_timer/h_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.946    dinorun/vga_timer/h_q[1]_i_1_n_0
    SLICE_X8Y25          FDRE                                         r  dinorun/vga_timer/h_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.820     0.820    dinorun/vga_timer/clk_i
    SLICE_X8Y25          FDRE                                         r  dinorun/vga_timer/h_q_reg[1]/C
                         clock pessimism             -0.267     0.553    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.131     0.684    dinorun/vga_timer/h_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dinorun/vga_timer/v_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_timer/v_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.900%)  route 0.179ns (49.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.554     0.554    dinorun/vga_timer/clk_i
    SLICE_X9Y26          FDRE                                         r  dinorun/vga_timer/v_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     0.695 r  dinorun/vga_timer/v_q_reg[2]/Q
                         net (fo=35, routed)          0.179     0.874    dinorun/vga_timer/position_y_o[2]
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.045     0.919 r  dinorun/vga_timer/v_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.919    dinorun/vga_timer/v_d[3]
    SLICE_X9Y25          FDRE                                         r  dinorun/vga_timer/v_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.820     0.820    dinorun/vga_timer/clk_i
    SLICE_X9Y25          FDRE                                         r  dinorun/vga_timer/v_q_reg[3]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.091     0.657    dinorun/vga_timer/v_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dinorun/vga_timer/v_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            dinorun/vga_timer/v_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.762%)  route 0.180ns (49.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.554     0.554    dinorun/vga_timer/clk_i
    SLICE_X9Y26          FDRE                                         r  dinorun/vga_timer/v_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     0.695 r  dinorun/vga_timer/v_q_reg[2]/Q
                         net (fo=35, routed)          0.180     0.875    dinorun/vga_timer/position_y_o[2]
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.045     0.920 r  dinorun/vga_timer/v_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.920    dinorun/vga_timer/v_d[4]
    SLICE_X9Y25          FDRE                                         r  dinorun/vga_timer/v_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.820     0.820    dinorun/vga_timer/clk_i
    SLICE_X9Y25          FDRE                                         r  dinorun/vga_timer/v_q_reg[4]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.092     0.658    dinorun/vga_timer/v_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_175_mmcm_100_to_25_175
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    mmcm_100_to_25_175/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y26     dinorun/FSM_onehot_state_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y25     dinorun/FSM_onehot_state_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y25     dinorun/FSM_onehot_state_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y23     dinorun/freeze_game_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y25     dinorun/hit_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y28     dinorun/vga_red_o_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y28     dinorun/vga_red_o_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y27     dinorun/vga_red_o_reg[3]_lopt_replica_10/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y26     dinorun/FSM_onehot_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y26     dinorun/FSM_onehot_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y25     dinorun/FSM_onehot_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y25     dinorun/FSM_onehot_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y25     dinorun/FSM_onehot_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y25     dinorun/FSM_onehot_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y23     dinorun/freeze_game_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y23     dinorun/freeze_game_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y25     dinorun/hit_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y25     dinorun/hit_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y26     dinorun/FSM_onehot_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y26     dinorun/FSM_onehot_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y25     dinorun/FSM_onehot_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y25     dinorun/FSM_onehot_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y25     dinorun/FSM_onehot_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y25     dinorun/FSM_onehot_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y23     dinorun/freeze_game_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y23     dinorun/freeze_game_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y25     dinorun/hit_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y25     dinorun/hit_q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_100_to_25_175
  To Clock:  clkfbout_mmcm_100_to_25_175

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_100_to_25_175
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    mmcm_100_to_25_175/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_1k
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        7.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.625ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_1k/clk_q_reg/Q
                            (clock source 'clk_1k'  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            synchronizer_7seg/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.954ns  (clk_100 rise@500009.969ns - clk_1k fall@500000.031ns)
  Data Path Delay:        1.630ns  (logic 0.000ns (0.000%)  route 1.644ns (100.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 500014.750 - 500009.969 ) 
    Source Clock Delay      (SCD):    5.530ns = ( 500005.562 - 500000.031 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k fall edge) 500000.031 500000.031 f  
    W5                                                0.000 500000.031 r  clk_100 (IN)
                         net (fo=0)                   0.000 500000.031    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458 500001.500 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967 500003.469    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 500003.562 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569 500005.125    clk_100M_to_clk_1k/clk_100M_i
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456 500005.594 f  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           1.644 500007.250    synchronizer_7seg/clk_target_i
    SLICE_X12Y7          FDRE                                         f  synchronizer_7seg/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)500009.969 500009.969 r  
    W5                                                0.000 500009.969 r  clk_100 (IN)
                         net (fo=0)                   0.000 500009.969    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 500011.344 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 500013.219    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 500013.312 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.449 500014.750    synchronizer_7seg/clk_sample_i
    SLICE_X12Y7          FDRE                                         r  synchronizer_7seg/clk_target_q1_reg/C
                         clock pessimism              0.180 500014.938    
                         clock uncertainty           -0.035 500014.906    
    SLICE_X12Y7          FDRE (Setup_fdre_C_D)       -0.031 500014.875    synchronizer_7seg/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                      500014.812    
                         arrival time                       -500007.188    
  -------------------------------------------------------------------
                         slack                                  7.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/clk_q_reg/Q
                            (clock source 'clk_1k'  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            synchronizer_7seg/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@500000.031ns - clk_1k fall@500000.031ns)
  Data Path Delay:        0.698ns  (logic 0.000ns (0.000%)  route 0.675ns (96.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 500002.000 - 500000.031 ) 
    Source Clock Delay      (SCD):    1.572ns = ( 500001.594 - 500000.031 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k fall edge) 500000.031 500000.031 f  
    W5                                                0.000 500000.031 r  clk_100 (IN)
                         net (fo=0)                   0.000 500000.031    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226 500000.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631 500000.875    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 500000.906 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566 500001.469    clk_100M_to_clk_1k/clk_100M_i
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141 500001.625 f  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.675 500002.312    synchronizer_7seg/clk_target_i
    SLICE_X12Y7          FDRE                                         f  synchronizer_7seg/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)500000.031 500000.031 r  
    W5                                                0.000 500000.031 r  clk_100 (IN)
                         net (fo=0)                   0.000 500000.031    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414 500000.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685 500001.125    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029 500001.156 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835 500002.000    synchronizer_7seg/clk_sample_i
    SLICE_X12Y7          FDRE                                         r  synchronizer_7seg/clk_target_q1_reg/C
                         clock pessimism             -0.244 500001.750    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.059 500001.812    synchronizer_7seg/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                      -500001.844    
                         arrival time                       500002.281    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_175_mmcm_100_to_25_175
  To Clock:  clk_100

Setup :            2  Failing Endpoints,  Worst Slack       -4.858ns,  Total Violation       -5.484ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -2.410ns,  Total Violation       -2.410ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.858ns  (required time - arrival time)
  Source:                 dinorun/vga_timer/v_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            game_synchronizer/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_100 rise@7230.000ns - clk_25_175_mmcm_100_to_25_175 rise@7229.966ns)
  Data Path Delay:        7.641ns  (logic 0.766ns (10.024%)  route 6.875ns (89.976%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 7234.776 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 7231.515 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575  7231.541    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  7228.208 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  7229.870    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.966 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549  7231.515    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518  7232.033 f  dinorun/vga_timer/v_q_reg[5]/Q
                         net (fo=38, routed)          2.284  7234.317    dinorun/vga_timer/position_y_o[5]
    SLICE_X12Y27         LUT4 (Prop_lut4_I1_O)        0.124  7234.441 r  dinorun/vga_timer/vsync_o_INST_0_i_1/O
                         net (fo=3, routed)           0.751  7235.192    dinorun/vga_timer/vsync_o_INST_0_i_1_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124  7235.316 r  dinorun/vga_timer/vsync_o_INST_0/O
                         net (fo=3, routed)           3.841  7239.157    game_synchronizer/clk_target_i
    SLICE_X13Y26         FDRE                                         r  game_synchronizer/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge) 7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  7230.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388  7231.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862  7233.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7233.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435  7234.776    game_synchronizer/clk_sample_i
    SLICE_X13Y26         FDRE                                         r  game_synchronizer/clk_target_q1_reg/C
                         clock pessimism              0.000  7234.776    
                         clock uncertainty           -0.410  7234.366    
    SLICE_X13Y26         FDRE (Setup_fdre_C_D)       -0.067  7234.299    game_synchronizer/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                       7234.299    
                         arrival time                       -7239.157    
  -------------------------------------------------------------------
                         slack                                 -4.858    

Slack (VIOLATED) :        -0.626ns  (required time - arrival time)
  Source:                 mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_25_175_mmcm_100_to_25_175'  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            synchronizer_25_175/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.034ns  (clk_100 rise@7230.000ns - clk_25_175_mmcm_100_to_25_175 rise@7229.966ns)
  Data Path Delay:        2.219ns  (logic 0.029ns (1.307%)  route 2.190ns (98.693%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 7231.437 - 7230.000 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 7229.407 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817  7230.782    mmcm_100_to_25_175/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375  7229.407 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  7229.937    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  7229.966 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.661  7231.626    synchronizer_25_175/clk_target_i
    SLICE_X13Y26         FDRE                                         r  synchronizer_25_175/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge) 7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  7230.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226  7230.227 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631  7230.857    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  7230.883 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.554  7231.437    synchronizer_25_175/clk_sample_i
    SLICE_X13Y26         FDRE                                         r  synchronizer_25_175/clk_target_q1_reg/C
                         clock pessimism              0.000  7231.437    
                         clock uncertainty           -0.410  7231.026    
    SLICE_X13Y26         FDRE (Setup_fdre_C_D)       -0.026  7231.000    synchronizer_25_175/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                       7231.000    
                         arrival time                       -7231.626    
  -------------------------------------------------------------------
                         slack                                 -0.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.410ns  (arrival time - required time)
  Source:                 mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_25_175_mmcm_100_to_25_175'  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            synchronizer_25_175/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.091ns (1.857%)  route 4.810ns (98.143%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        6.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457     1.457    mmcm_100_to_25_175/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         3.229     3.229    synchronizer_25_175/clk_target_i
    SLICE_X13Y26         FDRE                                         r  synchronizer_25_175/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.551     5.072    synchronizer_25_175/clk_sample_i
    SLICE_X13Y26         FDRE                                         r  synchronizer_25_175/clk_target_q1_reg/C
                         clock pessimism              0.000     5.072    
                         clock uncertainty            0.410     5.483    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.157     5.640    synchronizer_25_175/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                         -5.640    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                 -2.410    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 dinorun/vga_timer/v_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            game_synchronizer/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_25_175_mmcm_100_to_25_175 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.209ns (7.326%)  route 2.644ns (92.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556     0.556    dinorun/vga_timer/clk_i
    SLICE_X10Y27         FDRE                                         r  dinorun/vga_timer/v_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  dinorun/vga_timer/v_q_reg[9]/Q
                         net (fo=32, routed)          0.922     1.642    dinorun/vga_timer/position_y_o[9]
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.687 r  dinorun/vga_timer/vsync_o_INST_0/O
                         net (fo=3, routed)           1.722     3.409    game_synchronizer/clk_target_i
    SLICE_X13Y26         FDRE                                         r  game_synchronizer/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.821     1.948    game_synchronizer/clk_sample_i
    SLICE_X13Y26         FDRE                                         r  game_synchronizer/clk_target_q1_reg/C
                         clock pessimism              0.000     1.948    
                         clock uncertainty            0.410     2.359    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.070     2.429    game_synchronizer/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  0.980    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_1k

Setup :            0  Failing Endpoints,  Worst Slack   990007.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             990007.750ns  (required time - arrival time)
  Source:                 synchronizer_7seg/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            990010.125ns  (clk_1k rise@1000000.062ns - clk_100 rise@9990.000ns)
  Data Path Delay:        3.550ns  (logic 0.664ns (18.702%)  route 2.886ns (81.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 1000006.000 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 9995.088 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.567  9995.088    synchronizer_7seg/clk_sample_i
    SLICE_X12Y10         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.518  9995.605 f  synchronizer_7seg/sync_data_q_reg[0]/Q
                         net (fo=3, routed)           2.886  9998.492    basys3_7seg_driver/rst_ni
    SLICE_X14Y14         LUT2 (Prop_lut2_I1_O)        0.146  9998.639 r  basys3_7seg_driver/state_q[0]_i_1/O
                         net (fo=1, routed)           0.000  9998.639    basys3_7seg_driver/state_q[0]_i_1_n_0
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk_100 (IN)
                         net (fo=0)                   0.000 1000000.062    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450 1000004.812    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.367 1000005.188 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.792 1000006.000    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
                         clock pessimism              0.180 1000006.188    
                         clock uncertainty           -0.035 1000006.125    
    SLICE_X14Y14         FDRE (Setup_fdre_C_D)        0.092 1000006.188    basys3_7seg_driver/state_q_reg[0]
  -------------------------------------------------------------------
                         required time                      1000006.312    
                         arrival time                       -9998.639    
  -------------------------------------------------------------------
                         slack                              990007.750    

Slack (MET) :             990007.750ns  (required time - arrival time)
  Source:                 synchronizer_7seg/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            990010.125ns  (clk_1k rise@1000000.062ns - clk_100 rise@9990.000ns)
  Data Path Delay:        3.520ns  (logic 0.642ns (18.237%)  route 2.878ns (81.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 1000006.000 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 9995.088 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.567  9995.088    synchronizer_7seg/clk_sample_i
    SLICE_X12Y10         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.518  9995.605 f  synchronizer_7seg/sync_data_q_reg[0]/Q
                         net (fo=3, routed)           2.878  9998.483    basys3_7seg_driver/rst_ni
    SLICE_X14Y14         LUT3 (Prop_lut3_I2_O)        0.124  9998.607 r  basys3_7seg_driver/state_q[1]_i_1/O
                         net (fo=1, routed)           0.000  9998.607    basys3_7seg_driver/state_q[1]_i_1_n_0
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk_100 (IN)
                         net (fo=0)                   0.000 1000000.062    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450 1000004.812    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.367 1000005.188 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.792 1000006.000    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
                         clock pessimism              0.180 1000006.188    
                         clock uncertainty           -0.035 1000006.125    
    SLICE_X14Y14         FDRE (Setup_fdre_C_D)        0.081 1000006.188    basys3_7seg_driver/state_q_reg[1]
  -------------------------------------------------------------------
                         required time                      1000006.312    
                         arrival time                       -9998.608    
  -------------------------------------------------------------------
                         slack                              990007.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 synchronizer_7seg/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.208ns (16.233%)  route 1.073ns (83.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    synchronizer_7seg/clk_sample_i
    SLICE_X12Y10         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  synchronizer_7seg/sync_data_q_reg[0]/Q
                         net (fo=3, routed)           1.073     2.684    basys3_7seg_driver/rst_ni
    SLICE_X14Y14         LUT2 (Prop_lut2_I1_O)        0.044     2.728 r  basys3_7seg_driver/state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.728    basys3_7seg_driver/state_q[0]_i_1_n_0
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.836     1.963    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.175     2.138 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.465     2.603    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
                         clock pessimism             -0.244     2.359    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.133     2.492    basys3_7seg_driver/state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 synchronizer_7seg/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.209ns (16.323%)  route 1.071ns (83.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    synchronizer_7seg/clk_sample_i
    SLICE_X12Y10         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  synchronizer_7seg/sync_data_q_reg[0]/Q
                         net (fo=3, routed)           1.071     2.682    basys3_7seg_driver/rst_ni
    SLICE_X14Y14         LUT3 (Prop_lut3_I2_O)        0.045     2.727 r  basys3_7seg_driver/state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.727    basys3_7seg_driver/state_q[1]_i_1_n_0
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.836     1.963    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.175     2.138 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.465     2.603    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
                         clock pessimism             -0.244     2.359    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.121     2.480    basys3_7seg_driver/state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_25_175_mmcm_100_to_25_175

Setup :          189  Failing Endpoints,  Worst Slack       -8.683ns,  Total Violation    -1263.824ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.683ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_45_/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.693ns  (logic 2.541ns (54.146%)  route 2.152ns (45.854%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 4331.475 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 4335.085 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564  4335.085    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456  4335.542 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=3, routed)           0.174  4335.716    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.124  4335.840 r  dinorun/dino/_55_/Y[0]_INST_0_comp/O
                         net (fo=17, routed)          0.652  4336.492    dinorun/dino/_40_/Y[0]_alias_1
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.124  4336.616 r  dinorun/dino/_40_/Y[4]_INST_0_i_3_comp_1/O
                         net (fo=1, routed)           0.000  4336.616    dinorun/dino/_40_/Y[4]_INST_0_i_3_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643  4337.259 f  dinorun/dino/_40_/Y[4]_INST_0/O[3]
                         net (fo=3, routed)           0.621  4337.880    dinorun/dino/_52_/A[7]
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.307  4338.187 r  dinorun/dino/_52_/Y[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000  4338.187    dinorun/dino/_52_/Y[0]_INST_0_i_5_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4338.588 r  dinorun/dino/_52_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  4338.588    dinorun/dino/_52_/Y[0]_INST_0_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  4338.745 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.705  4339.450    dinorun/dino/_63_/S
    SLICE_X13Y18         LUT2 (Prop_lut2_I1_O)        0.329  4339.779 r  dinorun/dino/_63_/Y[4]_INST_0/O
                         net (fo=1, routed)           0.000  4339.779    dinorun/dino/_45_/D[4]
    SLICE_X13Y18         FDRE                                         r  dinorun/dino/_45_/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.440  4331.475    dinorun/dino/_45_/CLK
    SLICE_X13Y18         FDRE                                         r  dinorun/dino/_45_/Q_reg[4]/C
                         clock pessimism              0.000  4331.475    
                         clock uncertainty           -0.410  4331.064    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.031  4331.095    dinorun/dino/_45_/Q_reg[4]
  -------------------------------------------------------------------
                         required time                       4331.096    
                         arrival time                       -4339.778    
  -------------------------------------------------------------------
                         slack                                 -8.683    

Slack (VIOLATED) :        -8.681ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_45_/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.692ns  (logic 2.541ns (54.157%)  route 2.151ns (45.843%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 4331.475 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 4335.085 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564  4335.085    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456  4335.542 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=3, routed)           0.174  4335.716    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.124  4335.840 r  dinorun/dino/_55_/Y[0]_INST_0_comp/O
                         net (fo=17, routed)          0.652  4336.492    dinorun/dino/_40_/Y[0]_alias_1
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.124  4336.616 r  dinorun/dino/_40_/Y[4]_INST_0_i_3_comp_1/O
                         net (fo=1, routed)           0.000  4336.616    dinorun/dino/_40_/Y[4]_INST_0_i_3_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643  4337.259 f  dinorun/dino/_40_/Y[4]_INST_0/O[3]
                         net (fo=3, routed)           0.621  4337.880    dinorun/dino/_52_/A[7]
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.307  4338.187 r  dinorun/dino/_52_/Y[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000  4338.187    dinorun/dino/_52_/Y[0]_INST_0_i_5_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4338.588 r  dinorun/dino/_52_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  4338.588    dinorun/dino/_52_/Y[0]_INST_0_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  4338.745 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.704  4339.449    dinorun/dino/_63_/S
    SLICE_X13Y18         LUT2 (Prop_lut2_I1_O)        0.329  4339.778 r  dinorun/dino/_63_/Y[1]_INST_0/O
                         net (fo=1, routed)           0.000  4339.778    dinorun/dino/_45_/D[1]
    SLICE_X13Y18         FDRE                                         r  dinorun/dino/_45_/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.440  4331.475    dinorun/dino/_45_/CLK
    SLICE_X13Y18         FDRE                                         r  dinorun/dino/_45_/Q_reg[1]/C
                         clock pessimism              0.000  4331.475    
                         clock uncertainty           -0.410  4331.064    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.032  4331.097    dinorun/dino/_45_/Q_reg[1]
  -------------------------------------------------------------------
                         required time                       4331.097    
                         arrival time                       -4339.777    
  -------------------------------------------------------------------
                         slack                                 -8.681    

Slack (VIOLATED) :        -8.668ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_45_/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.681ns  (logic 2.541ns (54.280%)  route 2.140ns (45.720%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 4331.478 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 4335.085 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564  4335.085    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456  4335.542 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=3, routed)           0.174  4335.716    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.124  4335.840 r  dinorun/dino/_55_/Y[0]_INST_0_comp/O
                         net (fo=17, routed)          0.652  4336.492    dinorun/dino/_40_/Y[0]_alias_1
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.124  4336.616 r  dinorun/dino/_40_/Y[4]_INST_0_i_3_comp_1/O
                         net (fo=1, routed)           0.000  4336.616    dinorun/dino/_40_/Y[4]_INST_0_i_3_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643  4337.259 f  dinorun/dino/_40_/Y[4]_INST_0/O[3]
                         net (fo=3, routed)           0.621  4337.880    dinorun/dino/_52_/A[7]
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.307  4338.187 r  dinorun/dino/_52_/Y[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000  4338.187    dinorun/dino/_52_/Y[0]_INST_0_i_5_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4338.588 r  dinorun/dino/_52_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  4338.588    dinorun/dino/_52_/Y[0]_INST_0_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  4338.745 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.693  4339.438    dinorun/dino/_63_/S
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.329  4339.767 r  dinorun/dino/_63_/Y[9]_INST_0/O
                         net (fo=1, routed)           0.000  4339.767    dinorun/dino/_45_/D[9]
    SLICE_X9Y16          FDRE                                         r  dinorun/dino/_45_/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.443  4331.478    dinorun/dino/_45_/CLK
    SLICE_X9Y16          FDRE                                         r  dinorun/dino/_45_/Q_reg[9]/C
                         clock pessimism              0.000  4331.478    
                         clock uncertainty           -0.410  4331.067    
    SLICE_X9Y16          FDRE (Setup_fdre_C_D)        0.031  4331.098    dinorun/dino/_45_/Q_reg[9]
  -------------------------------------------------------------------
                         required time                       4331.099    
                         arrival time                       -4339.767    
  -------------------------------------------------------------------
                         slack                                 -8.668    

Slack (VIOLATED) :        -8.643ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_45_/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.701ns  (logic 2.541ns (54.052%)  route 2.160ns (45.948%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 4331.475 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 4335.085 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564  4335.085    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456  4335.542 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=3, routed)           0.174  4335.716    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.124  4335.840 r  dinorun/dino/_55_/Y[0]_INST_0_comp/O
                         net (fo=17, routed)          0.652  4336.492    dinorun/dino/_40_/Y[0]_alias_1
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.124  4336.616 r  dinorun/dino/_40_/Y[4]_INST_0_i_3_comp_1/O
                         net (fo=1, routed)           0.000  4336.616    dinorun/dino/_40_/Y[4]_INST_0_i_3_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643  4337.259 f  dinorun/dino/_40_/Y[4]_INST_0/O[3]
                         net (fo=3, routed)           0.621  4337.880    dinorun/dino/_52_/A[7]
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.307  4338.187 r  dinorun/dino/_52_/Y[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000  4338.187    dinorun/dino/_52_/Y[0]_INST_0_i_5_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4338.588 r  dinorun/dino/_52_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  4338.588    dinorun/dino/_52_/Y[0]_INST_0_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  4338.745 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.713  4339.458    dinorun/dino/_63_/S
    SLICE_X10Y19         LUT2 (Prop_lut2_I1_O)        0.329  4339.787 r  dinorun/dino/_63_/Y[8]_INST_0/O
                         net (fo=1, routed)           0.000  4339.787    dinorun/dino/_45_/D[8]
    SLICE_X10Y19         FDRE                                         r  dinorun/dino/_45_/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.440  4331.475    dinorun/dino/_45_/CLK
    SLICE_X10Y19         FDRE                                         r  dinorun/dino/_45_/Q_reg[8]/C
                         clock pessimism              0.000  4331.475    
                         clock uncertainty           -0.410  4331.064    
    SLICE_X10Y19         FDRE (Setup_fdre_C_D)        0.079  4331.144    dinorun/dino/_45_/Q_reg[8]
  -------------------------------------------------------------------
                         required time                       4331.144    
                         arrival time                       -4339.786    
  -------------------------------------------------------------------
                         slack                                 -8.643    

Slack (VIOLATED) :        -8.611ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_46_/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.625ns  (logic 2.541ns (54.945%)  route 2.084ns (45.055%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 4331.477 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 4335.085 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564  4335.085    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456  4335.542 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=3, routed)           0.174  4335.716    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.124  4335.840 r  dinorun/dino/_55_/Y[0]_INST_0_comp/O
                         net (fo=17, routed)          0.652  4336.492    dinorun/dino/_40_/Y[0]_alias_1
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.124  4336.616 r  dinorun/dino/_40_/Y[4]_INST_0_i_3_comp_1/O
                         net (fo=1, routed)           0.000  4336.616    dinorun/dino/_40_/Y[4]_INST_0_i_3_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643  4337.259 f  dinorun/dino/_40_/Y[4]_INST_0/O[3]
                         net (fo=3, routed)           0.621  4337.880    dinorun/dino/_52_/A[7]
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.307  4338.187 r  dinorun/dino/_52_/Y[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000  4338.187    dinorun/dino/_52_/Y[0]_INST_0_i_5_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4338.588 r  dinorun/dino/_52_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  4338.588    dinorun/dino/_52_/Y[0]_INST_0_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  4338.745 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.636  4339.381    dinorun/dino/_64_/S
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.329  4339.710 r  dinorun/dino/_64_/Y[4]_INST_0/O
                         net (fo=1, routed)           0.000  4339.710    dinorun/dino/_46_/D[4]
    SLICE_X9Y17          FDRE                                         r  dinorun/dino/_46_/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.442  4331.477    dinorun/dino/_46_/CLK
    SLICE_X9Y17          FDRE                                         r  dinorun/dino/_46_/Q_reg[4]/C
                         clock pessimism              0.000  4331.477    
                         clock uncertainty           -0.410  4331.066    
    SLICE_X9Y17          FDRE (Setup_fdre_C_D)        0.032  4331.099    dinorun/dino/_46_/Q_reg[4]
  -------------------------------------------------------------------
                         required time                       4331.099    
                         arrival time                       -4339.710    
  -------------------------------------------------------------------
                         slack                                 -8.611    

Slack (VIOLATED) :        -8.607ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_46_/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.620ns  (logic 2.541ns (55.004%)  route 2.079ns (44.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 4331.477 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 4335.085 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564  4335.085    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456  4335.542 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=3, routed)           0.174  4335.716    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.124  4335.840 r  dinorun/dino/_55_/Y[0]_INST_0_comp/O
                         net (fo=17, routed)          0.652  4336.492    dinorun/dino/_40_/Y[0]_alias_1
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.124  4336.616 r  dinorun/dino/_40_/Y[4]_INST_0_i_3_comp_1/O
                         net (fo=1, routed)           0.000  4336.616    dinorun/dino/_40_/Y[4]_INST_0_i_3_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643  4337.259 f  dinorun/dino/_40_/Y[4]_INST_0/O[3]
                         net (fo=3, routed)           0.621  4337.880    dinorun/dino/_52_/A[7]
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.307  4338.187 r  dinorun/dino/_52_/Y[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000  4338.187    dinorun/dino/_52_/Y[0]_INST_0_i_5_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4338.588 r  dinorun/dino/_52_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  4338.588    dinorun/dino/_52_/Y[0]_INST_0_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  4338.745 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.631  4339.376    dinorun/dino/_64_/S
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.329  4339.706 r  dinorun/dino/_64_/Y[10]_INST_0/O
                         net (fo=1, routed)           0.000  4339.706    dinorun/dino/_46_/D[10]
    SLICE_X9Y17          FDRE                                         r  dinorun/dino/_46_/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.442  4331.477    dinorun/dino/_46_/CLK
    SLICE_X9Y17          FDRE                                         r  dinorun/dino/_46_/Q_reg[10]/C
                         clock pessimism              0.000  4331.477    
                         clock uncertainty           -0.410  4331.066    
    SLICE_X9Y17          FDRE (Setup_fdre_C_D)        0.031  4331.097    dinorun/dino/_46_/Q_reg[10]
  -------------------------------------------------------------------
                         required time                       4331.098    
                         arrival time                       -4339.705    
  -------------------------------------------------------------------
                         slack                                 -8.607    

Slack (VIOLATED) :        -8.554ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_45_/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.614ns  (logic 2.541ns (55.073%)  route 2.073ns (44.927%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 4331.475 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 4335.085 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564  4335.085    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456  4335.542 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=3, routed)           0.174  4335.716    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.124  4335.840 r  dinorun/dino/_55_/Y[0]_INST_0_comp/O
                         net (fo=17, routed)          0.652  4336.492    dinorun/dino/_40_/Y[0]_alias_1
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.124  4336.616 r  dinorun/dino/_40_/Y[4]_INST_0_i_3_comp_1/O
                         net (fo=1, routed)           0.000  4336.616    dinorun/dino/_40_/Y[4]_INST_0_i_3_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643  4337.259 f  dinorun/dino/_40_/Y[4]_INST_0/O[3]
                         net (fo=3, routed)           0.621  4337.880    dinorun/dino/_52_/A[7]
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.307  4338.187 r  dinorun/dino/_52_/Y[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000  4338.187    dinorun/dino/_52_/Y[0]_INST_0_i_5_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4338.588 r  dinorun/dino/_52_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  4338.588    dinorun/dino/_52_/Y[0]_INST_0_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  4338.745 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.626  4339.371    dinorun/dino/_63_/S
    SLICE_X10Y19         LUT2 (Prop_lut2_I1_O)        0.329  4339.700 r  dinorun/dino/_63_/Y[7]_INST_0/O
                         net (fo=1, routed)           0.000  4339.700    dinorun/dino/_45_/D[7]
    SLICE_X10Y19         FDRE                                         r  dinorun/dino/_45_/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.440  4331.475    dinorun/dino/_45_/CLK
    SLICE_X10Y19         FDRE                                         r  dinorun/dino/_45_/Q_reg[7]/C
                         clock pessimism              0.000  4331.475    
                         clock uncertainty           -0.410  4331.064    
    SLICE_X10Y19         FDRE (Setup_fdre_C_D)        0.081  4331.146    dinorun/dino/_45_/Q_reg[7]
  -------------------------------------------------------------------
                         required time                       4331.146    
                         arrival time                       -4339.699    
  -------------------------------------------------------------------
                         slack                                 -8.554    

Slack (VIOLATED) :        -8.541ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_45_/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.553ns  (logic 2.094ns (45.992%)  route 2.459ns (54.008%))
  Logic Levels:           7  (CARRY4=2 LUT2=4 LUT3=1)
  Clock Path Skew:        -3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 4331.477 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 4335.085 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564  4335.085    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456  4335.542 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=3, routed)           0.174  4335.716    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.124  4335.840 r  dinorun/dino/_55_/Y[0]_INST_0_comp/O
                         net (fo=17, routed)          0.537  4336.377    dinorun/dino/_65_/S
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.124  4336.501 r  dinorun/dino/_65_/Y[5]_INST_0/O
                         net (fo=1, routed)           0.295  4336.796    dinorun/dino/_66_/A[5]
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124  4336.920 r  dinorun/dino/_66_/Y[5]_INST_0/O
                         net (fo=3, routed)           0.730  4337.650    dinorun/dino/_41_/A[5]
    SLICE_X12Y16         LUT2 (Prop_lut2_I1_O)        0.124  4337.774 r  dinorun/dino/_41_/Y[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000  4337.774    dinorun/dino/_41_/Y[5]_INST_0_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  4338.288 r  dinorun/dino/_41_/Y[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.000  4338.288    dinorun/dino/_41_/Y[5]_INST_0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  4338.611 r  dinorun/dino/_41_/Y[9]_INST_0/O[1]
                         net (fo=1, routed)           0.722  4339.333    dinorun/dino/_63_/A[10]
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.306  4339.639 r  dinorun/dino/_63_/Y[10]_INST_0/O
                         net (fo=1, routed)           0.000  4339.639    dinorun/dino/_45_/D[10]
    SLICE_X9Y17          FDRE                                         r  dinorun/dino/_45_/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.442  4331.477    dinorun/dino/_45_/CLK
    SLICE_X9Y17          FDRE                                         r  dinorun/dino/_45_/Q_reg[10]/C
                         clock pessimism              0.000  4331.477    
                         clock uncertainty           -0.410  4331.066    
    SLICE_X9Y17          FDRE (Setup_fdre_C_D)        0.031  4331.097    dinorun/dino/_45_/Q_reg[10]
  -------------------------------------------------------------------
                         required time                       4331.098    
                         arrival time                       -4339.639    
  -------------------------------------------------------------------
                         slack                                 -8.541    

Slack (VIOLATED) :        -8.532ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_46_/Q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.544ns  (logic 2.541ns (55.922%)  route 2.003ns (44.078%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 4331.477 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 4335.085 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564  4335.085    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456  4335.542 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=3, routed)           0.174  4335.716    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.124  4335.840 r  dinorun/dino/_55_/Y[0]_INST_0_comp/O
                         net (fo=17, routed)          0.652  4336.492    dinorun/dino/_40_/Y[0]_alias_1
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.124  4336.616 r  dinorun/dino/_40_/Y[4]_INST_0_i_3_comp_1/O
                         net (fo=1, routed)           0.000  4336.616    dinorun/dino/_40_/Y[4]_INST_0_i_3_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643  4337.259 f  dinorun/dino/_40_/Y[4]_INST_0/O[3]
                         net (fo=3, routed)           0.621  4337.880    dinorun/dino/_52_/A[7]
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.307  4338.187 r  dinorun/dino/_52_/Y[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000  4338.187    dinorun/dino/_52_/Y[0]_INST_0_i_5_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4338.588 r  dinorun/dino/_52_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  4338.588    dinorun/dino/_52_/Y[0]_INST_0_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  4338.745 r  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.556  4339.301    dinorun/dino/_64_/S
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.329  4339.630 r  dinorun/dino/_64_/Y[5]_INST_0/O
                         net (fo=1, routed)           0.000  4339.630    dinorun/dino/_46_/D[5]
    SLICE_X13Y17         FDSE                                         r  dinorun/dino/_46_/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.442  4331.477    dinorun/dino/_46_/CLK
    SLICE_X13Y17         FDSE                                         r  dinorun/dino/_46_/Q_reg[5]/C
                         clock pessimism              0.000  4331.477    
                         clock uncertainty           -0.410  4331.066    
    SLICE_X13Y17         FDSE (Setup_fdse_C_D)        0.031  4331.097    dinorun/dino/_46_/Q_reg[5]
  -------------------------------------------------------------------
                         required time                       4331.098    
                         arrival time                       -4339.629    
  -------------------------------------------------------------------
                         slack                                 -8.532    

Slack (VIOLATED) :        -8.531ns  (required time - arrival time)
  Source:                 game_synchronizer/sync_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/dino/_45_/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_25_175_mmcm_100_to_25_175 rise@4330.035ns - clk_100 rise@4330.000ns)
  Data Path Delay:        4.542ns  (logic 2.541ns (55.945%)  route 2.001ns (44.055%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 4331.476 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 4335.085 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 4330.000  4330.000 r  
    W5                                                0.000  4330.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  4330.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  4331.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  4333.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  4333.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564  4335.085    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456  4335.542 r  game_synchronizer/sync_data_q_reg[1]/Q
                         net (fo=3, routed)           0.174  4335.716    dinorun/dino/_55_/sync_data_o[1]_alias
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.124  4335.840 r  dinorun/dino/_55_/Y[0]_INST_0_comp/O
                         net (fo=17, routed)          0.652  4336.492    dinorun/dino/_40_/Y[0]_alias_1
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.124  4336.616 r  dinorun/dino/_40_/Y[4]_INST_0_i_3_comp_1/O
                         net (fo=1, routed)           0.000  4336.616    dinorun/dino/_40_/Y[4]_INST_0_i_3_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643  4337.259 f  dinorun/dino/_40_/Y[4]_INST_0/O[3]
                         net (fo=3, routed)           0.621  4337.880    dinorun/dino/_52_/A[7]
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.307  4338.187 r  dinorun/dino/_52_/Y[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000  4338.187    dinorun/dino/_52_/Y[0]_INST_0_i_5_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4338.588 r  dinorun/dino/_52_/Y[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  4338.588    dinorun/dino/_52_/Y[0]_INST_0_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  4338.745 f  dinorun/dino/_52_/Y[0]_INST_0/CO[1]
                         net (fo=22, routed)          0.554  4339.299    dinorun/dino/_63_/S
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.329  4339.628 r  dinorun/dino/_63_/Y[3]_INST_0/O
                         net (fo=1, routed)           0.000  4339.628    dinorun/dino/_45_/D[3]
    SLICE_X11Y18         FDRE                                         r  dinorun/dino/_45_/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  4330.035 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457  4331.492    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  4328.363 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4329.944    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.035 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.441  4331.476    dinorun/dino/_45_/CLK
    SLICE_X11Y18         FDRE                                         r  dinorun/dino/_45_/Q_reg[3]/C
                         clock pessimism              0.000  4331.476    
                         clock uncertainty           -0.410  4331.065    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)        0.031  4331.096    dinorun/dino/_45_/Q_reg[3]
  -------------------------------------------------------------------
                         required time                       4331.097    
                         arrival time                       -4339.627    
  -------------------------------------------------------------------
                         slack                                 -8.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 game_synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/hit_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.057%)  route 0.201ns (51.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.556     1.439    game_synchronizer/clk_sample_i
    SLICE_X15Y27         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  game_synchronizer/sync_data_q_reg[2]/Q
                         net (fo=5, routed)           0.201     1.781    dinorun/start_i
    SLICE_X14Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  dinorun/hit_q_i_1/O
                         net (fo=1, routed)           0.000     1.826    dinorun/hit_q_i_1_n_0
    SLICE_X14Y25         FDRE                                         r  dinorun/hit_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.820     0.820    dinorun/clk_25_175_i
    SLICE_X14Y25         FDRE                                         r  dinorun/hit_q_reg/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.410     1.230    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.121     1.351    dinorun/hit_q_reg
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 game_synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/FSM_onehot_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.277%)  route 0.216ns (53.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.556     1.439    game_synchronizer/clk_sample_i
    SLICE_X15Y27         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  game_synchronizer/sync_data_q_reg[2]/Q
                         net (fo=5, routed)           0.216     1.796    dinorun/start_i
    SLICE_X14Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.841 r  dinorun/FSM_onehot_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    dinorun/FSM_onehot_state_q[0]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  dinorun/FSM_onehot_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.821     0.821    dinorun/clk_25_175_i
    SLICE_X14Y26         FDRE                                         r  dinorun/FSM_onehot_state_q_reg[0]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.410     1.231    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.120     1.351    dinorun/FSM_onehot_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/vga_timer/v_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.553     1.436    synchronizer_25_175/clk_sample_i
    SLICE_X13Y24         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  synchronizer_25_175/sync_data_q_reg[0]/Q
                         net (fo=20, routed)          0.164     1.741    dinorun/vga_timer/visible_o_i_1_n_0
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.820     0.820    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.410     1.230    
    SLICE_X14Y24         FDRE (Hold_fdre_C_R)         0.009     1.239    dinorun/vga_timer/v_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/vga_timer/v_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.553     1.436    synchronizer_25_175/clk_sample_i
    SLICE_X13Y24         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  synchronizer_25_175/sync_data_q_reg[0]/Q
                         net (fo=20, routed)          0.164     1.741    dinorun/vga_timer/visible_o_i_1_n_0
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.820     0.820    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[6]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.410     1.230    
    SLICE_X14Y24         FDRE (Hold_fdre_C_R)         0.009     1.239    dinorun/vga_timer/v_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/vga_timer/v_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.553     1.436    synchronizer_25_175/clk_sample_i
    SLICE_X13Y24         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  synchronizer_25_175/sync_data_q_reg[0]/Q
                         net (fo=20, routed)          0.164     1.741    dinorun/vga_timer/visible_o_i_1_n_0
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.820     0.820    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[7]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.410     1.230    
    SLICE_X14Y24         FDRE (Hold_fdre_C_R)         0.009     1.239    dinorun/vga_timer/v_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/vga_timer/v_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.553     1.436    synchronizer_25_175/clk_sample_i
    SLICE_X13Y24         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  synchronizer_25_175/sync_data_q_reg[0]/Q
                         net (fo=20, routed)          0.164     1.741    dinorun/vga_timer/visible_o_i_1_n_0
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.820     0.820    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[8]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.410     1.230    
    SLICE_X14Y24         FDRE (Hold_fdre_C_R)         0.009     1.239    dinorun/vga_timer/v_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 game_synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/FSM_onehot_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.404%)  route 0.286ns (60.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.556     1.439    game_synchronizer/clk_sample_i
    SLICE_X15Y27         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  game_synchronizer/sync_data_q_reg[2]/Q
                         net (fo=5, routed)           0.286     1.866    dinorun/start_i
    SLICE_X14Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.911 r  dinorun/FSM_onehot_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    dinorun/FSM_onehot_state_q[1]_i_1_n_0
    SLICE_X14Y25         FDRE                                         r  dinorun/FSM_onehot_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.820     0.820    dinorun/clk_25_175_i
    SLICE_X14Y25         FDRE                                         r  dinorun/FSM_onehot_state_q_reg[1]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.410     1.230    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.121     1.351    dinorun/FSM_onehot_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/FSM_onehot_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.304%)  route 0.313ns (62.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.553     1.436    synchronizer_25_175/clk_sample_i
    SLICE_X13Y24         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  synchronizer_25_175/sync_data_q_reg[0]/Q
                         net (fo=20, routed)          0.313     1.890    dinorun/rst_ni
    SLICE_X14Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.935 r  dinorun/FSM_onehot_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.935    dinorun/FSM_onehot_state_q[2]_i_1_n_0
    SLICE_X14Y25         FDRE                                         r  dinorun/FSM_onehot_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.820     0.820    dinorun/clk_25_175_i
    SLICE_X14Y25         FDRE                                         r  dinorun/FSM_onehot_state_q_reg[2]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.410     1.230    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.120     1.350    dinorun/FSM_onehot_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/vga_timer/v_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.716%)  route 0.290ns (67.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.553     1.436    synchronizer_25_175/clk_sample_i
    SLICE_X13Y24         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  synchronizer_25_175/sync_data_q_reg[0]/Q
                         net (fo=20, routed)          0.290     1.867    dinorun/vga_timer/visible_o_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  dinorun/vga_timer/v_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.821     0.821    dinorun/vga_timer/clk_i
    SLICE_X12Y26         FDRE                                         r  dinorun/vga_timer/v_q_reg[0]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.410     1.231    
    SLICE_X12Y26         FDRE (Hold_fdre_C_R)         0.009     1.240    dinorun/vga_timer/v_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 synchronizer_25_175/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dinorun/vga_timer/v_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25_175_mmcm_100_to_25_175
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_175_mmcm_100_to_25_175 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.716%)  route 0.290ns (67.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.553     1.436    synchronizer_25_175/clk_sample_i
    SLICE_X13Y24         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  synchronizer_25_175/sync_data_q_reg[0]/Q
                         net (fo=20, routed)          0.290     1.867    dinorun/vga_timer/visible_o_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  dinorun/vga_timer/v_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     0.817    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.821     0.821    dinorun/vga_timer/clk_i
    SLICE_X12Y26         FDRE                                         r  dinorun/vga_timer/v_q_reg[1]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.410     1.231    
    SLICE_X12Y26         FDRE (Hold_fdre_C_R)         0.009     1.240    dinorun/vga_timer/v_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.627    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_1k
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.550ns  (logic 4.525ns (47.387%)  route 5.025ns (52.613%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.924     6.470    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     6.988 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.867     7.855    basys3_7seg_driver/state_q[0]
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.979 r  basys3_7seg_driver/hex7seg_i_2/O
                         net (fo=7, routed)           0.844     8.823    basys3_7seg_driver/hex7seg/d2
    SLICE_X15Y14         LUT4 (Prop_lut4_I1_O)        0.150     8.973 r  basys3_7seg_driver/hex7seg/A_INST_0/O
                         net (fo=1, routed)           3.314    12.287    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    16.020 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.020    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 4.286ns (45.121%)  route 5.213ns (54.879%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.924     6.470    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     6.988 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=9, routed)           0.990     7.978    basys3_7seg_driver/state_q[1]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.124     8.102 r  basys3_7seg_driver/hex7seg_i_4/O
                         net (fo=7, routed)           1.048     9.150    basys3_7seg_driver/hex7seg/d0
    SLICE_X15Y14         LUT4 (Prop_lut4_I2_O)        0.124     9.274 r  basys3_7seg_driver/hex7seg/C_INST_0/O
                         net (fo=1, routed)           3.175    12.449    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.969 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.969    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.358ns  (logic 4.537ns (48.482%)  route 4.821ns (51.518%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.924     6.470    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     6.988 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.867     7.855    basys3_7seg_driver/state_q[0]
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.979 r  basys3_7seg_driver/hex7seg_i_2/O
                         net (fo=7, routed)           0.849     8.828    basys3_7seg_driver/hex7seg/d2
    SLICE_X15Y14         LUT4 (Prop_lut4_I0_O)        0.152     8.980 r  basys3_7seg_driver/hex7seg/E_INST_0/O
                         net (fo=1, routed)           3.106    12.085    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743    15.829 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.829    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.324ns  (logic 4.513ns (48.400%)  route 4.811ns (51.600%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.924     6.470    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     6.988 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=9, routed)           0.990     7.978    basys3_7seg_driver/state_q[1]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.124     8.102 r  basys3_7seg_driver/hex7seg_i_4/O
                         net (fo=7, routed)           0.722     8.824    basys3_7seg_driver/hex7seg/d0
    SLICE_X15Y15         LUT4 (Prop_lut4_I0_O)        0.152     8.976 r  basys3_7seg_driver/hex7seg/G_INST_0/O
                         net (fo=1, routed)           3.099    12.075    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    15.794 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.794    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.227ns  (logic 4.295ns (46.548%)  route 4.932ns (53.452%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.924     6.470    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     6.988 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=9, routed)           0.990     7.978    basys3_7seg_driver/state_q[1]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.124     8.102 r  basys3_7seg_driver/hex7seg_i_4/O
                         net (fo=7, routed)           0.722     8.824    basys3_7seg_driver/hex7seg/d0
    SLICE_X15Y15         LUT4 (Prop_lut4_I0_O)        0.124     8.948 r  basys3_7seg_driver/hex7seg/F_INST_0/O
                         net (fo=1, routed)           3.220    12.168    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.697 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.697    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.215ns  (logic 4.302ns (46.679%)  route 4.914ns (53.321%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.924     6.470    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     6.988 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.867     7.855    basys3_7seg_driver/state_q[0]
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.979 r  basys3_7seg_driver/hex7seg_i_2/O
                         net (fo=7, routed)           0.849     8.828    basys3_7seg_driver/hex7seg/d2
    SLICE_X15Y14         LUT4 (Prop_lut4_I2_O)        0.124     8.952 r  basys3_7seg_driver/hex7seg/D_INST_0/O
                         net (fo=1, routed)           3.198    12.150    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.685 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.685    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.177ns  (logic 4.270ns (46.535%)  route 4.906ns (53.465%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.924     6.470    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     6.988 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.867     7.855    basys3_7seg_driver/state_q[0]
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.979 r  basys3_7seg_driver/hex7seg_i_2/O
                         net (fo=7, routed)           0.844     8.823    basys3_7seg_driver/hex7seg/d2
    SLICE_X15Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.947 r  basys3_7seg_driver/hex7seg/B_INST_0/O
                         net (fo=1, routed)           3.196    12.142    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.647 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.647    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.840ns  (logic 4.375ns (49.491%)  route 4.465ns (50.509%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.924     6.470    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     6.988 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=9, routed)           1.000     7.988    basys3_7seg_driver/state_q[1]
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.152     8.140 r  basys3_7seg_driver/anode_o[0]_INST_0/O
                         net (fo=1, routed)           3.465    11.605    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    15.310 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.310    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.719ns  (logic 4.417ns (50.660%)  route 4.302ns (49.340%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.924     6.470    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     6.988 f  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=9, routed)           0.838     7.826    basys3_7seg_driver/state_q[1]
    SLICE_X14Y14         LUT2 (Prop_lut2_I1_O)        0.152     7.978 r  basys3_7seg_driver/anode_o[2]_INST_0/O
                         net (fo=1, routed)           3.464    11.442    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747    15.189 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.189    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.578ns  (logic 4.152ns (48.407%)  route 4.426ns (51.593%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.924     6.470    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     6.988 f  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=9, routed)           1.000     7.988    basys3_7seg_driver/state_q[1]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.112 r  basys3_7seg_driver/anode_o[3]_INST_0/O
                         net (fo=1, routed)           3.425    11.538    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    15.048 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.048    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.409ns (49.479%)  route 1.439ns (50.521%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.403     1.993    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     2.157 f  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.186     2.343    basys3_7seg_driver/state_q[0]
    SLICE_X14Y14         LUT2 (Prop_lut2_I1_O)        0.045     2.388 r  basys3_7seg_driver/anode_o[1]_INST_0/O
                         net (fo=1, routed)           1.253     3.641    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.841 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.841    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.420ns (49.783%)  route 1.433ns (50.217%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.403     1.993    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     2.157 f  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.197     2.354    basys3_7seg_driver/state_q[0]
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.045     2.399 r  basys3_7seg_driver/anode_o[3]_INST_0/O
                         net (fo=1, routed)           1.236     3.635    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.846 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.846    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.926ns  (logic 1.478ns (50.511%)  route 1.448ns (49.489%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.403     1.993    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     2.157 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.197     2.354    basys3_7seg_driver/state_q[0]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.048     2.402 r  basys3_7seg_driver/anode_o[0]_INST_0/O
                         net (fo=1, routed)           1.252     3.653    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     4.919 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.919    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.504ns (50.843%)  route 1.454ns (49.157%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.403     1.993    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     2.157 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.186     2.343    basys3_7seg_driver/state_q[0]
    SLICE_X14Y14         LUT2 (Prop_lut2_I0_O)        0.043     2.386 r  basys3_7seg_driver/anode_o[2]_INST_0/O
                         net (fo=1, routed)           1.268     3.654    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.297     4.951 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.951    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.961ns  (logic 1.531ns (51.703%)  route 1.430ns (48.297%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.403     1.993    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     2.157 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=9, routed)           0.173     2.330    basys3_7seg_driver/state_q[1]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.045     2.375 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.231     2.606    basys3_7seg_driver/hex7seg/d3
    SLICE_X15Y15         LUT4 (Prop_lut4_I2_O)        0.043     2.649 r  basys3_7seg_driver/hex7seg/G_INST_0/O
                         net (fo=1, routed)           1.026     3.675    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     4.954 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.954    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.969ns  (logic 1.475ns (49.668%)  route 1.495ns (50.332%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.403     1.993    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     2.157 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=9, routed)           0.173     2.330    basys3_7seg_driver/state_q[1]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.045     2.375 f  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.213     2.588    basys3_7seg_driver/hex7seg/d3
    SLICE_X15Y14         LUT4 (Prop_lut4_I0_O)        0.045     2.633 r  basys3_7seg_driver/hex7seg/C_INST_0/O
                         net (fo=1, routed)           1.109     3.742    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.962 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.962    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.019ns  (logic 1.460ns (48.344%)  route 1.560ns (51.656%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.403     1.993    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     2.157 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=9, routed)           0.173     2.330    basys3_7seg_driver/state_q[1]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.045     2.375 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.284     2.659    basys3_7seg_driver/hex7seg/d3
    SLICE_X15Y14         LUT4 (Prop_lut4_I2_O)        0.045     2.704 r  basys3_7seg_driver/hex7seg/B_INST_0/O
                         net (fo=1, routed)           1.103     3.807    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     5.012 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.012    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.025ns  (logic 1.484ns (49.058%)  route 1.541ns (50.942%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.403     1.993    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     2.157 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=9, routed)           0.173     2.330    basys3_7seg_driver/state_q[1]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.045     2.375 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.231     2.606    basys3_7seg_driver/hex7seg/d3
    SLICE_X15Y15         LUT4 (Prop_lut4_I2_O)        0.045     2.651 r  basys3_7seg_driver/hex7seg/F_INST_0/O
                         net (fo=1, routed)           1.137     3.788    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     5.018 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.018    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.053ns  (logic 1.490ns (48.815%)  route 1.563ns (51.185%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.403     1.993    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     2.157 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=9, routed)           0.173     2.330    basys3_7seg_driver/state_q[1]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.045     2.375 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.284     2.659    basys3_7seg_driver/hex7seg/d3
    SLICE_X15Y14         LUT4 (Prop_lut4_I3_O)        0.045     2.704 r  basys3_7seg_driver/hex7seg/D_INST_0/O
                         net (fo=1, routed)           1.106     3.810    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     5.046 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.046    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@500000.031ns period=1000000.062ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.091ns  (logic 1.557ns (50.364%)  route 1.534ns (49.636%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_100M_to_clk_1k/clk_q_reg/Q
                         net (fo=3, routed)           0.403     1.993    basys3_7seg_driver/clk_1k_i
    SLICE_X14Y14         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     2.157 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=9, routed)           0.173     2.330    basys3_7seg_driver/state_q[1]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.045     2.375 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.284     2.659    basys3_7seg_driver/hex7seg/d3
    SLICE_X15Y14         LUT4 (Prop_lut4_I2_O)        0.045     2.704 r  basys3_7seg_driver/hex7seg/E_INST_0/O
                         net (fo=1, routed)           1.078     3.781    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.303     5.084 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.084    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_175_mmcm_100_to_25_175
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dinorun/score_counter/digit1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.509ns  (logic 4.601ns (43.784%)  route 5.908ns (56.216%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551     1.551    dinorun/score_counter/clk_i
    SLICE_X15Y26         FDRE                                         r  dinorun/score_counter/digit1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  dinorun/score_counter/digit1_q_reg[3]/Q
                         net (fo=5, routed)           1.790     3.761    basys3_7seg_driver/digit1_i[3]
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.060 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.804     4.864    basys3_7seg_driver/hex7seg/d3
    SLICE_X15Y14         LUT4 (Prop_lut4_I3_O)        0.150     5.014 r  basys3_7seg_driver/hex7seg/A_INST_0/O
                         net (fo=1, routed)           3.314     8.327    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    12.061 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.061    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/score_counter/digit1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.309ns  (logic 4.611ns (44.730%)  route 5.698ns (55.270%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551     1.551    dinorun/score_counter/clk_i
    SLICE_X15Y26         FDRE                                         r  dinorun/score_counter/digit1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  dinorun/score_counter/digit1_q_reg[3]/Q
                         net (fo=5, routed)           1.790     3.761    basys3_7seg_driver/digit1_i[3]
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.060 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.802     4.862    basys3_7seg_driver/hex7seg/d3
    SLICE_X15Y14         LUT4 (Prop_lut4_I2_O)        0.150     5.012 r  basys3_7seg_driver/hex7seg/E_INST_0/O
                         net (fo=1, routed)           3.106     8.117    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743    11.860 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.860    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/score_counter/digit1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.168ns  (logic 4.378ns (43.054%)  route 5.790ns (56.946%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551     1.551    dinorun/score_counter/clk_i
    SLICE_X15Y26         FDRE                                         r  dinorun/score_counter/digit1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  dinorun/score_counter/digit1_q_reg[3]/Q
                         net (fo=5, routed)           1.790     3.761    basys3_7seg_driver/digit1_i[3]
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.060 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.802     4.862    basys3_7seg_driver/hex7seg/d3
    SLICE_X15Y14         LUT4 (Prop_lut4_I3_O)        0.124     4.986 r  basys3_7seg_driver/hex7seg/D_INST_0/O
                         net (fo=1, routed)           3.198     8.183    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.719 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.719    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/score_counter/digit1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.145ns  (logic 4.589ns (45.232%)  route 5.556ns (54.768%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551     1.551    dinorun/score_counter/clk_i
    SLICE_X15Y26         FDRE                                         r  dinorun/score_counter/digit1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  dinorun/score_counter/digit1_q_reg[3]/Q
                         net (fo=5, routed)           1.790     3.761    basys3_7seg_driver/digit1_i[3]
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.060 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.667     4.727    basys3_7seg_driver/hex7seg/d3
    SLICE_X15Y15         LUT4 (Prop_lut4_I2_O)        0.152     4.879 r  basys3_7seg_driver/hex7seg/G_INST_0/O
                         net (fo=1, routed)           3.099     7.978    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    11.696 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.696    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/score_counter/digit1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.136ns  (logic 4.346ns (42.880%)  route 5.790ns (57.120%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551     1.551    dinorun/score_counter/clk_i
    SLICE_X15Y26         FDRE                                         r  dinorun/score_counter/digit1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  dinorun/score_counter/digit1_q_reg[3]/Q
                         net (fo=5, routed)           1.790     3.761    basys3_7seg_driver/digit1_i[3]
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.060 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.804     4.864    basys3_7seg_driver/hex7seg/d3
    SLICE_X15Y14         LUT4 (Prop_lut4_I2_O)        0.124     4.988 r  basys3_7seg_driver/hex7seg/B_INST_0/O
                         net (fo=1, routed)           3.196     8.183    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.688 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.688    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/score_counter/digit1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.048ns  (logic 4.371ns (43.501%)  route 5.677ns (56.499%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551     1.551    dinorun/score_counter/clk_i
    SLICE_X15Y26         FDRE                                         r  dinorun/score_counter/digit1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  dinorun/score_counter/digit1_q_reg[3]/Q
                         net (fo=5, routed)           1.790     3.761    basys3_7seg_driver/digit1_i[3]
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.060 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.667     4.727    basys3_7seg_driver/hex7seg/d3
    SLICE_X15Y15         LUT4 (Prop_lut4_I2_O)        0.124     4.851 r  basys3_7seg_driver/hex7seg/F_INST_0/O
                         net (fo=1, routed)           3.220     8.071    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.600 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.600    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/score_counter/digit1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.927ns  (logic 4.362ns (43.941%)  route 5.565ns (56.059%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551     1.551    dinorun/score_counter/clk_i
    SLICE_X15Y26         FDRE                                         r  dinorun/score_counter/digit1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.419     1.970 f  dinorun/score_counter/digit1_q_reg[3]/Q
                         net (fo=5, routed)           1.790     3.761    basys3_7seg_driver/digit1_i[3]
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.060 f  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.600     4.660    basys3_7seg_driver/hex7seg/d3
    SLICE_X15Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.784 r  basys3_7seg_driver/hex7seg/C_INST_0/O
                         net (fo=1, routed)           3.175     7.958    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.478 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.478    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_timer/v_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.757ns  (logic 4.269ns (43.756%)  route 5.488ns (56.244%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549     1.549    dinorun/vga_timer/clk_i
    SLICE_X14Y24         FDRE                                         r  dinorun/vga_timer/v_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 f  dinorun/vga_timer/v_q_reg[5]/Q
                         net (fo=38, routed)          2.284     4.351    dinorun/vga_timer/position_y_o[5]
    SLICE_X12Y27         LUT4 (Prop_lut4_I1_O)        0.124     4.475 r  dinorun/vga_timer/vsync_o_INST_0_i_1/O
                         net (fo=3, routed)           0.751     5.226    dinorun/vga_timer/vsync_o_INST_0_i_1_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  dinorun/vga_timer/vsync_o_INST_0/O
                         net (fo=3, routed)           2.453     7.803    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.306 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.306    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_timer/h_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.958ns  (logic 4.139ns (52.003%)  route 3.820ns (47.997%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549     1.549    dinorun/vga_timer/clk_i
    SLICE_X8Y24          FDRE                                         r  dinorun/vga_timer/h_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     2.067 r  dinorun/vga_timer/h_q_reg[5]/Q
                         net (fo=35, routed)          1.959     4.027    dinorun/vga_timer/position_x_o[5]
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     4.151 r  dinorun/vga_timer/hsync_o_INST_0/O
                         net (fo=1, routed)           1.860     6.011    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     9.508 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     9.508    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_red_o_reg[3]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.899ns  (logic 3.986ns (57.782%)  route 2.913ns (42.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     1.575    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549     1.549    dinorun/clk_25_175_i
    SLICE_X13Y25         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  dinorun/vga_red_o_reg[3]_lopt_replica_8/Q
                         net (fo=1, routed)           2.913     4.918    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530     8.449 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.449    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dinorun/vga_red_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.338ns (69.259%)  route 0.594ns (30.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556     0.556    dinorun/clk_25_175_i
    SLICE_X13Y28         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  dinorun/vga_red_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.594     1.290    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.487 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.487    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_red_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.345ns (69.610%)  route 0.587ns (30.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556     0.556    dinorun/clk_25_175_i
    SLICE_X13Y28         FDRE                                         r  dinorun/vga_red_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  dinorun/vga_red_o_reg[3]/Q
                         net (fo=1, routed)           0.587     1.284    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.487 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.487    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_red_o_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.369ns (67.874%)  route 0.648ns (32.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556     0.556    dinorun/clk_25_175_i
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  dinorun/vga_red_o_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.648     1.367    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.572 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.572    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_red_o_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.384ns (67.872%)  route 0.655ns (32.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556     0.556    dinorun/clk_25_175_i
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  dinorun/vga_red_o_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.655     1.375    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.594 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.594    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_red_o_reg[3]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.389ns (67.242%)  route 0.677ns (32.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556     0.556    dinorun/clk_25_175_i
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  dinorun/vga_red_o_reg[3]_lopt_replica_11/Q
                         net (fo=1, routed)           0.677     1.396    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.621 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.621    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_red_o_reg[3]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.348ns (64.787%)  route 0.732ns (35.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.553     0.553    dinorun/clk_25_175_i
    SLICE_X13Y25         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  dinorun/vga_red_o_reg[3]_lopt_replica_6/Q
                         net (fo=1, routed)           0.732     1.426    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.633 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.633    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_red_o_reg[3]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.424ns (68.368%)  route 0.659ns (31.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556     0.556    dinorun/clk_25_175_i
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.148     0.704 r  dinorun/vga_red_o_reg[3]_lopt_replica_5/Q
                         net (fo=1, routed)           0.659     1.362    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.276     2.638 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.638    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_red_o_reg[3]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.411ns (66.939%)  route 0.697ns (33.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.553     0.553    dinorun/clk_25_175_i
    SLICE_X13Y25         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  dinorun/vga_red_o_reg[3]_lopt_replica_7/Q
                         net (fo=1, routed)           0.697     1.377    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         1.283     2.660 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.660    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_red_o_reg[3]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.427ns (67.771%)  route 0.678ns (32.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556     0.556    dinorun/clk_25_175_i
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.148     0.704 r  dinorun/vga_red_o_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           0.678     1.382    lopt_3
    J18                  OBUF (Prop_obuf_I_O)         1.279     2.661 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.661    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dinorun/vga_red_o_reg[3]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_25_175_mmcm_100_to_25_175  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.384ns (65.397%)  route 0.732ns (34.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_175_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clk_25_175_mmcm_100_to_25_175
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556     0.556    dinorun/clk_25_175_i
    SLICE_X12Y27         FDRE                                         r  dinorun/vga_red_o_reg[3]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  dinorun/vga_red_o_reg[3]_lopt_replica_10/Q
                         net (fo=1, routed)           0.732     1.452    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         1.220     2.672 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.672    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mmcm_100_to_25_175
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm_100_to_25_175'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm_100_to_25_175 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575    21.575    mmcm_100_to_25_175/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    18.243 f  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    19.904    mmcm_100_to_25_175/inst/clkfbout_mmcm_100_to_25_175
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.000 f  mmcm_100_to_25_175/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    21.575    mmcm_100_to_25_175/inst/clkfbout_buf_mmcm_100_to_25_175
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm_100_to_25_175'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm_100_to_25_175 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     0.549    mmcm_100_to_25_175/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    mmcm_100_to_25_175/inst/clkfbout_mmcm_100_to_25_175
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_100_to_25_175/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    mmcm_100_to_25_175/inst/clkfbout_buf_mmcm_100_to_25_175
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mmcm_100_to_25_175/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 1.593ns (35.947%)  route 2.839ns (64.053%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           2.267     3.709    game_synchronizer/async_data_i[2]
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.152     3.861 r  game_synchronizer/sync_data_q[2]_i_1/O
                         net (fo=1, routed)           0.572     4.432    game_synchronizer/p_3_out[2]
    SLICE_X15Y27         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436     4.777    game_synchronizer/clk_sample_i
    SLICE_X15Y27         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.326ns  (logic 1.578ns (36.471%)  route 2.748ns (63.529%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           1.848     3.302    game_synchronizer/async_data_i[1]
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.124     3.426 r  game_synchronizer/sync_data_q[1]_i_1/O
                         net (fo=1, routed)           0.900     4.326    game_synchronizer/p_3_out[1]
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.446     4.787    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.576ns (37.767%)  route 2.598ns (62.233%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=2, routed)           1.839     3.291    game_synchronizer/async_data_i[0]
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.124     3.415 r  game_synchronizer/sync_data_q[0]_i_1/O
                         net (fo=1, routed)           0.759     4.174    game_synchronizer/p_3_out[0]
    SLICE_X13Y20         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.439     4.780    game_synchronizer/clk_sample_i
    SLICE_X13Y20         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 1.441ns (40.706%)  route 2.099ns (59.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           2.099     3.541    game_synchronizer/async_data_i[2]
    SLICE_X15Y27         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436     4.777    game_synchronizer/clk_sample_i
    SLICE_X15Y27         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_7seg/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 1.575ns (45.720%)  route 1.870ns (54.280%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           1.870     3.321    synchronizer_7seg/async_data_i[0]
    SLICE_X12Y10         LUT4 (Prop_lut4_I2_O)        0.124     3.445 r  synchronizer_7seg/sync_data_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.445    synchronizer_7seg/sync_data_q[0]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.448     4.789    synchronizer_7seg/clk_sample_i
    SLICE_X12Y10         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_25_175/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.429ns  (logic 1.575ns (45.934%)  route 1.854ns (54.066%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.305    synchronizer_25_175/async_data_i[0]
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.124     3.429 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.429    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.433     4.774    synchronizer_25_175/clk_sample_i
    SLICE_X13Y24         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.232ns  (logic 1.452ns (44.940%)  route 1.779ns (55.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=2, routed)           1.779     3.232    game_synchronizer/async_data_i[0]
    SLICE_X13Y20         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.439     4.780    game_synchronizer/clk_sample_i
    SLICE_X13Y20         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.780ns  (logic 1.454ns (52.295%)  route 1.326ns (47.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           1.326     2.780    game_synchronizer/async_data_i[1]
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.446     4.787    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.222ns (28.154%)  route 0.566ns (71.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.788    game_synchronizer/async_data_i[1]
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.831     1.958    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.221ns (23.239%)  route 0.728ns (76.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=2, routed)           0.728     0.949    game_synchronizer/async_data_i[0]
    SLICE_X13Y20         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.825     1.952    game_synchronizer/clk_sample_i
    SLICE_X13Y20         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_25_175/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.264ns (25.380%)  route 0.777ns (74.620%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           0.777     0.996    synchronizer_25_175/async_data_i[0]
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.041 r  synchronizer_25_175/sync_data_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.041    synchronizer_25_175/sync_data_q[0]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.820     1.947    synchronizer_25_175/clk_sample_i
    SLICE_X13Y24         FDRE                                         r  synchronizer_25_175/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer_7seg/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.264ns (25.281%)  route 0.781ns (74.719%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           0.781     1.000    synchronizer_7seg/async_data_i[0]
    SLICE_X12Y10         LUT4 (Prop_lut4_I2_O)        0.045     1.045 r  synchronizer_7seg/sync_data_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.045    synchronizer_7seg/sync_data_q[0]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     1.961    synchronizer_7seg/clk_sample_i
    SLICE_X12Y10         FDRE                                         r  synchronizer_7seg/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.210ns (18.592%)  route 0.917ns (81.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.917     1.127    game_synchronizer/async_data_i[2]
    SLICE_X15Y27         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     1.950    game_synchronizer/clk_sample_i
    SLICE_X15Y27         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.266ns (19.978%)  route 1.064ns (80.022%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=2, routed)           0.791     1.011    game_synchronizer/async_data_i[0]
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.045     1.056 r  game_synchronizer/sync_data_q[0]_i_1/O
                         net (fo=1, routed)           0.273     1.329    game_synchronizer/p_3_out[0]
    SLICE_X13Y20         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.825     1.952    game_synchronizer/clk_sample_i
    SLICE_X13Y20         FDRE                                         r  game_synchronizer/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.267ns (19.478%)  route 1.103ns (80.522%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.754     0.976    game_synchronizer/async_data_i[1]
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.021 r  game_synchronizer/sync_data_q[1]_i_1/O
                         net (fo=1, routed)           0.349     1.370    game_synchronizer/p_3_out[1]
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.831     1.958    game_synchronizer/clk_sample_i
    SLICE_X11Y13         FDRE                                         r  game_synchronizer/sync_data_q_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_synchronizer/sync_data_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.401ns  (logic 0.254ns (18.101%)  route 1.147ns (81.899%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.967     1.177    game_synchronizer/async_data_i[2]
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.044     1.221 r  game_synchronizer/sync_data_q[2]_i_1/O
                         net (fo=1, routed)           0.180     1.401    game_synchronizer/p_3_out[2]
    SLICE_X15Y27         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     1.950    game_synchronizer/clk_sample_i
    SLICE_X15Y27         FDRE                                         r  game_synchronizer/sync_data_q_reg[2]/C





