{"version":"1.1.0","info":[["/home/puneeth/Documents/codes/verilog/projects/encoder_decoder/decoder.sv",[[],null,0]],["/home/puneeth/Documents/codes/verilog/projects/encoder_decoder/encoder.sv",[[[[[["encoder",[[0,0],[1,77]],[[0,7],[0,14]],[],["module"]],[9,8]],[[["WIDTH",[[0,17],[0,36]],[[0,27],[0,32]],["encoder"],["parameter-port","parameter"]],["clk",[[1,3],[1,12]],[[1,9],[1,12]],["encoder"],["port","input"]],["reset",[[1,14],[1,25]],[[1,20],[1,25]],["encoder"],["port","input"]],["in",[[1,27],[1,47]],[[1,45],[1,47]],["encoder"],["port","input"]],["out",[[1,49],[1,75]],[[1,72],[1,75]],["encoder"],["port","reg"]]]]]]],null,0]]]}