// Seed: 722600016
module module_0;
  assign id_1 = id_1;
  always_ff id_2 <= -1 & -1'd0;
  assign id_1 = -1;
  wire id_3, id_4;
  wire id_5;
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1,
    input  tri0  id_2
);
  assign id_0 = -1;
  module_0 modCall_1 ();
  assign id_0 = id_2;
  id_4(
      -1
  );
endmodule
module module_2 (
    input tri0 id_0,
    output uwire id_1,
    input wand id_2,
    output supply1 id_3,
    output tri1 id_4,
    id_16,
    input uwire id_5,
    id_17,
    input tri1 id_6,
    input wor id_7,
    input tri id_8,
    output tri1 id_9,
    output tri0 id_10,
    input wor id_11,
    output wor id_12,
    output supply1 id_13,
    input tri1 id_14
);
  assign id_4 = -1;
  tri0 id_18, id_19, id_20, id_21, id_22 = 1;
  wire id_23;
  wire id_24;
  assign id_4 = id_0;
  module_0 modCall_1 ();
  assign id_3.id_7 = 1;
endmodule
