#-----------------------------------------------------------
# xsim v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Dec  9 22:14:14 2024
# Process ID: 26564
# Current directory: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/axil_conv2D/xsim_script.tcl}
# Log file: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/xsim.log
# Journal file: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog\xsim.jou
# Running On        :DESKTOP-9FNIQPR
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency     :3294 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :14877 MB
# Swap memory       :10737 MB
# Total Virtual     :25614 MB
# Available Virtual :9025 MB
#-----------------------------------------------------------
source xsim.dir/axil_conv2D/xsim_script.tcl
# xsim {axil_conv2D} -autoloadwcfg -tclbatch {axil_conv2D.tcl}
Time resolution is 1 ps
source axil_conv2D.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
// RTL Simulation : 1 / 3 [36.09%] @ "1003465000"
// RTL Simulation : 2 / 3 [36.09%] @ "2006545000"
// RTL Simulation : 3 / 3 [100.00%] @ "3009075000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3009135 ns : File "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D.autotb.v" Line 289
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec  9 22:14:18 2024...
