<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/scr1/src/includes/scr1_csr.svh
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="no">`ifndef</span> <span class="n">SCR1_CSR_SVH</span>
<a name="l-2"></a><span class="cp">`define SCR1_CSR_SVH</span>
<a name="l-3"></a><span class="c1">/// Copyright by Syntacore LLC Â© 2016-2019. See LICENSE for details</span>
<a name="l-4"></a><span class="c1">/// @file       &lt;scr1_csr.svh&gt;</span>
<a name="l-5"></a><span class="c1">/// @brief      CSR mapping/description file</span>
<a name="l-6"></a><span class="c1">///</span>
<a name="l-7"></a>
<a name="l-8"></a><span class="no">`include</span> <span class="s">&quot;scr1_arch_description.svh&quot;</span>
<a name="l-9"></a><span class="no">`include</span> <span class="s">&quot;scr1_arch_types.svh&quot;</span>
<a name="l-10"></a><span class="no">`include</span> <span class="s">&quot;scr1_ipic.svh&quot;</span>
<a name="l-11"></a>
<a name="l-12"></a><span class="no">`ifdef</span> <span class="n">SCR1_RVE_EXT</span>
<a name="l-13"></a><span class="cp">`define SCR1_CSR_REDUCED_CNT</span>
<a name="l-14"></a><span class="no">`endif</span> <span class="c1">// SCR1_RVE_EXT</span>
<a name="l-15"></a>
<a name="l-16"></a><span class="no">`ifdef</span> <span class="n">SCR1_CSR_REDUCED_CNT</span>
<a name="l-17"></a><span class="no">`undef</span> <span class="n">SCR1_CSR_MCOUNTEN_EN</span>
<a name="l-18"></a><span class="no">`endif</span> <span class="c1">// SCR1_CSR_REDUCED_CNT</span>
<a name="l-19"></a>
<a name="l-20"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-21"></a><span class="c1">// CSR addresses (standard)</span>
<a name="l-22"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-23"></a>
<a name="l-24"></a><span class="c1">// Machine Information Registers (read-only)</span>
<a name="l-25"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MVENDORID</span>     <span class="o">=</span> <span class="mh">&#39;hF11</span><span class="p">;</span>
<a name="l-26"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MARCHID</span>       <span class="o">=</span> <span class="mh">&#39;hF12</span><span class="p">;</span>
<a name="l-27"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MIMPID</span>        <span class="o">=</span> <span class="mh">&#39;hF13</span><span class="p">;</span>
<a name="l-28"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MHARTID</span>       <span class="o">=</span> <span class="mh">&#39;hF14</span><span class="p">;</span>
<a name="l-29"></a>
<a name="l-30"></a><span class="c1">// Machine Trap Setup (read-write)</span>
<a name="l-31"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MSTATUS</span>       <span class="o">=</span> <span class="mh">&#39;h300</span><span class="p">;</span>
<a name="l-32"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MISA</span>          <span class="o">=</span> <span class="mh">&#39;h301</span><span class="p">;</span>
<a name="l-33"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MIE</span>           <span class="o">=</span> <span class="mh">&#39;h304</span><span class="p">;</span>
<a name="l-34"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MTVEC</span>         <span class="o">=</span> <span class="mh">&#39;h305</span><span class="p">;</span>
<a name="l-35"></a>
<a name="l-36"></a><span class="c1">// Machine Trap Handling (read-write)</span>
<a name="l-37"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MSCRATCH</span>      <span class="o">=</span> <span class="mh">&#39;h340</span><span class="p">;</span>
<a name="l-38"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MEPC</span>          <span class="o">=</span> <span class="mh">&#39;h341</span><span class="p">;</span>
<a name="l-39"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MCAUSE</span>        <span class="o">=</span> <span class="mh">&#39;h342</span><span class="p">;</span>
<a name="l-40"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MTVAL</span>         <span class="o">=</span> <span class="mh">&#39;h343</span><span class="p">;</span>
<a name="l-41"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MIP</span>           <span class="o">=</span> <span class="mh">&#39;h344</span><span class="p">;</span>
<a name="l-42"></a>
<a name="l-43"></a><span class="c1">// Machine Counters/Timers (read-write)</span>
<a name="l-44"></a><span class="no">`ifndef</span> <span class="n">SCR1_CSR_REDUCED_CNT</span>
<a name="l-45"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MCYCLE</span>        <span class="o">=</span> <span class="mh">&#39;hB00</span><span class="p">;</span>
<a name="l-46"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MINSTRET</span>      <span class="o">=</span> <span class="mh">&#39;hB02</span><span class="p">;</span>
<a name="l-47"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MCYCLEH</span>       <span class="o">=</span> <span class="mh">&#39;hB80</span><span class="p">;</span>
<a name="l-48"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MINSTRETH</span>     <span class="o">=</span> <span class="mh">&#39;hB82</span><span class="p">;</span>
<a name="l-49"></a><span class="no">`endif</span> <span class="c1">// SCR1_CSR_REDUCED_CNT</span>
<a name="l-50"></a>
<a name="l-51"></a><span class="c1">// Shadow Counters/Timers (read-only)</span>
<a name="l-52"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_TIME</span>          <span class="o">=</span> <span class="mh">&#39;hC01</span><span class="p">;</span>
<a name="l-53"></a><span class="no">`ifndef</span> <span class="n">SCR1_CSR_REDUCED_CNT</span>
<a name="l-54"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_CYCLE</span>         <span class="o">=</span> <span class="mh">&#39;hC00</span><span class="p">;</span>
<a name="l-55"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_INSTRET</span>       <span class="o">=</span> <span class="mh">&#39;hC02</span><span class="p">;</span>
<a name="l-56"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_TIMEH</span>         <span class="o">=</span> <span class="mh">&#39;hC81</span><span class="p">;</span>
<a name="l-57"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_CYCLEH</span>        <span class="o">=</span> <span class="mh">&#39;hC80</span><span class="p">;</span>
<a name="l-58"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_INSTRETH</span>      <span class="o">=</span> <span class="mh">&#39;hC82</span><span class="p">;</span>
<a name="l-59"></a><span class="no">`endif</span> <span class="c1">// SCR1_CSR_REDUCED_CNT</span>
<a name="l-60"></a>
<a name="l-61"></a><span class="no">`ifdef</span> <span class="n">SCR1_DBGC_EN</span>
<a name="l-62"></a><span class="c1">//parameter bit [SCR1_CSR_ADDR_WIDTH-1:0] SCR1_CSR_ADDR_DBGC_SCRATCH  = &#39;h7C8;</span>
<a name="l-63"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_HDU_MBASE</span>    <span class="o">=</span> <span class="mh">&#39;h7B0</span><span class="p">;</span>
<a name="l-64"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_HDU_MSPAN</span>    <span class="o">=</span> <span class="mh">&#39;h004</span><span class="p">;</span>    <span class="c1">// must be power of 2</span>
<a name="l-65"></a><span class="no">`endif</span> <span class="c1">// SCR1_DBGC_EN</span>
<a name="l-66"></a>
<a name="l-67"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-68"></a><span class="c1">// CSR addresses (non-standard)</span>
<a name="l-69"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-70"></a><span class="no">`ifdef</span> <span class="n">SCR1_CSR_MCOUNTEN_EN</span>
<a name="l-71"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MCOUNTEN</span>      <span class="o">=</span> <span class="mh">&#39;h7E0</span><span class="p">;</span>
<a name="l-72"></a><span class="no">`endif</span> <span class="c1">// SCR1_CSR_MCOUNTEN_EN</span>
<a name="l-73"></a>
<a name="l-74"></a><span class="no">`ifdef</span> <span class="n">SCR1_BRKM_EN</span>
<a name="l-75"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_TDU_MBASE</span>    <span class="o">=</span> <span class="mh">&#39;h7A0</span><span class="p">;</span>
<a name="l-76"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_TDU_MSPAN</span>    <span class="o">=</span> <span class="mh">&#39;h008</span><span class="p">;</span>    <span class="c1">// must be power of 2</span>
<a name="l-77"></a><span class="no">`endif</span> <span class="c1">// SCR1_BRKM_EN</span>
<a name="l-78"></a>
<a name="l-79"></a><span class="no">`ifdef</span> <span class="n">SCR1_IPIC_EN</span>
<a name="l-80"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_IPIC_BASE</span>     <span class="o">=</span> <span class="mh">&#39;hBF0</span><span class="p">;</span>
<a name="l-81"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_IPIC_CISV</span>     <span class="o">=</span> <span class="p">(</span><span class="n">SCR1_CSR_ADDR_IPIC_BASE</span> <span class="o">+</span> <span class="n">SCR1_IPIC_CISV</span> <span class="p">);</span>
<a name="l-82"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_IPIC_CICSR</span>    <span class="o">=</span> <span class="p">(</span><span class="n">SCR1_CSR_ADDR_IPIC_BASE</span> <span class="o">+</span> <span class="n">SCR1_IPIC_CICSR</span><span class="p">);</span>
<a name="l-83"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_IPIC_IPR</span>      <span class="o">=</span> <span class="p">(</span><span class="n">SCR1_CSR_ADDR_IPIC_BASE</span> <span class="o">+</span> <span class="n">SCR1_IPIC_IPR</span>  <span class="p">);</span>
<a name="l-84"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_IPIC_ISVR</span>     <span class="o">=</span> <span class="p">(</span><span class="n">SCR1_CSR_ADDR_IPIC_BASE</span> <span class="o">+</span> <span class="n">SCR1_IPIC_ISVR</span> <span class="p">);</span>
<a name="l-85"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_IPIC_EOI</span>      <span class="o">=</span> <span class="p">(</span><span class="n">SCR1_CSR_ADDR_IPIC_BASE</span> <span class="o">+</span> <span class="n">SCR1_IPIC_EOI</span>  <span class="p">);</span>
<a name="l-86"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_IPIC_SOI</span>      <span class="o">=</span> <span class="p">(</span><span class="n">SCR1_CSR_ADDR_IPIC_BASE</span> <span class="o">+</span> <span class="n">SCR1_IPIC_SOI</span>  <span class="p">);</span>
<a name="l-87"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_IPIC_IDX</span>      <span class="o">=</span> <span class="p">(</span><span class="n">SCR1_CSR_ADDR_IPIC_BASE</span> <span class="o">+</span> <span class="n">SCR1_IPIC_IDX</span>  <span class="p">);</span>
<a name="l-88"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_IPIC_ICSR</span>     <span class="o">=</span> <span class="p">(</span><span class="n">SCR1_CSR_ADDR_IPIC_BASE</span> <span class="o">+</span> <span class="n">SCR1_IPIC_ICSR</span> <span class="p">);</span>
<a name="l-89"></a><span class="no">`endif</span> <span class="c1">// SCR1_IPIC_EN</span>
<a name="l-90"></a>
<a name="l-91"></a>
<a name="l-92"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-93"></a><span class="c1">// CSR definitions</span>
<a name="l-94"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-95"></a>
<a name="l-96"></a><span class="c1">// General</span>
<a name="l-97"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_RST_VECTOR</span>      <span class="o">=</span> <span class="n">SCR1_ARCH_RST_VECTOR</span><span class="p">;</span>
<a name="l-98"></a>
<a name="l-99"></a><span class="c1">// Reset values TBD</span>
<a name="l-100"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="n">SCR1_CSR_MIE_MSIE_RST_VAL</span>             <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-101"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="n">SCR1_CSR_MIE_MTIE_RST_VAL</span>             <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-102"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="n">SCR1_CSR_MIE_MEIE_RST_VAL</span>             <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-103"></a>
<a name="l-104"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="n">SCR1_CSR_MIP_MSIP_RST_VAL</span>             <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-105"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="n">SCR1_CSR_MIP_MTIP_RST_VAL</span>             <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-106"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="n">SCR1_CSR_MIP_MEIP_RST_VAL</span>             <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-107"></a>
<a name="l-108"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="n">SCR1_CSR_MSTATUS_MIE_RST_VAL</span>          <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-109"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="n">SCR1_CSR_MSTATUS_MPIE_RST_VAL</span>         <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-110"></a>
<a name="l-111"></a><span class="c1">// MISA</span>
<a name="l-112"></a><span class="cp">`define SCR1_RVC_ENC                                `SCR1_XLEN&#39;h0004</span>
<a name="l-113"></a><span class="cp">`define SCR1_RVE_ENC                                `SCR1_XLEN&#39;h0010</span>
<a name="l-114"></a><span class="cp">`define SCR1_RVI_ENC                                `SCR1_XLEN&#39;h0100</span>
<a name="l-115"></a><span class="cp">`define SCR1_RVM_ENC                                `SCR1_XLEN&#39;h1000</span>
<a name="l-116"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">SCR1_MISA_MXL_32</span>    <span class="o">=</span> <span class="mh">2</span><span class="mi">&#39;d1</span><span class="p">;</span>
<a name="l-117"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">SCR1_CSR_MISA</span>       <span class="o">=</span> <span class="p">(</span><span class="n">SCR1_MISA_MXL_32</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">2</span><span class="p">))</span>
<a name="l-118"></a><span class="no">`ifdef</span> <span class="n">SCR1_RVI_EXT</span>
<a name="l-119"></a>                                                    <span class="o">|</span> <span class="no">`SCR1_RVI_ENC</span>
<a name="l-120"></a><span class="no">`elsif</span> <span class="n">SCR1_RVE_EXT</span>
<a name="l-121"></a>                                                    <span class="o">|</span> <span class="no">`SCR1_RVE_ENC</span>
<a name="l-122"></a><span class="no">`endif</span>
<a name="l-123"></a><span class="no">`ifdef</span> <span class="n">SCR1_RVC_EXT</span>
<a name="l-124"></a>                                                    <span class="o">|</span> <span class="no">`SCR1_RVC_ENC</span>
<a name="l-125"></a><span class="no">`endif</span>
<a name="l-126"></a><span class="no">`ifdef</span> <span class="n">SCR1_RVM_EXT</span>
<a name="l-127"></a>                                                    <span class="o">|</span> <span class="no">`SCR1_RVM_ENC</span>
<a name="l-128"></a><span class="no">`endif</span>
<a name="l-129"></a>                                                    <span class="p">;</span>
<a name="l-130"></a>
<a name="l-131"></a><span class="c1">// MVENDORID</span>
<a name="l-132"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_MVENDORID</span>   <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-133"></a>
<a name="l-134"></a><span class="c1">// MARCHID</span>
<a name="l-135"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_MARCHID</span>     <span class="o">=</span> <span class="no">`SCR1_XLEN</span><span class="mi">&#39;d8</span><span class="p">;</span>
<a name="l-136"></a>
<a name="l-137"></a><span class="c1">// MIMPID</span>
<a name="l-138"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_MIMPID</span>      <span class="o">=</span> <span class="no">`SCR1_MIMPID</span><span class="p">;</span>
<a name="l-139"></a>
<a name="l-140"></a><span class="c1">// MSTATUS</span>
<a name="l-141"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_MSTATUS_MPP</span>            <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">;</span>
<a name="l-142"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">SCR1_CSR_MSTATUS_MIE_OFFSET</span>  <span class="o">=</span> <span class="mh">3</span><span class="p">;</span>
<a name="l-143"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">SCR1_CSR_MSTATUS_MPIE_OFFSET</span> <span class="o">=</span> <span class="mh">7</span><span class="p">;</span>
<a name="l-144"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">SCR1_CSR_MSTATUS_MPP_OFFSET</span>  <span class="o">=</span> <span class="mh">11</span><span class="p">;</span>
<a name="l-145"></a>
<a name="l-146"></a><span class="c1">// MTVEC</span>
<a name="l-147"></a><span class="c1">// bits [5:0] are always zero</span>
<a name="l-148"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="n">SCR1_CSR_MTVEC_BASE_ZERO_BITS</span><span class="p">]</span> <span class="n">SCR1_CSR_MTVEC_BASE_RST_VAL</span>  <span class="o">=</span> <span class="n">SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL</span><span class="p">;</span>
<a name="l-149"></a>
<a name="l-150"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="n">SCR1_CSR_MTVEC_MODE_DIRECT</span>            <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-151"></a><span class="no">`ifdef</span> <span class="n">SCR1_VECT_IRQ_EN</span>
<a name="l-152"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="n">SCR1_CSR_MTVEC_MODE_VECTORED</span>          <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-153"></a><span class="no">`endif</span> <span class="c1">// SCR1_VECT_IRQ_EN</span>
<a name="l-154"></a>
<a name="l-155"></a><span class="c1">// MIE, MIP</span>
<a name="l-156"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">SCR1_CSR_MIE_MSIE_OFFSET</span>     <span class="o">=</span> <span class="mh">3</span><span class="p">;</span>
<a name="l-157"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">SCR1_CSR_MIE_MTIE_OFFSET</span>     <span class="o">=</span> <span class="mh">7</span><span class="p">;</span>
<a name="l-158"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">SCR1_CSR_MIE_MEIE_OFFSET</span>     <span class="o">=</span> <span class="mh">11</span><span class="p">;</span>
<a name="l-159"></a>
<a name="l-160"></a><span class="no">`ifdef</span> <span class="n">SCR1_CSR_MCOUNTEN_EN</span>
<a name="l-161"></a><span class="c1">// MCOUNTEN</span>
<a name="l-162"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">SCR1_CSR_MCOUNTEN_CY_OFFSET</span>  <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-163"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">SCR1_CSR_MCOUNTEN_IR_OFFSET</span>  <span class="o">=</span> <span class="mh">2</span><span class="p">;</span>
<a name="l-164"></a><span class="no">`endif</span> <span class="c1">// SCR1_CSR_MCOUNTEN_EN</span>
<a name="l-165"></a>
<a name="l-166"></a><span class="c1">// MCAUSE</span>
<a name="l-167"></a><span class="k">typedef</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">type_scr1_csr_mcause_ec_v</span><span class="p">;</span>
<a name="l-168"></a>
<a name="l-169"></a><span class="c1">// MCYCLE, MINSTRET</span>
<a name="l-170"></a><span class="no">`ifdef</span> <span class="n">SCR1_CSR_REDUCED_CNT</span>
<a name="l-171"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">SCR1_CSR_COUNTERS_WIDTH</span>      <span class="o">=</span> <span class="mh">32</span><span class="p">;</span>
<a name="l-172"></a><span class="no">`else</span> <span class="c1">// ~SCR1_CSR_REDUCED_CNT</span>
<a name="l-173"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">SCR1_CSR_COUNTERS_WIDTH</span>      <span class="o">=</span> <span class="mh">64</span><span class="p">;</span>
<a name="l-174"></a><span class="no">`endif</span> <span class="c1">// ~SCR1_CSR_REDUCED_CNT</span>
<a name="l-175"></a>
<a name="l-176"></a><span class="c1">// HPM</span>
<a name="l-177"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_HPMCOUNTER_MASK</span>   <span class="o">=</span> <span class="mh">7</span><span class="mb">&#39;b1100000</span><span class="p">;</span>
<a name="l-178"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_HPMCOUNTERH_MASK</span>  <span class="o">=</span> <span class="mh">7</span><span class="mb">&#39;b1100100</span><span class="p">;</span>
<a name="l-179"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MHPMCOUNTER_MASK</span>  <span class="o">=</span> <span class="mh">7</span><span class="mb">&#39;b1011000</span><span class="p">;</span>
<a name="l-180"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MHPMCOUNTERH_MASK</span> <span class="o">=</span> <span class="mh">7</span><span class="mb">&#39;b1011100</span><span class="p">;</span>
<a name="l-181"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_MHPMEVENT_MASK</span>    <span class="o">=</span> <span class="mh">7</span><span class="mb">&#39;b0011001</span><span class="p">;</span>
<a name="l-182"></a>
<a name="l-183"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-184"></a><span class="c1">// Types declaration</span>
<a name="l-185"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-186"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">{</span>
<a name="l-187"></a>    <span class="n">SCR1_CSR_RESP_OK</span><span class="p">,</span>
<a name="l-188"></a>    <span class="n">SCR1_CSR_RESP_ER</span><span class="p">,</span>
<a name="l-189"></a>    <span class="n">SCR1_CSR_RESP_ERROR</span> <span class="o">=</span> <span class="m">&#39;x</span>
<a name="l-190"></a><span class="p">}</span> <span class="n">type_scr1_csr_resp_e</span><span class="p">;</span>
<a name="l-191"></a>
<a name="l-192"></a><span class="no">`endif</span> <span class="c1">// SCR1_CSR_SVH</span>
</pre></div>
</td></tr></table>
  </body>
</html>