design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_ADC_handler_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ADC_handler_0_0/sim/design_1_ADC_handler_0_0.vhd,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_dds_compiler_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_fir_compiler_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_fir_compiler_0_0/sim/design_1_fir_compiler_0_0.vhd,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_axi_dma_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0/sim/design_1_axi_dma_0.vhd,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_fifo_generator_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_auto_ds_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="$ref_dir/../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../Data_Acq_1.srcs/sources_1/bd/design_1/ipshared/8b3d"
glbl.v,Verilog,xil_defaultlib,glbl.v
