

================================================================
== Vivado HLS Report for 'xFGradientY3x3_0_0_s'
================================================================
* Date:           Wed May 23 18:09:48 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobel_accel
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.14|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 1.92ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b2_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b2_V)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b1_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b1_V)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b0_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b0_V)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t2_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %t2_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t1_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %t1_V)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t0_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %t0_V)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%M00 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %t1_V_read, i1 false)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:114]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%M00_cast = zext i9 %M00 to i10" [C:/xfopencv/include\imgproc/xf_sobel.hpp:114]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%M01 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %b1_V_read, i1 false)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:115]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%M01_cast = zext i9 %M01 to i10" [C:/xfopencv/include\imgproc/xf_sobel.hpp:115]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %b0_V_read to i9" [C:/xfopencv/include\imgproc/xf_sobel.hpp:116]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %b2_V_read to i9" [C:/xfopencv/include\imgproc/xf_sobel.hpp:116]
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%r_V = add i9 %lhs_V, %rhs_V" [C:/xfopencv/include\imgproc/xf_sobel.hpp:116]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i8 %t0_V_read to i9" [C:/xfopencv/include\imgproc/xf_sobel.hpp:117]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i8 %t2_V_read to i9" [C:/xfopencv/include\imgproc/xf_sobel.hpp:117]
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%r_V_1 = add i9 %lhs_V_1, %rhs_V_1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:117]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%out_pix = sub i10 %M01_cast, %M00_cast" [C:/xfopencv/include\imgproc/xf_sobel.hpp:120]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 6.14ns
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%A00_cast = zext i9 %r_V to i11" [C:/xfopencv/include\imgproc/xf_sobel.hpp:116]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%S00_cast = zext i9 %r_V_1 to i11" [C:/xfopencv/include\imgproc/xf_sobel.hpp:117]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_pix_cast = sext i10 %out_pix to i11" [C:/xfopencv/include\imgproc/xf_sobel.hpp:120]
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%out_pix_1 = add i11 %A00_cast, %out_pix_cast" [C:/xfopencv/include\imgproc/xf_sobel.hpp:121]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%out_pix_2 = sub i11 %out_pix_1, %S00_cast" [C:/xfopencv/include\imgproc/xf_sobel.hpp:122]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%g_y_V = trunc i11 %out_pix_2 to i8" [C:/xfopencv/include\imgproc/xf_sobel.hpp:124]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %out_pix_2, i32 10)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:127]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %out_pix_2, i32 8, i32 10)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:131]
ST_2 : Operation 28 [1/1] (1.13ns)   --->   "%icmp = icmp sgt i3 %tmp_6, 0" [C:/xfopencv/include\imgproc/xf_sobel.hpp:131]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%not_tmp_s = xor i1 %tmp_5, true" [C:/xfopencv/include\imgproc/xf_sobel.hpp:127]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%p_cast = select i1 %not_tmp_s, i8 -1, i8 0" [C:/xfopencv/include\imgproc/xf_sobel.hpp:127]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%tmp = or i1 %tmp_5, %icmp" [C:/xfopencv/include\imgproc/xf_sobel.hpp:127]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.24ns) (out node of the LUT)   --->   "%agg_result_V_1 = select i1 %tmp, i8 %p_cast, i8 %g_y_V" [C:/xfopencv/include\imgproc/xf_sobel.hpp:127]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret i8 %agg_result_V_1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:136]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.92ns
The critical path consists of the following:
	wire read on port 'b2_V' [7]  (0 ns)
	'add' operation ('r.V', C:/xfopencv/include\imgproc/xf_sobel.hpp:116) [19]  (1.92 ns)

 <State 2>: 6.14ns
The critical path consists of the following:
	'add' operation ('out_pix_1', C:/xfopencv/include\imgproc/xf_sobel.hpp:121) [27]  (0 ns)
	'sub' operation ('out_pix', C:/xfopencv/include\imgproc/xf_sobel.hpp:122) [28]  (3.76 ns)
	'icmp' operation ('icmp', C:/xfopencv/include\imgproc/xf_sobel.hpp:131) [32]  (1.13 ns)
	'or' operation ('tmp', C:/xfopencv/include\imgproc/xf_sobel.hpp:127) [35]  (0 ns)
	'select' operation ('agg_result_V_1', C:/xfopencv/include\imgproc/xf_sobel.hpp:127) [36]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
