AArch64 MP.FR+rfi-ctrlisb+po
"Rfi DpCtrlIsbdW Iffe PodRR Fre"
Cycle=Rfi DpCtrlIsbdW Iffe PodRR Fre
Relax=Iffe
Safe=Rfi Fre PodRR DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Fr
Orig=Rfi DpCtrlIsbdW Iffe PodRR Fre
{
0:X0=0x1; 0:X1=x; 0:X3=0x14000001; 0:X4=P1:Lself08;
1:X2=x;
}
 P0           | P1          ;
 STR W0,[X1]  | Lself08:    ;
 LDR W2,[X1]  | B L01       ;
 CBNZ W2,LC00 | MOV W0,#2   ;
 LC00:        | B L02       ;
 ISB          | L01:        ;
 STR W3,[X4]  | MOV W0,#1   ;
              | L02:        ;
              | LDR W1,[X2] ;
exists
(0:X2=0x1 /\ 1:X0=0x2 /\ 1:X1=0x0)
