// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_myproject (
        input_r_dout,
        input_r_empty_n,
        input_r_read,
        output_r_din,
        output_r_full_n,
        output_r_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [255:0] input_r_dout;
input   input_r_empty_n;
output   input_r_read;
output  [79:0] output_r_din;
input   output_r_full_n;
output   output_r_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_start;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_done;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_continue;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_idle;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_ready;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_out;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_write;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_input_r_read;
wire   [1023:0] dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_din;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_write;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_start;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_done;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_continue;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_idle;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_ready;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_start_out;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_start_write;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer2_out_read;
wire   [383:0] relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer4_out_din;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer4_out_write;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_start;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_done;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_continue;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_idle;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_ready;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_out;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_write;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer4_out_read;
wire   [511:0] dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_din;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_write;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_start;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_done;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_continue;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_idle;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_ready;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_start_out;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_start_write;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer5_out_read;
wire   [191:0] relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer7_out_din;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer7_out_write;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_start;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_done;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_continue;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_idle;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_ready;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_start_out;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_start_write;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer7_out_read;
wire   [511:0] dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer8_out_din;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer8_out_write;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_start;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_done;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_continue;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_idle;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_ready;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_start_out;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_start_write;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer8_out_read;
wire   [191:0] relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer10_out_din;
wire    relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer10_out_write;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_start;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_done;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_continue;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_idle;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_ready;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_start_out;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_start_write;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer10_out_read;
wire   [79:0] dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer11_out_din;
wire    dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer11_out_write;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_start;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_done;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_continue;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_idle;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_ready;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_layer11_out_read;
wire   [79:0] softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_output_r_din;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_output_r_write;
wire    layer2_out_full_n;
wire   [1023:0] layer2_out_dout;
wire   [1:0] layer2_out_num_data_valid;
wire   [1:0] layer2_out_fifo_cap;
wire    layer2_out_empty_n;
wire    layer4_out_full_n;
wire   [383:0] layer4_out_dout;
wire   [1:0] layer4_out_num_data_valid;
wire   [1:0] layer4_out_fifo_cap;
wire    layer4_out_empty_n;
wire    layer5_out_full_n;
wire   [511:0] layer5_out_dout;
wire   [1:0] layer5_out_num_data_valid;
wire   [1:0] layer5_out_fifo_cap;
wire    layer5_out_empty_n;
wire    layer7_out_full_n;
wire   [191:0] layer7_out_dout;
wire   [1:0] layer7_out_num_data_valid;
wire   [1:0] layer7_out_fifo_cap;
wire    layer7_out_empty_n;
wire    layer8_out_full_n;
wire   [511:0] layer8_out_dout;
wire   [1:0] layer8_out_num_data_valid;
wire   [1:0] layer8_out_fifo_cap;
wire    layer8_out_empty_n;
wire    layer10_out_full_n;
wire   [191:0] layer10_out_dout;
wire   [1:0] layer10_out_num_data_valid;
wire   [1:0] layer10_out_fifo_cap;
wire    layer10_out_empty_n;
wire    layer11_out_full_n;
wire   [79:0] layer11_out_dout;
wire   [1:0] layer11_out_num_data_valid;
wire   [1:0] layer11_out_fifo_cap;
wire    layer11_out_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_din;
wire    start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_dout;
wire    start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_din;
wire    start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_full_n;
wire   [0:0] start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_dout;
wire    start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_din;
wire    start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_dout;
wire    start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_din;
wire    start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_full_n;
wire   [0:0] start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_dout;
wire    start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_din;
wire    start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_dout;
wire    start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_din;
wire    start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_full_n;
wire   [0:0] start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_dout;
wire    start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_empty_n;
wire   [0:0] start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_din;
wire    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_full_n;
wire   [0:0] start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_dout;
wire    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_empty_n;

alveo_hls4ml_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_full_n),
    .ap_done(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_done),
    .ap_continue(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_continue),
    .ap_idle(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_idle),
    .ap_ready(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_ready),
    .start_out(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_out),
    .start_write(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_write),
    .input_r_dout(input_r_dout),
    .input_r_num_data_valid(2'd0),
    .input_r_fifo_cap(2'd0),
    .input_r_empty_n(input_r_empty_n),
    .input_r_read(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_input_r_read),
    .layer2_out_din(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_din),
    .layer2_out_num_data_valid(layer2_out_num_data_valid),
    .layer2_out_fifo_cap(layer2_out_fifo_cap),
    .layer2_out_full_n(layer2_out_full_n),
    .layer2_out_write(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_write)
);

alveo_hls4ml_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_s relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_full_n),
    .ap_done(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_ready),
    .start_out(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_start_out),
    .start_write(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_start_write),
    .layer2_out_dout(layer2_out_dout),
    .layer2_out_num_data_valid(layer2_out_num_data_valid),
    .layer2_out_fifo_cap(layer2_out_fifo_cap),
    .layer2_out_empty_n(layer2_out_empty_n),
    .layer2_out_read(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer2_out_read),
    .layer4_out_din(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer4_out_din),
    .layer4_out_num_data_valid(layer4_out_num_data_valid),
    .layer4_out_fifo_cap(layer4_out_fifo_cap),
    .layer4_out_full_n(layer4_out_full_n),
    .layer4_out_write(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer4_out_write)
);

alveo_hls4ml_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_full_n),
    .ap_done(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_done),
    .ap_continue(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_continue),
    .ap_idle(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_idle),
    .ap_ready(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_ready),
    .start_out(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_out),
    .start_write(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_write),
    .layer4_out_dout(layer4_out_dout),
    .layer4_out_num_data_valid(layer4_out_num_data_valid),
    .layer4_out_fifo_cap(layer4_out_fifo_cap),
    .layer4_out_empty_n(layer4_out_empty_n),
    .layer4_out_read(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer4_out_read),
    .layer5_out_din(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_din),
    .layer5_out_num_data_valid(layer5_out_num_data_valid),
    .layer5_out_fifo_cap(layer5_out_fifo_cap),
    .layer5_out_full_n(layer5_out_full_n),
    .layer5_out_write(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_write)
);

alveo_hls4ml_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_s relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_full_n),
    .ap_done(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_ready),
    .start_out(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_start_out),
    .start_write(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_start_write),
    .layer5_out_dout(layer5_out_dout),
    .layer5_out_num_data_valid(layer5_out_num_data_valid),
    .layer5_out_fifo_cap(layer5_out_fifo_cap),
    .layer5_out_empty_n(layer5_out_empty_n),
    .layer5_out_read(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer5_out_read),
    .layer7_out_din(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer7_out_din),
    .layer7_out_num_data_valid(layer7_out_num_data_valid),
    .layer7_out_fifo_cap(layer7_out_fifo_cap),
    .layer7_out_full_n(layer7_out_full_n),
    .layer7_out_write(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer7_out_write)
);

alveo_hls4ml_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_full_n),
    .ap_done(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_done),
    .ap_continue(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_continue),
    .ap_idle(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_idle),
    .ap_ready(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_ready),
    .start_out(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_start_out),
    .start_write(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_start_write),
    .layer7_out_dout(layer7_out_dout),
    .layer7_out_num_data_valid(layer7_out_num_data_valid),
    .layer7_out_fifo_cap(layer7_out_fifo_cap),
    .layer7_out_empty_n(layer7_out_empty_n),
    .layer7_out_read(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer7_out_read),
    .layer8_out_din(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer8_out_din),
    .layer8_out_num_data_valid(layer8_out_num_data_valid),
    .layer8_out_fifo_cap(layer8_out_fifo_cap),
    .layer8_out_full_n(layer8_out_full_n),
    .layer8_out_write(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer8_out_write)
);

alveo_hls4ml_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_s relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_full_n),
    .ap_done(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_ready),
    .start_out(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_start_out),
    .start_write(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_start_write),
    .layer8_out_dout(layer8_out_dout),
    .layer8_out_num_data_valid(layer8_out_num_data_valid),
    .layer8_out_fifo_cap(layer8_out_fifo_cap),
    .layer8_out_empty_n(layer8_out_empty_n),
    .layer8_out_read(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer8_out_read),
    .layer10_out_din(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer10_out_din),
    .layer10_out_num_data_valid(layer10_out_num_data_valid),
    .layer10_out_fifo_cap(layer10_out_fifo_cap),
    .layer10_out_full_n(layer10_out_full_n),
    .layer10_out_write(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer10_out_write)
);

alveo_hls4ml_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_start),
    .start_full_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_full_n),
    .ap_done(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_done),
    .ap_continue(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_continue),
    .ap_idle(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_idle),
    .ap_ready(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_ready),
    .start_out(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_start_out),
    .start_write(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_start_write),
    .layer10_out_dout(layer10_out_dout),
    .layer10_out_num_data_valid(layer10_out_num_data_valid),
    .layer10_out_fifo_cap(layer10_out_fifo_cap),
    .layer10_out_empty_n(layer10_out_empty_n),
    .layer10_out_read(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer10_out_read),
    .layer11_out_din(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer11_out_din),
    .layer11_out_num_data_valid(layer11_out_num_data_valid),
    .layer11_out_fifo_cap(layer11_out_fifo_cap),
    .layer11_out_full_n(layer11_out_full_n),
    .layer11_out_write(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer11_out_write)
);

alveo_hls4ml_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_start),
    .ap_done(softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_done),
    .ap_continue(softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_continue),
    .ap_idle(softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_idle),
    .ap_ready(softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_ready),
    .layer11_out_dout(layer11_out_dout),
    .layer11_out_num_data_valid(layer11_out_num_data_valid),
    .layer11_out_fifo_cap(layer11_out_fifo_cap),
    .layer11_out_empty_n(layer11_out_empty_n),
    .layer11_out_read(softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_layer11_out_read),
    .output_r_din(softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_output_r_din),
    .output_r_num_data_valid(2'd0),
    .output_r_fifo_cap(2'd0),
    .output_r_full_n(output_r_full_n),
    .output_r_write(softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_output_r_write)
);

alveo_hls4ml_fifo_w1024_d1_S layer2_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_din),
    .if_full_n(layer2_out_full_n),
    .if_write(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_write),
    .if_dout(layer2_out_dout),
    .if_num_data_valid(layer2_out_num_data_valid),
    .if_fifo_cap(layer2_out_fifo_cap),
    .if_empty_n(layer2_out_empty_n),
    .if_read(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer2_out_read)
);

alveo_hls4ml_fifo_w384_d1_S layer4_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer4_out_din),
    .if_full_n(layer4_out_full_n),
    .if_write(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_layer4_out_write),
    .if_dout(layer4_out_dout),
    .if_num_data_valid(layer4_out_num_data_valid),
    .if_fifo_cap(layer4_out_fifo_cap),
    .if_empty_n(layer4_out_empty_n),
    .if_read(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer4_out_read)
);

alveo_hls4ml_fifo_w512_d1_S layer5_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_din),
    .if_full_n(layer5_out_full_n),
    .if_write(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_write),
    .if_dout(layer5_out_dout),
    .if_num_data_valid(layer5_out_num_data_valid),
    .if_fifo_cap(layer5_out_fifo_cap),
    .if_empty_n(layer5_out_empty_n),
    .if_read(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer5_out_read)
);

alveo_hls4ml_fifo_w192_d1_S layer7_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer7_out_din),
    .if_full_n(layer7_out_full_n),
    .if_write(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_layer7_out_write),
    .if_dout(layer7_out_dout),
    .if_num_data_valid(layer7_out_num_data_valid),
    .if_fifo_cap(layer7_out_fifo_cap),
    .if_empty_n(layer7_out_empty_n),
    .if_read(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer7_out_read)
);

alveo_hls4ml_fifo_w512_d1_S layer8_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer8_out_din),
    .if_full_n(layer8_out_full_n),
    .if_write(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_layer8_out_write),
    .if_dout(layer8_out_dout),
    .if_num_data_valid(layer8_out_num_data_valid),
    .if_fifo_cap(layer8_out_fifo_cap),
    .if_empty_n(layer8_out_empty_n),
    .if_read(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer8_out_read)
);

alveo_hls4ml_fifo_w192_d1_S layer10_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer10_out_din),
    .if_full_n(layer10_out_full_n),
    .if_write(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_layer10_out_write),
    .if_dout(layer10_out_dout),
    .if_num_data_valid(layer10_out_num_data_valid),
    .if_fifo_cap(layer10_out_fifo_cap),
    .if_empty_n(layer10_out_empty_n),
    .if_read(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer10_out_read)
);

alveo_hls4ml_fifo_w80_d1_S layer11_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer11_out_din),
    .if_full_n(layer11_out_full_n),
    .if_write(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_layer11_out_write),
    .if_dout(layer11_out_dout),
    .if_num_data_valid(layer11_out_num_data_valid),
    .if_fifo_cap(layer11_out_fifo_cap),
    .if_empty_n(layer11_out_empty_n),
    .if_read(softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_layer11_out_read)
);

alveo_hls4ml_start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0 start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_full_n),
    .if_write(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_empty_n),
    .if_read(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_ready)
);

alveo_hls4ml_start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0 start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_din),
    .if_full_n(start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_full_n),
    .if_write(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_start_write),
    .if_dout(start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_dout),
    .if_empty_n(start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_empty_n),
    .if_read(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_ready)
);

alveo_hls4ml_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0 start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_full_n),
    .if_write(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_empty_n),
    .if_read(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_ready)
);

alveo_hls4ml_start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0 start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_din),
    .if_full_n(start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_full_n),
    .if_write(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_start_write),
    .if_dout(start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_dout),
    .if_empty_n(start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_empty_n),
    .if_read(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_ready)
);

alveo_hls4ml_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10dEe start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10dEe_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_full_n),
    .if_write(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_empty_n),
    .if_read(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_ready)
);

alveo_hls4ml_start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0 start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_din),
    .if_full_n(start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_full_n),
    .if_write(relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_start_write),
    .if_dout(start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_dout),
    .if_empty_n(start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_empty_n),
    .if_read(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_ready)
);

alveo_hls4ml_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_din),
    .if_full_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_full_n),
    .if_write(dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_start_write),
    .if_dout(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_dout),
    .if_empty_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_empty_n),
    .if_read(softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_ready)
);

assign ap_done = softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_done;

assign ap_idle = (softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_idle & relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_idle & relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_idle & relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_idle & dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_idle & dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_idle & dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_idle & dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_idle);

assign ap_ready = dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_ready;

assign dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_continue = 1'b1;

assign dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_start = ap_start;

assign dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_continue = 1'b1;

assign dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ap_start = start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_empty_n;

assign dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_continue = 1'b1;

assign dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ap_start = start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_empty_n;

assign dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_continue = 1'b1;

assign dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_start = start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_empty_n;

assign input_r_read = dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_input_r_read;

assign output_r_din = softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_output_r_din;

assign output_r_write = softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_output_r_write;

assign relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_ap_start = start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_empty_n;

assign relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_ap_start = start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_empty_n;

assign relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_ap_start = start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_empty_n;

assign softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_continue = ap_continue;

assign softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ap_start = start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_empty_n;

assign start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_din = 1'b1;

assign start_for_dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_din = 1'b1;

assign start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config10_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_32u_array_ap_ufixed_6_0_4_0_0_32u_relu_config7_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config4_U0_din = 1'b1;

assign start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_din = 1'b1;

endmodule //alveo_hls4ml_myproject
