// Seed: 1049135496
module module_0;
  wire id_1;
  ;
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign module_1.id_0 = 0;
  assign {1} = -1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    output wor id_2,
    input supply0 id_3,
    input wor id_4[1 'b0 : 1],
    output wand id_5,
    input tri id_6
);
  assign id_5 = 1;
  parameter id_8 = -1 & 1;
  localparam id_9 = -1 - {-1, -1'h0};
  module_0 modCall_1 ();
  reg id_10;
  assign id_5 = id_6;
  parameter id_11 = id_9;
  assign id_1  = id_0;
  assign id_2  = 1;
  assign id_10 = id_6;
  always begin : LABEL_0
    id_1 = 1;
    id_10 <= id_4;
  end
  for (id_12 = -1; -1; id_10 = 1) wire id_13;
  ;
endmodule
