<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="jta1469529531483" xml:lang="en-us">
  <title class="- topic/title ">Error system registers</title>

  <shortdesc class="- topic/shortdesc "> <ph class="- topic/ph ">This chapter describes the error registers accessed by the AArch64 error registers.</ph> </shortdesc>
  
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
   
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section "/>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="joh1440673267089.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Error system register summary</linktext><desc class="- topic/desc ">This section identifies the ERR0* core error record registers accessed by the AArch64 ERX* error registers. </desc></link><link class="- topic/link " format="dita" href="acu1472476116377.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERR0ADDR, Error Record Address Register</linktext><desc class="- topic/desc ">The ERR0ADDR stores the address that is associated to an error that is 		recorded.</desc></link><link class="- topic/link " format="dita" href="oey1472473209476.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERR0CTLR, Error Record Control Register</linktext><desc class="- topic/desc ">The ERR0CTLR contains enable bits for the node that writes to this 		record:</desc></link><link class="- topic/link " format="dita" href="gdk1473951932274.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERR0FR, Error Record Feature Register</linktext><desc class="- topic/desc ">The ERR0FR defines which of the common architecturally defined features 		are implemented and, of the implemented features, which are software 		programmable.</desc></link><link class="- topic/link " format="dita" href="bke1472476304668.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERR0MISC0, Error Record Miscellaneous Register 0</linktext><desc class="- topic/desc ">The ERR0MISC0 is an error syndrome register. It contains corrected error counters, information to identify where the error was detected, and other state information not present in the corresponding status and address error record registers.</desc></link><link class="- topic/link " format="dita" href="ajb1472476331389.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERR0MISC1, Error Record Miscellaneous Register 1</linktext><desc class="- topic/desc ">This register is unused in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core and marked as <term class="- topic/term " outputclass="archterm">RES0</term>. </desc></link><link class="- topic/link " format="dita" href="lau1457356434204.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERR0PFGCDN, Error Pseudo Fault Generation Count Down Register</linktext><desc class="- topic/desc ">ERR0PFGCDN is the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> node register that generates one of the errors that are enabled in the corresponding ERR0PFGCTL register.</desc></link><link class="- topic/link " format="dita" href="lau1457351395113.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERR0PFGCTL, Error Pseudo Fault Generation Control Register</linktext><desc class="- topic/desc ">The ERR0PFGCTL is the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> node register that enables controlled fault generation.</desc></link><link class="- topic/link " format="dita" href="xhe1474455628057.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERR0PFGF, Error Pseudo Fault Generation Feature Register</linktext><desc class="- topic/desc ">The ERR0PFGF is the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> node register that defines which fault generation features are 		implemented.</desc></link><link class="- topic/link " format="dita" href="jxr1472474152047.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERR0STATUS, Error Record Primary Status Register</linktext><desc class="- topic/desc ">The ERR0STATUS contains information about the error record.</desc></link></linkpool></linkpool></related-links></reference>