<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p81" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_81{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_81{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_81{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_81{left:75px;bottom:998px;letter-spacing:-0.15px;}
#t5_81{left:93px;bottom:976px;}
#t6_81{left:75px;bottom:955px;letter-spacing:-0.17px;}
#t7_81{left:137px;bottom:998px;letter-spacing:-0.15px;}
#t8_81{left:151px;bottom:976px;}
#t9_81{left:137px;bottom:955px;letter-spacing:-0.15px;}
#ta_81{left:190px;bottom:998px;letter-spacing:-0.14px;}
#tb_81{left:425px;bottom:998px;letter-spacing:-0.11px;}
#tc_81{left:425px;bottom:981px;letter-spacing:-0.12px;}
#td_81{left:425px;bottom:959px;letter-spacing:-0.11px;}
#te_81{left:425px;bottom:943px;letter-spacing:-0.12px;}
#tf_81{left:611px;bottom:941px;}
#tg_81{left:425px;bottom:926px;letter-spacing:-0.13px;word-spacing:0.01px;}
#th_81{left:190px;bottom:901px;letter-spacing:-0.14px;}
#ti_81{left:425px;bottom:901px;letter-spacing:-0.12px;}
#tj_81{left:425px;bottom:880px;letter-spacing:-0.11px;}
#tk_81{left:425px;bottom:863px;letter-spacing:-0.1px;}
#tl_81{left:425px;bottom:846px;letter-spacing:-0.13px;}
#tm_81{left:690px;bottom:901px;letter-spacing:-0.12px;}
#tn_81{left:75px;bottom:822px;letter-spacing:-0.17px;}
#to_81{left:137px;bottom:822px;letter-spacing:-0.15px;}
#tp_81{left:190px;bottom:822px;letter-spacing:-0.15px;}
#tq_81{left:425px;bottom:822px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_81{left:690px;bottom:822px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ts_81{left:190px;bottom:797px;}
#tt_81{left:425px;bottom:797px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_81{left:425px;bottom:776px;letter-spacing:-0.11px;}
#tv_81{left:425px;bottom:759px;letter-spacing:-0.12px;}
#tw_81{left:425px;bottom:742px;letter-spacing:-0.15px;}
#tx_81{left:190px;bottom:718px;letter-spacing:-0.14px;}
#ty_81{left:425px;bottom:718px;letter-spacing:-0.14px;}
#tz_81{left:190px;bottom:694px;letter-spacing:-0.14px;}
#t10_81{left:425px;bottom:694px;letter-spacing:-0.14px;}
#t11_81{left:425px;bottom:672px;letter-spacing:-0.11px;}
#t12_81{left:425px;bottom:655px;letter-spacing:-0.11px;}
#t13_81{left:425px;bottom:639px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_81{left:190px;bottom:614px;letter-spacing:-0.16px;}
#t15_81{left:425px;bottom:614px;letter-spacing:-0.14px;}
#t16_81{left:75px;bottom:590px;letter-spacing:-0.16px;}
#t17_81{left:137px;bottom:590px;letter-spacing:-0.15px;}
#t18_81{left:190px;bottom:590px;letter-spacing:-0.15px;}
#t19_81{left:425px;bottom:590px;letter-spacing:-0.12px;word-spacing:-0.61px;}
#t1a_81{left:690px;bottom:590px;letter-spacing:-0.11px;}
#t1b_81{left:190px;bottom:565px;}
#t1c_81{left:425px;bottom:565px;letter-spacing:-0.11px;}
#t1d_81{left:425px;bottom:544px;letter-spacing:-0.12px;}
#t1e_81{left:425px;bottom:527px;letter-spacing:-0.12px;}
#t1f_81{left:190px;bottom:503px;letter-spacing:-0.14px;}
#t1g_81{left:425px;bottom:503px;letter-spacing:-0.14px;}
#t1h_81{left:75px;bottom:478px;letter-spacing:-0.16px;}
#t1i_81{left:137px;bottom:478px;letter-spacing:-0.15px;}
#t1j_81{left:190px;bottom:478px;letter-spacing:-0.15px;}
#t1k_81{left:425px;bottom:478px;letter-spacing:-0.12px;}
#t1l_81{left:690px;bottom:478px;letter-spacing:-0.12px;}
#t1m_81{left:190px;bottom:454px;letter-spacing:-0.09px;}
#t1n_81{left:425px;bottom:454px;letter-spacing:-0.1px;}
#t1o_81{left:425px;bottom:437px;letter-spacing:-0.11px;}
#t1p_81{left:190px;bottom:412px;letter-spacing:-0.14px;}
#t1q_81{left:425px;bottom:412px;letter-spacing:-0.14px;}
#t1r_81{left:190px;bottom:388px;letter-spacing:-0.18px;}
#t1s_81{left:425px;bottom:388px;letter-spacing:-0.11px;}
#t1t_81{left:425px;bottom:371px;letter-spacing:-0.1px;}
#t1u_81{left:425px;bottom:354px;letter-spacing:-0.11px;}
#t1v_81{left:425px;bottom:333px;letter-spacing:-0.1px;}
#t1w_81{left:425px;bottom:316px;letter-spacing:-0.11px;}
#t1x_81{left:425px;bottom:299px;letter-spacing:-0.11px;}
#t1y_81{left:425px;bottom:283px;letter-spacing:-0.11px;}
#t1z_81{left:425px;bottom:266px;letter-spacing:-0.11px;}
#t20_81{left:75px;bottom:241px;letter-spacing:-0.16px;}
#t21_81{left:137px;bottom:241px;letter-spacing:-0.15px;}
#t22_81{left:190px;bottom:241px;letter-spacing:-0.15px;}
#t23_81{left:190px;bottom:224px;}
#t24_81{left:425px;bottom:241px;letter-spacing:-0.12px;}
#t25_81{left:425px;bottom:224px;letter-spacing:-0.13px;}
#t26_81{left:190px;bottom:200px;}
#t27_81{left:425px;bottom:200px;letter-spacing:-0.11px;}
#t28_81{left:425px;bottom:183px;letter-spacing:-0.11px;}
#t29_81{left:425px;bottom:166px;letter-spacing:-0.1px;}
#t2a_81{left:190px;bottom:142px;letter-spacing:-0.14px;}
#t2b_81{left:425px;bottom:142px;letter-spacing:-0.14px;}
#t2c_81{left:74px;bottom:118px;letter-spacing:-0.15px;}
#t2d_81{left:137px;bottom:118px;letter-spacing:-0.17px;}
#t2e_81{left:190px;bottom:118px;letter-spacing:-0.14px;}
#t2f_81{left:425px;bottom:118px;letter-spacing:-0.12px;}
#t2g_81{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2h_81{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2i_81{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2j_81{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2k_81{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2l_81{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2m_81{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2n_81{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2o_81{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2p_81{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_81{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_81{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_81{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_81{font-size:18px;font-family:Symbol_15c;color:#000;}
.s5_81{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_81{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts81" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Symbol_15c;
	src: url("fonts/Symbol_15c.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg81Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg81" style="-webkit-user-select: none;"><object width="935" height="1210" data="81/81.svg" type="image/svg+xml" id="pdf81" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_81" class="t s1_81">Vol. 4 </span><span id="t2_81" class="t s1_81">2-65 </span>
<span id="t3_81" class="t s2_81">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_81" class="t s3_81">1600H </span>
<span id="t5_81" class="t s3_81">- </span>
<span id="t6_81" class="t s3_81">161FH </span>
<span id="t7_81" class="t s3_81">5632 </span>
<span id="t8_81" class="t s3_81">- </span>
<span id="t9_81" class="t s3_81">5663 </span>
<span id="ta_81" class="t s3_81">IA32_LBR_x_TO_IP </span><span id="tb_81" class="t s3_81">Last Branch Record Entry X Destination IP </span>
<span id="tc_81" class="t s3_81">Register (R/W) </span>
<span id="td_81" class="t s3_81">An attempt to read or write </span>
<span id="te_81" class="t s3_81">IA32_LBR_x_TO_IP such that x </span><span id="tf_81" class="t s4_81">â‰¥ </span>
<span id="tg_81" class="t s3_81">IA32_LBR_DEPTH.DEPTH will #GP. </span>
<span id="th_81" class="t s3_81">63:0 </span><span id="ti_81" class="t s3_81">TO_IP </span>
<span id="tj_81" class="t s3_81">The destination IP of the recorded branch </span>
<span id="tk_81" class="t s3_81">or event, in canonical form. Writes to bits </span>
<span id="tl_81" class="t s3_81">above MAXLINADDR-1 are ignored. </span>
<span id="tm_81" class="t s3_81">Reset Value: 0 </span>
<span id="tn_81" class="t s3_81">17D0H </span><span id="to_81" class="t s3_81">6096 </span><span id="tp_81" class="t s3_81">IA32_HW_FEEDBACK_PTR </span><span id="tq_81" class="t s3_81">Hardware Feedback Interface Pointer </span><span id="tr_81" class="t s3_81">If CPUID.06H:EAX.[19] = 1 </span>
<span id="ts_81" class="t s3_81">0 </span><span id="tt_81" class="t s3_81">Valid (R/W) </span>
<span id="tu_81" class="t s3_81">When set to 1, indicates a valid pointer is </span>
<span id="tv_81" class="t s3_81">programmed into the ADDR field of the </span>
<span id="tw_81" class="t s3_81">MSR. </span>
<span id="tx_81" class="t s3_81">11:1 </span><span id="ty_81" class="t s3_81">Reserved </span>
<span id="tz_81" class="t s3_81">(MAXPHYADDR-1):12 </span><span id="t10_81" class="t s3_81">ADDR (R/W) </span>
<span id="t11_81" class="t s3_81">Physical address of the page frame of the </span>
<span id="t12_81" class="t s3_81">first page of the hardware feedback </span>
<span id="t13_81" class="t s3_81">interface structure. </span>
<span id="t14_81" class="t s3_81">63:MAXPHYADDR </span><span id="t15_81" class="t s3_81">Reserved </span>
<span id="t16_81" class="t s3_81">17D1H </span><span id="t17_81" class="t s3_81">6097 </span><span id="t18_81" class="t s3_81">IA32_HW_FEEDBACK_CONFIG </span><span id="t19_81" class="t s3_81">Hardware Feedback Interface Configuration </span><span id="t1a_81" class="t s3_81">If CPUID.06H:EAX.[19] = 1 </span>
<span id="t1b_81" class="t s3_81">0 </span><span id="t1c_81" class="t s3_81">Enable (R/W) </span>
<span id="t1d_81" class="t s3_81">When set to 1, enables the hardware </span>
<span id="t1e_81" class="t s3_81">feedback interface. </span>
<span id="t1f_81" class="t s3_81">63:1 </span><span id="t1g_81" class="t s3_81">Reserved </span>
<span id="t1h_81" class="t s3_81">17D2H </span><span id="t1i_81" class="t s3_81">6098 </span><span id="t1j_81" class="t s3_81">IA32_THREAD_FEEDBACK_CHAR </span><span id="t1k_81" class="t s3_81">Thread Feedback Characteristics (R/O) </span><span id="t1l_81" class="t s3_81">If CPUID.06H:EAX.[23] = 1 </span>
<span id="t1m_81" class="t s3_81">7:0 </span><span id="t1n_81" class="t s3_81">Application Class ID, pointing into the Intel </span>
<span id="t1o_81" class="t s3_81">Thread Director structure. </span>
<span id="t1p_81" class="t s3_81">62:8 </span><span id="t1q_81" class="t s3_81">Reserved </span>
<span id="t1r_81" class="t s3_81">63 </span><span id="t1s_81" class="t s3_81">Valid bit. When set to 1 the OS Scheduler </span>
<span id="t1t_81" class="t s3_81">can use the Class ID (in bits 7:0) for its </span>
<span id="t1u_81" class="t s3_81">scheduling decisions. </span>
<span id="t1v_81" class="t s3_81">If this bit is 0, the Class ID field should be </span>
<span id="t1w_81" class="t s3_81">ignored. It is recommended that the OS </span>
<span id="t1x_81" class="t s3_81">uses the last known Class ID of the </span>
<span id="t1y_81" class="t s3_81">software thread for its scheduling </span>
<span id="t1z_81" class="t s3_81">decisions. </span>
<span id="t20_81" class="t s3_81">17D4H </span><span id="t21_81" class="t s3_81">6100 </span><span id="t22_81" class="t s3_81">IA32_HW_FEEDBACK_THREAD_CONFI </span>
<span id="t23_81" class="t s3_81">G </span>
<span id="t24_81" class="t s3_81">Hardware Feedback Thread Configuration </span>
<span id="t25_81" class="t s3_81">(R/W) </span>
<span id="t26_81" class="t s3_81">0 </span><span id="t27_81" class="t s3_81">Enables Intel Thread Director. When set to </span>
<span id="t28_81" class="t s3_81">1, logical processor scope Intel Thread </span>
<span id="t29_81" class="t s3_81">Director is enabled. Default is 0 (disabled). </span>
<span id="t2a_81" class="t s3_81">63:1 </span><span id="t2b_81" class="t s3_81">Reserved </span>
<span id="t2c_81" class="t s3_81">17DAH </span><span id="t2d_81" class="t s3_81">6106 </span><span id="t2e_81" class="t s3_81">IA32_HRESET_ENABLE </span><span id="t2f_81" class="t s3_81">History Reset Enable (R/W) </span>
<span id="t2g_81" class="t s5_81">Table 2-2. </span><span id="t2h_81" class="t s5_81">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2i_81" class="t s6_81">Register </span>
<span id="t2j_81" class="t s6_81">Address </span>
<span id="t2k_81" class="t s6_81">Architectural MSR Name / Bit Fields </span>
<span id="t2l_81" class="t s6_81">(Former MSR Name) </span><span id="t2m_81" class="t s6_81">MSR/Bit Description </span><span id="t2n_81" class="t s6_81">Comment </span>
<span id="t2o_81" class="t s6_81">Hex </span><span id="t2p_81" class="t s6_81">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
