# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT --x-assign unique --output-split 20000 --output-split-cfuncs 20000 --top-module TestAccel -Mdir /home/amirali/git/dandelion-sim/hardware/chisel/build/verilator -I/home/amirali/git/dandelion-sim/hardware/chisel/build/chisel /home/amirali/git/dandelion-sim/hardware/chisel/build/chisel/TestAccel.v"
S     38862 957131618  1569388666   815724645  1569388666   815724645 "/home/amirali/git/dandelion-sim/hardware/chisel/build/chisel/TestAccel.v"
S      2761 956140559  1569388666   759724363  1569388666   759724363 "/home/amirali/git/dandelion-sim/hardware/chisel/build/chisel/VTAHostDPI.v"
S      3104 956379866  1569388666   756724348  1569388666   756724348 "/home/amirali/git/dandelion-sim/hardware/chisel/build/chisel/VTAMemDPI.v"
S      1829 957131616  1569388666   760724368  1569388666   760724368 "/home/amirali/git/dandelion-sim/hardware/chisel/build/chisel/VTASimDPI.v"
T     29424 236628358  1569388666   985725502  1569388666   985725502 "/home/amirali/git/dandelion-sim/hardware/chisel/build/verilator/VTestAccel.cpp"
T      8573 236628357  1569388666   984725497  1569388666   984725497 "/home/amirali/git/dandelion-sim/hardware/chisel/build/verilator/VTestAccel.h"
T      1453 236628361  1569388666   985725502  1569388666   985725502 "/home/amirali/git/dandelion-sim/hardware/chisel/build/verilator/VTestAccel.mk"
T       687 236628356  1569388666   984725497  1569388666   984725497 "/home/amirali/git/dandelion-sim/hardware/chisel/build/verilator/VTestAccel__Dpi.cpp"
T      1300 236628355  1569388666   984725497  1569388666   984725497 "/home/amirali/git/dandelion-sim/hardware/chisel/build/verilator/VTestAccel__Dpi.h"
T     16797 236628359  1569388666   985725502  1569388666   985725502 "/home/amirali/git/dandelion-sim/hardware/chisel/build/verilator/VTestAccel__Slow.cpp"
T       632 236628354  1569388666   984725497  1569388666   984725497 "/home/amirali/git/dandelion-sim/hardware/chisel/build/verilator/VTestAccel__Syms.cpp"
T       786 236628353  1569388666   984725497  1569388666   984725497 "/home/amirali/git/dandelion-sim/hardware/chisel/build/verilator/VTestAccel__Syms.h"
T      1178 236628362  1569388666   985725502  1569388666   985725502 "/home/amirali/git/dandelion-sim/hardware/chisel/build/verilator/VTestAccel__ver.d"
T         0        0  1569388666   986725507  1569388666   986725507 "/home/amirali/git/dandelion-sim/hardware/chisel/build/verilator/VTestAccel__verFiles.dat"
T      1224 236628360  1569388666   985725502  1569388666   985725502 "/home/amirali/git/dandelion-sim/hardware/chisel/build/verilator/VTestAccel_classes.mk"
S   5150400 97162518  1558670213   493729957  1558670213   491729946 "/usr/local/bin/verilator_bin"
