

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         150 # DRAM latency (default 30)
-dram_write_latency                   150 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               95dc7ff718555555fad94070fd983343  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting PTX file and ptxas options    1: histo.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: histo.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting specific PTX file named histo.1.sm_70.ptx 
Extracting specific PTX file named histo.2.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4059f7, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing histo.1.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20histo_prescan_kernelPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmbPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmoPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmuPjiS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17histo_main_kernelP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18histo_final_kerneljjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.1.sm_70.ptx
GPGPU-Sim PTX: Parsing histo.2.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from histo.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmujjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmojjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmajjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z18histo_final_kerneljjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' : regs=30, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmuPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmoPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmbPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z20histo_prescan_kernelPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from histo.2.sm_70.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x4058fd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmujjjjPjS_S_S_ : hostFun 0x0x4057c4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmojjjjPjS_S_S_ : hostFun 0x0x4055b7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmbjjjjPjS_S_S_ : hostFun 0x0x4053aa, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmajjjjPjS_S_S_ : hostFun 0x0x40519d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18histo_final_kerneljjjjPjS_S_S_ : hostFun 0x0x404f90, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404d77, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404b26, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmjP5uint2jjjPj : hostFun 0x0x4048f4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmuP5uint2jjjPj : hostFun 0x0x404760, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmoP5uint2jjjPj : hostFun 0x0x4045cc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmbP5uint2jjjPj : hostFun 0x0x404438, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmaP5uint2jjjPj : hostFun 0x0x4042a4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 : hostFun 0x0x404110, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmuPjiS_ : hostFun 0x0x403f89, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmoPjiS_ : hostFun 0x0x403e2f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmbPjiS_ : hostFun 0x0x403cd5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z20histo_prescan_kernelPjiS_ : hostFun 0x0x403b7b, fat_cubin_handle = 1
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/histo/default/input/img.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/run/default/ref.bmp -- 20 4 a 
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd0bd3e48..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd0bd3e44..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd0bd3e38..

GPGPU-Sim PTX: cudaLaunch for 0x0x403b7b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: reconvergence points for _Z20histo_prescan_kernelPjiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x098 (histo.1.sm_70.ptx:59) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (histo.1.sm_70.ptx:80) shl.b32 %r25, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x100 (histo.1.sm_70.ptx:75) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108 (histo.1.sm_70.ptx:77) cvt.rn.f32.u32%f80, %r36;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (histo.1.sm_70.ptx:85) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (histo.1.sm_70.ptx:102) div.rn.f32 %f18, %f83, %f80;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x190 (histo.1.sm_70.ptx:99) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (histo.1.sm_70.ptx:102) div.rn.f32 %f18, %f83, %f80;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (histo.1.sm_70.ptx:109) @%p5 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (histo.1.sm_70.ptx:121) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x228 (histo.1.sm_70.ptx:123) @%p6 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (histo.1.sm_70.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x280 (histo.1.sm_70.ptx:137) @%p7 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (histo.1.sm_70.ptx:149) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d8 (histo.1.sm_70.ptx:151) @%p8 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (histo.1.sm_70.ptx:163) setp.gt.u32%p9, %r1, 15;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x328 (histo.1.sm_70.ptx:164) @%p9 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (histo.1.sm_70.ptx:176) setp.gt.u32%p10, %r1, 7;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x378 (histo.1.sm_70.ptx:177) @%p10 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (histo.1.sm_70.ptx:189) setp.gt.u32%p11, %r1, 3;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3c8 (histo.1.sm_70.ptx:190) @%p11 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (histo.1.sm_70.ptx:202) setp.gt.u32%p12, %r1, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x418 (histo.1.sm_70.ptx:203) @%p12 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (histo.1.sm_70.ptx:215) setp.ne.s32%p13, %r1, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x468 (histo.1.sm_70.ptx:216) @%p13 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (histo.1.sm_70.ptx:239) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20histo_prescan_kernelPjiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20histo_prescan_kernelPjiS_'.
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8076
gpu_sim_insn = 4427904
gpu_ipc =     548.2794
gpu_tot_sim_cycle = 8076
gpu_tot_sim_insn = 4427904
gpu_tot_ipc =     548.2794
gpu_tot_issued_cta = 64
gpu_occupancy = 18.7382% 
gpu_tot_occupancy = 18.7382% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0267
partiton_level_parallism_total  =       2.0267
partiton_level_parallism_util =      25.1043
partiton_level_parallism_util_total  =      25.1043
L2_BW  =      73.4168 GB/Sec
L2_BW_total  =      73.4168 GB/Sec
gpu_total_sim_rate=90365
############## bottleneck_stats #############
cycles: core 8076, icnt 8076, l2 8076, dram 6064
gpu_ipc	548.279
gpu_tot_issued_cta = 64, average cycles = 126
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.057	64
L1D data util	0.131	64	0.165	2
L1D tag util	0.061	64	0.079	2
L2 data util	0.032	64	0.046	51
L2 tag util	0.032	64	0.046	51
n_l2_access	 16368
icnt s2m util	0.000	0	0.000	51	flits per packet: -nan
icnt m2s util	0.000	0	0.000	51	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	51

latency_l1_hit:	397120, num_l1_reqs:	19856
L1 hit latency:	20
latency_l2_hit:	3151935, num_l2_reqs:	16368
L2 hit latency:	192

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.167
thread slot	1.000
TB slot    	0.125
L1I tag util	0.129	64	0.162	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.032	64	0.041	0
sp pipe util	0.009	64	0.011	0
sfu pipe util	0.010	64	0.012	0
ldst mem cycle	0.000	64	0.000	0

smem port	0.015	64

n_reg_bank	16
reg port	0.035	16	0.057	1
L1D tag util	0.061	64	0.079	2
L1D fill util	0.025	64	0.031	2
n_l1d_mshr	4096
L1D mshr util	0.001	64
n_l1d_missq	16
L1D missq util	0.002	64
L1D hit rate	0.502
L1D miss rate	0.498
L1D rsfail rate	0.000
L2 tag util	0.032	64	0.046	51
L2 fill util	0.000	0	0.000	51
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	51
L2 missq util	0.000	0	0.000	51
L2 hit rate	1.000
L2 miss rate	0.000
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	51

load trans eff	0.816
load trans sz	32.000
load_useful_bytes 1036288, load_transaction_bytes 1269248, icnt_m2s_bytes 0
n_gmem_load_insns 8320, n_gmem_load_accesses 39664
n_smem_access_insn 9600, n_smem_accesses 9600

tmp_counter/12	0.032

run 0.072, fetch 0.004, sync 0.114, control 0.007, data 0.799, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39536
	L1D_total_cache_misses = 19680
	L1D_total_cache_miss_rate = 0.4978
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.083
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9422
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
216, 157, 149, 149, 141, 141, 141, 141, 133, 133, 133, 133, 133, 133, 133, 133, 
gpgpu_n_tot_thrd_icount = 4708352
gpgpu_n_tot_w_icount = 147136
gpgpu_n_stall_shd_mem = 31344
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16368
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259072
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31344
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7900	W0_Idle:193841	W0_Scoreboard:430171	W1:1216	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:142720
single_issue_nums: WS0:39872	WS1:36096	WS2:35584	WS3:35584	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 129920 {8:16240,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 649600 {40:16240,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 230 
max_icnt2mem_latency = 65 
maxmrqlatency = 0 
max_icnt2sh_latency = 9 
averagemflatency = 190 
avg_icnt2mem_latency = 26 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16368 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	14349 	1901 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15715 	644 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        206       191       199       209       219       206       205       202       215       192       200       195       205       193       217       211
dram[1]:        218       191       199       209       208       205       196       206       216       194       200       197       208       195       209       203
dram[2]:        212       192       194       209       200       210       193       193       215       194       199       195       215       206       214       210
dram[3]:        217       191       193       208       216       207       195       196       212       198       192       201       221       213       218       200
dram[4]:        229       195       196       211       202       201       195       194       212       195       191       194       216       215       217       208
dram[5]:        219       193       195       211       201       194       193       196       216       195       194       200       218       209       195       198
dram[6]:        230       195       194       210       202       197       204       193       212       201       197       193       219       199       191       194
dram[7]:        227       211       195       208       195       201       214       194       191       205       196       190       217       215       197       200
dram[8]:        198       206       194       201       200       199       212       196       205       203       215       196       216       197       195       201
dram[9]:        195       208       194       211       197       191       214       197       191       203       211       193       216       198       191       201
dram[10]:        201       204       197       203       191       192       214       200       193       199       214       192       218       198       192       200
dram[11]:        201       201       196       204       196       192       212       205       195       202       214       196       195       195       196       200
dram[12]:        205       208       195       202       194       198       200       210       195       199       208       194       197       196       194       200
dram[13]:        206       198       194       201       196       191       199       211       197       197       211       197       195       195       190       210
dram[14]:        207       194       198       203       196       195       203       218       206       195       205       195       197       196       197       226
dram[15]:        219       199       193       192       200       204       197       217       216       196       197       200       195       197       204       225
dram[16]:        212       193       192       192       200       210       198       213       214       195       208       198       191       193       204       227
dram[17]:        216       195       198       193       199       216       196       217       213       196       198       191       195       193       215       227
dram[18]:        217       193       200       192       194       214       195       215       212       194       198       195       196       195       224       225
dram[19]:        215       192       202       193       202       214       199       190       216       197       198       193       197       196       218       211
dram[20]:        202       195       197       195       198       216       207       192       208       193       196       191       195       198       223       213
dram[21]:        196       192       196       192       192       216       220       202       208       193       198       200       195       204       221       216
dram[22]:        200       192       200       201       195       211       219       194       210       192       196       190       193       201       221       196
dram[23]:        198       194       196       207       195       199       218       196       192       193       194       196       210       202       209       198
dram[24]:        198       190       193       199       194       216       220       195       198       192       194       194       222       204       211       196
dram[25]:        201       193       197       204       193       197       215       200       192       193       191       197       221       199       211       197
dram[26]:        197       191       192       195       198       196       199       196       194       193       194       198       216       201       202       195
dram[27]:        199       191       190       206       201       195       206       200       196       192       196       200       197       205       199       192
dram[28]:        192       191       194       198       199       196       205       203       192       192       194       197       222       200       196       194
dram[29]:        193       196       190       194       203       196       200       197       192       194       196       197       195       193       197       195
dram[30]:        193       196       197       206       205       199       204       200       195       202       194       197       193       195       196       203
dram[31]:        198       202       200       211       208       205       201       195       190       194       194       195       194       195       197       206
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 258, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 370, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 250, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16368
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16368
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16368
icnt_total_pkts_simt_to_mem=16368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16368
Req_Network_cycles = 8076
Req_Network_injected_packets_per_cycle =       2.0267 
Req_Network_conflicts_per_cycle =       0.9659
Req_Network_conflicts_per_cycle_util =      11.9647
Req_Bank_Level_Parallism =      25.1043
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0918
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0317

Reply_Network_injected_packets_num = 16368
Reply_Network_cycles = 8076
Reply_Network_injected_packets_per_cycle =        2.0267
Reply_Network_conflicts_per_cycle =        0.2098
Reply_Network_conflicts_per_cycle_util =       2.5823
Reply_Bank_Level_Parallism =      24.9512
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0074
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0253
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 49 sec (49 sec)
gpgpu_simulation_rate = 90365 (inst/sec)
gpgpu_simulation_rate = 164 (cycle/sec)
gpgpu_silicon_slowdown = 6902439x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd0bd3e38..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd0bd3e34..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd0bd3e30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd0bd3e2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd0bd3e20..

GPGPU-Sim PTX: cudaLaunch for 0x0x4042a4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...
GPGPU-Sim PTX: Finding dominators for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...
GPGPU-Sim PTX: reconvergence points for _Z31histo_intermediates_kernel_nvmaP5uint2jjjPj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1778 (histo.1.sm_70.ptx:1041) @%p3 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e8 (histo.1.sm_70.ptx:1058) add.s32 %r3, %r54, %r48;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1878 (histo.1.sm_70.ptx:1076) @%p6 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e8 (histo.1.sm_70.ptx:1093) add.s32 %r6, %r3, %r48;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1970 (histo.1.sm_70.ptx:1110) @%p9 bra BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (histo.1.sm_70.ptx:1127) add.s32 %r9, %r6, %r48;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1a68 (histo.1.sm_70.ptx:1144) @%p12 bra BB5_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ad8 (histo.1.sm_70.ptx:1161) add.s32 %r12, %r9, %r48;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b60 (histo.1.sm_70.ptx:1178) @%p15 bra BB5_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd0 (histo.1.sm_70.ptx:1195) add.s32 %r15, %r12, %r48;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1c58 (histo.1.sm_70.ptx:1212) @%p18 bra BB5_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc8 (histo.1.sm_70.ptx:1229) add.s32 %r18, %r15, %r48;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1d50 (histo.1.sm_70.ptx:1246) @%p21 bra BB5_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc0 (histo.1.sm_70.ptx:1263) add.s32 %r21, %r18, %r48;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1e48 (histo.1.sm_70.ptx:1280) @%p24 bra BB5_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb8 (histo.1.sm_70.ptx:1297) add.s32 %r24, %r21, %r48;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1f40 (histo.1.sm_70.ptx:1314) @%p27 bra BB5_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (histo.1.sm_70.ptx:1331) add.s32 %r27, %r24, %r48;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2038 (histo.1.sm_70.ptx:1348) @%p30 bra BB5_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a8 (histo.1.sm_70.ptx:1365) add.s32 %r30, %r27, %r48;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2130 (histo.1.sm_70.ptx:1382) @%p33 bra BB5_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (histo.1.sm_70.ptx:1399) add.s32 %r33, %r30, %r48;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2228 (histo.1.sm_70.ptx:1416) @%p36 bra BB5_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2298 (histo.1.sm_70.ptx:1433) add.s32 %r36, %r33, %r48;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2320 (histo.1.sm_70.ptx:1450) @%p39 bra BB5_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2390 (histo.1.sm_70.ptx:1467) add.s32 %r39, %r36, %r48;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2418 (histo.1.sm_70.ptx:1484) @%p42 bra BB5_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2488 (histo.1.sm_70.ptx:1501) add.s32 %r42, %r39, %r48;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2510 (histo.1.sm_70.ptx:1518) @%p45 bra BB5_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2580 (histo.1.sm_70.ptx:1535) add.s32 %r45, %r42, %r48;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2608 (histo.1.sm_70.ptx:1552) @%p48 bra BB5_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2678 (histo.1.sm_70.ptx:1569) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z31histo_intermediates_kernel_nvmaP5uint2jjjPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'.
GPGPU-Sim PTX: pushing kernel '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
Destroy streams for kernel 2: size 0
kernel_name = _Z31histo_intermediates_kernel_nvmaP5uint2jjjPj 
kernel_launch_uid = 2 
gpu_sim_cycle = 16094
gpu_sim_insn = 16185000
gpu_ipc =    1005.6543
gpu_tot_sim_cycle = 24170
gpu_tot_sim_insn = 20612904
gpu_tot_ipc =     852.8301
gpu_tot_issued_cta = 129
gpu_occupancy = 23.8706% 
gpu_tot_occupancy = 22.7181% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      17.6414
partiton_level_parallism_total  =      12.4240
partiton_level_parallism_util =      27.6752
partiton_level_parallism_util_total  =      27.5216
L2_BW  =     639.0405 GB/Sec
L2_BW_total  =     450.0469 GB/Sec
gpu_total_sim_rate=124926
############## bottleneck_stats #############
cycles: core 16094, icnt 16094, l2 16094, dram 12084
gpu_ipc	1005.654
gpu_tot_issued_cta = 129, average cycles = 125
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 129480 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 5618 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.104	65
L1D data util	0.882	65	1.087	38
L1D tag util	0.227	65	0.279	0
L2 data util	0.516	64	0.519	25
L2 tag util	0.276	64	0.276	7
n_l2_access	 283920
icnt s2m util	0.000	0	0.000	7	flits per packet: -nan
icnt m2s util	0.000	0	0.000	7	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.393	32	0.396	20

latency_l1_hit:	7700, num_l1_reqs:	385
L1 hit latency:	20
latency_dram:	89150421, num_dram_reqs:	283920
DRAM latency:	313

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.208	65	0.256	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.042	65	0.052	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.089	16	0.099	6
L1D tag util	0.227	65	0.279	0
L1D fill util	0.101	65	0.124	0
n_l1d_mshr	4096
L1D mshr util	0.010	65
n_l1d_missq	16
L1D missq util	0.014	65
L1D hit rate	0.001
L1D miss rate	0.999
L1D rsfail rate	0.000
L2 tag util	0.276	64	0.276	7
L2 fill util	0.126	64	0.126	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.149	64	0.168	58
L2 missq util	0.004	64	0.004	37
L2 hit rate	0.000
L2 miss rate	1.000
L2 rsfail rate	0.000

dram activity	0.601	32	0.615	12

load trans eff	0.470
load trans sz	32.000
load_useful_bytes 2071680, load_transaction_bytes 4409600, icnt_m2s_bytes 0
n_gmem_load_insns 16640, n_gmem_load_accesses 137800
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.285

run 0.059, fetch 0.021, sync 0.021, control 0.000, data 0.897, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5002, Miss = 4747, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5128, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5130, Miss = 4782, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5130, Miss = 4806, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5002, Miss = 4725, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5128, Miss = 4804, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4744, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5130, Miss = 4806, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5128, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 5128, Miss = 4796, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 5130, Miss = 4782, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 5130, Miss = 4792, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 5128, Miss = 4783, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 5130, Miss = 4783, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5002, Miss = 4739, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4496, Miss = 4490, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4496, Miss = 4486, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4496, Miss = 4493, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4496, Miss = 4492, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4493, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4496, Miss = 4492, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 331776
	L1D_total_cache_misses = 311535
	L1D_total_cache_miss_rate = 0.9390
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.168
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42413
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 177336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
732, 673, 665, 665, 657, 657, 657, 657, 649, 649, 649, 649, 649, 649, 649, 649, 
gpgpu_n_tot_thrd_icount = 21880832
gpgpu_n_tot_w_icount = 683776
gpgpu_n_stall_shd_mem = 273664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145848
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 776992
gpgpu_n_store_insn = 1035840
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 227784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273664
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18933	W0_Idle:284826	W0_Scoreboard:2481249	W1:1216	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:33540	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:645820
single_issue_nums: WS0:174032	WS1:170256	WS2:169744	WS3:169744	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1165760 {8:145720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6177600 {40:154440,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5828800 {40:145720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1235520 {8:154440,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1337 
max_icnt2mem_latency = 200 
maxmrqlatency = 940 
max_icnt2sh_latency = 68 
averagemflatency = 306 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 41 
avg_icnt2sh_latency = 4 
mrq_lat_table:18521 	17080 	10728 	10766 	16470 	40839 	11048 	6246 	3125 	275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	164972 	120246 	14960 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	136526 	122235 	39393 	2022 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	186360 	71419 	34498 	7501 	499 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[12]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[13]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[14]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[15]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[16]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[17]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[18]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[19]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[20]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[21]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[22]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[23]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[24]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[25]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[26]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[27]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[28]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[29]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[30]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[31]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:      5615      5514      5503      5795      5511      5537      5655      5487      5642      5506      5541      5657      5526      5590      5695      5569 
dram[1]:      5493      5653      5664      5807      5487      5598      5683      5509      5553      5670      5626      5574      5594      5554      5490      5489 
dram[2]:      5530      5569      5603      5768      5499      5503      5653      5527      5489      5739      5690      5646      5657      5609      5518      5573 
dram[3]:      5554      5493      5750      5798      5642      5607      5751      5490      5546      5542      5525      5622      5503      5499      5593      5523 
dram[4]:      5487      5554      5581      5542      5605      5653      5832      5514      5509      5489      5539      5706      5658      5606      5541      5577 
dram[5]:      5537      5577      5501      5489      5541      5597      5752      5618      5578      5546      5487      5651      5638      5533      5687      5511 
dram[6]:      5594      5663      5537      5555      5551      5538      5783      5573      5509      5510      5487      5659      5695      5489      5706      5617 
dram[7]:      5553      5522      5558      5505      5547      5533      5758      5618      5550      5567      5495      5582      5549      5554      5577      5507 
dram[8]:      5503      5680      5660      5602      5490      5487      5554      5531      5710      5511      5578      5775      5495      5537      5796      5553 
dram[9]:      5542      5605      5523      5509      5549      5579      5489      5538      5666      5610      5513      5724      5599      5582      5754      5487 
dram[10]:      5558      5714      5702      5549      5621      5613      5539      5490      5519      5530      5585      5668      5609      5499      5782      5493 
dram[11]:      5490      5739      5505      5565      5597      5566      5526      5507      5561      5545      5573      5791      5676      5615      5806      5529 
dram[12]:      5511      5718      5549      5489      5663      5507      5607      5594      5490      5491      5538      5558      5551      5668      5822      5553 
dram[13]:      5618      5703      5487      5590      5667      5534      5509      5574      5511      5539      5567      5489      5702      5617      5807      5505 
dram[14]:      5589      5804      5523      5517      5715      5521      5594      5615      5653      5692      5487      5585      5527      5543      5834      5510 
dram[15]:      5625      5771      5487      5595      5738      5490      5578      5646      5533      5561      5543      5523      5553      5554      5838      5696 
dram[16]:      5637      5758      5550      5537      5699      5511      5491      5726      5599      5610      5666      5611      5487      5490      5535      5563 
dram[17]:      5702      5820      5505      5603      5662      5490      5579      5573      5563      5639      5531      5514      5585      5517      5489      5495 
dram[18]:      5530      5523      5574      5670      5800      5513      5558      5491      5489      5726      5503      5598      5666      5646      5553      5559 
dram[19]:      5566      5489      5495      5625      5767      5602      5617      5525      5510      5682      5666      5534      5595      5562      5531      5565 
dram[20]:      5490      5534      5543      5514      5760      5579      5515      5547      5529      5684      5722      5489      5510      5619      5621      5598 
dram[21]:      5511      5510      5575      5489      5804      5614      5679      5609      5487      5598      5551      5570      5700      5531      5509      5534 
dram[22]:      5675      5597      5490      5566      5550      5545      5707      5510      5511      5779      5534      5525      5732      5489      5578      5631 
dram[23]:      5554      5511      5519      5531      5493      5489      5638      5639      5594      5779      5487      5595      5629      5553      5562      5631 
dram[24]:      5575      5594      5708      5561      5542      5547      5622      5531      5539      5739      5546      5510      5667      5490      5489      5702 
dram[25]:      5557      5558      5601      5510      5530      5531      5487      5489      5506      5812      5714      5611      5754      5567      5573      5702 
dram[26]:      5491      5489      5654      5615      5602      5594      5502      5565      5538      5551      5578      5682      5812      5509      5535      5700 
dram[27]:      5534      5559      5682      5547      5510      5499      5563      5523      5582      5489      5502      5611      5790      5567      5630      5680 
dram[28]:      5490      5542      5740      5491      5613      5602      5545      5574      5487      5558      5559      5649      5719      5506      5519      5804 
dram[29]:      5566      5559      5776      5519      5531      5672      5654      5498      5676      5509      5529      5487      5807      5574      5618      5731 
dram[30]:      5529      5514      5680      5490      5489      5621      5643      5573      5667      5561      5491      5509      5574      5554      5723      5763 
dram[31]:      5595      5587      5597      5546      5547      5538      5549      5716      5582      5505      5511      5553      5489      5491      5651      5803 
average row accesses per activate:
dram[0]:  7.351351  8.709678  8.406250  9.000000  7.600000  7.823529 12.238095  8.580646  7.555555  7.970588  7.685714  8.151515  8.677420  8.000000  9.192307  8.642858 
dram[1]:  7.800000  8.900000  7.882353  8.965517  7.361111  7.764706  8.862069  9.500000  8.272727  7.000000  7.941176  7.243243  7.714286  8.933333  8.814815  7.333333 
dram[2]:  8.272727  9.571428  7.823529 10.000000  7.600000  8.516129  9.555555  8.933333  7.714286  7.405406  8.343750  8.343750  8.468750  7.444445  7.000000  8.642858 
dram[3]:  6.850000  9.310345  7.657143  8.666667  8.250000  7.764706  9.592592  8.375000  6.302326  6.923077  8.312500  8.580646  6.897436  9.172414  9.230769  8.714286 
dram[4]:  7.076923  7.714286  7.657143  8.896552  7.735294  7.764706  9.250000  8.709678  7.771429  6.900000  8.900000  9.464286  9.851851  9.103448  9.192307  8.413794 
dram[5]:  6.875000  8.900000  6.871795  9.000000  7.676471  8.250000  9.555555  7.941176  7.970588  7.405406  8.121212  7.571429  7.444445  8.548388  8.814815  7.625000 
dram[6]:  7.583333  8.312500  8.900000  8.125000  6.921052  8.800000  8.896552  7.500000  7.941176  7.583333  7.500000  7.270270  7.243243  8.090909  7.933333  8.714286 
dram[7]:  7.378378  8.343750  7.685714  7.939394  7.305555  7.135135  8.600000  7.941176  8.181818  7.324324  8.151515  8.121212  9.172414  7.794117  8.428572  7.393939 
dram[8]:  7.000000  7.542857  7.026316  7.514286  7.909091  9.428572  8.600000  9.642858  8.181818  8.406250  7.742857  9.172414  8.030303  7.882353  8.740741  7.393939 
dram[9]:  6.585366 10.560000  7.657143  8.800000 10.480000  8.312500 10.400000  8.437500  7.941176  7.941176  8.181818  7.361111  8.030303  7.444445  8.740741  7.870968 
dram[10]:  8.029411  9.428572  7.444445  7.514286  8.000000  8.580646  8.666667  7.500000  6.775000  7.771429  7.105263  8.312500  7.676471  7.500000  7.468750  7.870968 
dram[11]:  7.378378  9.500000  7.882353  8.800000  8.516129  8.060606  8.733334  8.000000  7.157895  6.775000  6.302326  7.333333  7.909091  6.897436  8.814815  9.037037 
dram[12]:  6.571429  8.933333  7.657143  9.740741  8.666667  9.172414  9.357142  8.000000  6.476191  7.051282  7.714286  7.600000  9.666667  7.657143  7.933333  7.393939 
dram[13]:  7.742857  7.882353  7.941176  8.250000 10.038462  7.600000  8.451612  8.242424  6.523809  6.707317  8.437500  7.189189  7.457143  8.312500  7.000000  8.413794 
dram[14]:  7.102564  8.121212  7.270270  8.312500  8.931034  9.172414  8.733334  8.500000  6.500000  6.775000  8.500000  7.189189  8.387096  7.852941  9.153846  8.000000 
dram[15]:  6.547619  9.535714  7.500000  8.312500  8.387096  8.343750  9.357142  8.000000  7.157895  7.500000  7.025641  7.052631  9.000000  6.973684  9.153846 10.083333 
dram[16]:  8.029411  8.612904  8.406250  7.823529  9.034483  6.404762 10.480000  7.351351  7.500000  7.628572  8.242424  7.911765  8.451612  7.628572  9.916667  8.642858 
dram[17]:  7.828571  8.580646  7.216216  8.866667  7.909091  7.657143  8.733334  6.974359  8.151515  7.472222  7.210526  7.444445  9.103448  6.700000  8.206897  7.806452 
dram[18]:  7.459459  8.090909  8.900000  8.060606  8.965517  7.105263  9.428572  7.771429  7.078948  7.685714  7.555555  7.882353  7.135135  7.882353  8.206897  9.600000 
dram[19]:  7.857143  7.270270  7.542857  8.281250  7.909091  7.444445  9.103448  6.923077  7.970588  7.105263  7.324324  8.645162  9.103448  6.871795  9.230769 10.347826 
dram[20]:  6.900000  8.933333  8.312500  7.162162  7.909091  7.216216  9.103448  7.078948  7.611111  8.562500  8.437500  7.216216  7.764706  8.933333  8.888889 10.347826 
dram[21]:  8.088235  7.324324  8.060606  8.030303  7.939394  8.312500  9.103448  7.500000  8.838710  7.405406  6.871795  8.343750  9.068966  8.151515  8.275862  9.833333 
dram[22]:  7.432433  7.714286  8.516129  8.516129  7.909091  6.820513  9.103448  7.882353  7.885714  7.828571  8.677420  6.585366  8.218750  8.933333  9.230769  9.115385 
dram[23]:  7.378378  7.131579  8.800000  6.357143  7.108108  7.189189  8.800000  8.060606  7.459459  8.272727  7.078948  8.181818  8.866667  7.416667  8.275862  9.440000 
dram[24]:  6.658536  6.923077  8.800000  8.580646  9.068966  7.823529  8.800000  9.777778  8.870968  8.058824  9.241380  7.771429  9.464286  8.375000  8.888889  9.000000 
dram[25]:  8.500000  7.882353 10.916667  7.000000  7.735294  9.241380 10.153846  8.250000  6.900000  7.210526  7.882353  7.714286  8.580646  7.657143  8.571428  8.370370 
dram[26]:  8.272727  8.437500  7.878788  8.281250  8.800000  8.060606  8.250000  8.250000  6.780488  7.236842  7.794117  6.609756  9.137931  8.121212  7.806452  9.541667 
dram[27]:  6.974359  7.324324  9.250000  8.580646  8.030303  7.135135  8.866667  8.516129  6.177778  7.051282  7.416667  7.078948  7.333333  8.375000  8.066667  7.931035 
dram[28]:  8.272727  7.555555  9.961538  8.800000  8.733334  7.794117  8.312500  8.800000  6.950000  6.731707  6.973684  6.750000  8.733334  7.823529  7.625000  8.730769 
dram[29]:  7.771429  7.771429  8.600000  8.866667  9.357142  8.516129  9.500000 10.115385  7.567567  6.731707  6.846154  7.500000  8.733334  8.343750  8.344828  8.071428 
dram[30]:  7.771429  7.351351  9.357142  7.052631  9.357142  8.000000  9.500000  8.800000  6.780488  6.682927  7.882353  6.725000  8.451612  8.281250  7.117647 11.300000 
dram[31]:  7.685714  8.058824  8.156250  8.645162  8.733334  7.162162 10.230769  9.357142  6.418605  7.527778  7.500000  7.500000  8.516129  8.281250  8.962963  9.040000 
average row locality = 135098/16860 = 8.012930
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[1]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[2]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[3]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[4]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[5]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[6]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[7]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[8]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[9]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[10]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[11]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[12]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[13]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[14]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[15]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[16]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[17]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[18]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[19]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[20]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[21]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[22]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[23]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[24]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[25]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[26]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[27]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[28]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[29]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[30]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[31]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
total dram reads = 129480
bank skew: 256/224 = 1.14
chip skew: 4048/4040 = 1.00
number of total write accesses:
dram[0]:        64        56        52        20        40        40         4        40        64        60        52        52        52        32        28        40 
dram[1]:        68        44        48        16        36        32         4        40        68        68        56        48        56        48        24        40 
dram[2]:        68        48        40        16        40        32         8        48        56        72        44        44        60        48        24        40 
dram[3]:        72        56        48        16        32        32        12        48        60        56        40        40        52        40        32        48 
dram[4]:        80        56        48         8        28        32        12        56        64        80        44        36        40        32        28        48 
dram[5]:        76        44        48        20        20        32         8        56        60        72        48        36        48        36        24        48 
dram[6]:        68        40        44        16        28        32         8        56        56        68        56        52        48        44        24        48 
dram[7]:        68        44        52        24        28        32         8        56        56        60        52        48        40        36        16        48 
dram[8]:        68        32        44        28        20        32         8        56        56        52        60        40        36        48        16        48 
dram[9]:        56        32        48        32        24        40        16        56        56        56        56        36        36        48        16        48 
dram[10]:        68        32        48        28        32        40        16        56        60        64        56        40        20        56        28        48 
dram[11]:        68        40        48        32        32        40        24        64        64        60        60        32        20        52        24        48 
dram[12]:        80        48        48        28        16        40        24        64        64        76        56        40        20        48        24        48 
dram[13]:        60        48        56        32        20        40        24        64        72        76        56        40        20        40        24        48 
dram[14]:        84        48        52        40        12        40        24        64        68        60        64        40        16        44        24        32 
dram[15]:        76        44        56        40        16        44        24        64        64        56        72        48        20        36        24        40 
dram[16]:        68        44        52        40        24        52        24        64        56        44        64        52        24        44        24        40 
dram[17]:        72        40        44        40        20        48        24        64        52        52        72        48        32        48        24        40 
dram[18]:        80        44        44        40        16        56        32        64        52        52        64        48        32        48        24        32 
dram[19]:        76        52        32        36        20        48        32        56        60        56        60        48        32        48        32        24 
dram[20]:        80        48        40        36        20        44        32        52        72        72        56        44        32        48        32        24 
dram[21]:        76        60        40        36        24        40        32        56        72        72        48        44        28        52        32        16 
dram[22]:        76        56        32        32        20        40        32        48        80        72        52        56        28        48        32        20 
dram[23]:        68        60        32        44        28        40        32        40        80        68        52        56        40        44        32        16 
dram[24]:        68        56        32        40        28        40        32        32        76        72        48        64        36        48        32         8 
dram[25]:        64        48        24        40        28        48        32        32        80        72        48        56        40        48        32         8 
dram[26]:        68        56        16        36        32        40        32        32        88        76        36        60        36        48        40        20 
dram[27]:        64        60        12        40        36        32        40        32        88        76        44        52        32        48        40        24 
dram[28]:        68        64        12        32        24        36        40        32        88        80        36        56        24        40        48        12 
dram[29]:        64        64         8        40        24        32        40        28        96        80        44        56        24        44        40         8 
dram[30]:        64        64        24        48        24        32        40        32        88        72        48        52        24        36        40         8 
dram[31]:        52        72        20        48        24        36        40        24        80        60        56        56        32        36        40         8 
total dram writes = 22472
bank skew: 96/4 = 24.00
chip skew: 732/644 = 1.14
average mf latency per bank:
dram[0]:        599       573       573       664       599       597       676       612       583       556       601       593       587       612       619       599
dram[1]:        577       644       600       709       637       656       696       618       582       590       590       611       595       619       625       627
dram[2]:        568       611       610       698       608       648       673       596       577       559       622       598       574       604       640       608
dram[3]:        559       583       586       662       642       648       657       594       573       578       599       611       585       598       618       598
dram[4]:        538       585       591       668       643       646       676       570       559       535       596       625       600       611       611       594
dram[5]:        578       607       585       650       665       633       683       585       590       563       585       606       590       607       633       586
dram[6]:        569       626       595       644       645       641       689       563       604       564       571       577       593       593       638       586
dram[7]:        563       607       585       645       647       654       692       573       579       582       592       601       615       615       657       576
dram[8]:        560       629       598       637       655       629       686       576       593       589       580       637       608       594       653       589
dram[9]:        584       624       582       615       660       615       662       560       578       581       581       603       614       586       659       575
dram[10]:        549       654       589       625       653       617       656       573       573       566       579       609       655       571       629       579
dram[11]:        552       593       598       621       644       610       643       560       561       585       580       628       658       579       619       581
dram[12]:        553       597       592       624       692       603       638       566       566       576       576       596       652       606       631       600
dram[13]:        575       595       573       631       667       610       637       557       582       555       578       593       660       609       632       596
dram[14]:        536       619       593       610       685       616       650       566       562       636       558       610       664       613       630       639
dram[15]:        555       616       572       609       676       584       648       560       575       578       560       583       665       625       657       617
dram[16]:        589       607       581       625       653       586       636       557       602       591       557       581       631       596       630       614
dram[17]:        572       602       609       607       658       584       649       551       593       586       551       580       627       598       633       607
dram[18]:        553       608       611       611       679       576       626       556       594       591       570       591       633       605       626       630
dram[19]:        547       602       628       608       675       595       626       572       600       586       564       591       618       598       626       641
dram[20]:        544       611       613       619       675       615       638       576       564       579       582       604       616       607       661       644
dram[21]:        567       610       621       624       646       606       631       579       622       557       604       611       637       596       619       650
dram[22]:        576       603       621       621       669       611       660       593       554       559       579       590       642       593       627       648
dram[23]:        574       570       628       592       640       610       633       613       556       549       576       597       602       605       637       649
dram[24]:        569       572       630       612       632       606       641       616       546       569       614       600       624       591       614       668
dram[25]:        576       588       641       620       660       594       642       621       542       563       592       598       621       605       646       767
dram[26]:        560       590       666       609       626       624       628       633       539       540       614       581       623       595       613       640
dram[27]:        569       592       664       602       623       636       626       625       559       567       610       583       635       603       603       643
dram[28]:        560       574       672       601       662       613       619       620       524       535       612       601       636       596       582       672
dram[29]:        592       587       683       598       684       629       651       640       602       550       617       598       653       601       620       682
dram[30]:        581       576       645       595       656       608       652       635       567       594       588       595       635       615       607       679
dram[31]:        594       569       654       573       649       609       609       649       552       565       584       603       622       600       607       684
maximum mf latency per bank:
dram[0]:        914       672       669       653       526       531       584       610       927       609       668       704       791       593       583       580
dram[1]:        859       800       818      1000       868       916       678       812       854      1127       774       867       701      1067       693      1108
dram[2]:        750       754       632       853       632       718       525       750       567       666       790       596       641       844       659       754
dram[3]:        737       773       658       604       659       692       598       804       576       569       580       548       656       656       666       710
dram[4]:        674       648       652       545       620       720       633       721       735       638       601       748       648       603       557       614
dram[5]:        913       628       602       785       578       713       589       959       792       855       632       597       602       645       585       677
dram[6]:        731       674       787       555       584       576       594       572       654       721       578       909       614       520       671       768
dram[7]:        649       630       659       813       612       804       628       815       638       784       702       791       741       544       820       529
dram[8]:        735       653       631       857       604       574       559       717       611       699       646       884       652       698       657       743
dram[9]:        666       841       641       589       643       635       748       583       569       667       672       635       595       744       634       572
dram[10]:        786       691       617       748       751       674       547       797       775       576       598       715       626       556       696       683
dram[11]:        589       594       739       733       617       634       561       746       673       984       857       697       766       625       657       543
dram[12]:        841       649       596       607       656       640       532       788       646       952       592       687       725       739       648       649
dram[13]:        648       606       659       774       584       614       614       640       851       623       595       559       617       633       635       585
dram[14]:        722       832       617       800       600      1014       716       919       671      1178       582       767       668       838       640       930
dram[15]:        945       974       631       645       572       588       618       610       667       791       649       615       688       635       840       620
dram[16]:        903       689       615       766       647       652       608       588       655       566       583       870       581       666       644       610
dram[17]:        794       660       636       663       688       660       846       599       643       759       620       611       660       624       647       603
dram[18]:        823       953       598       755       649       624       931       543       776       733       978       650       734       752       578       620
dram[19]:        662       999       590       684       654       666       743       604       871       778       563       721       655       634       826       621
dram[20]:        795       843       555       794       774       658       706       644       666       837       616       907       702       809      1017       609
dram[21]:       1013      1205       602       809       621       642       604       597      1189       868       689       655       672       732       665       619
dram[22]:        809       850       566      1004       786       772       777       589       676       764       744       944       862       628       807       676
dram[23]:        903       723       611       585       676       571       711       600       813       777       563       761       855       549       983       630
dram[24]:        807       806       634       669       627       587       663       526       800       822       795       890       783       630       687       674
dram[25]:        688       792       626       794       744       661       708       577       792       795       632       832      1057       875      1266       708
dram[26]:        679       887       625       687       594       769       606       573       941       869       697       655       904       717      1139       615
dram[27]:        565       943       567       619       622       721       777       560       966      1053       822       664       772       824       850       591
dram[28]:        630       777       610       628       670       649       852       562       794       686       659       779       609       610       876       618
dram[29]:        986       974       630       637       881       722       947       605      1337       857       818       762       821       685       927       565
dram[30]:        686       667       808       841       745       581       997       811      1077       923       571       734       662       692       719       591
dram[31]:        605       774       632       626       598       577       564       604       680       629       597       855       627       649       566       613
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12997 n_act=506 n_pre=490 n_ref_event=0 n_req=4222 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=696 bw_util=0.2614
n_activity=7327 dram_eff=0.6475
bk0: 256a 15959i bk1: 256a 16414i bk2: 256a 16427i bk3: 256a 16708i bk4: 256a 16387i bk5: 256a 16575i bk6: 256a 17218i bk7: 256a 16482i bk8: 256a 15774i bk9: 256a 16110i bk10: 256a 16004i bk11: 256a 16422i bk12: 256a 16298i bk13: 256a 16425i bk14: 232a 16930i bk15: 232a 16811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880152
Row_Buffer_Locality_read = 0.897233
Row_Buffer_Locality_write = 0.482759
Bank_Level_Parallism = 4.379463
Bank_Level_Parallism_Col = 3.415581
Bank_Level_Parallism_Ready = 1.753373
write_to_read_ratio_blp_rw_average = 0.205603
GrpLevelPara = 2.364914 

BW Util details:
bwutil = 0.261406 
total_CMD = 18148 
util_bw = 4744 
Wasted_Col = 2127 
Wasted_Row = 355 
Idle = 10922 

BW Util Bottlenecks: 
RCDc_limit = 1915 
RCDWRc_limit = 246 
WTRc_limit = 499 
RTWc_limit = 1639 
CCDLc_limit = 1598 
rwq = 0 
CCDLc_limit_alone = 1379 
WTRc_limit_alone = 435 
RTWc_limit_alone = 1484 

Commands details: 
total_CMD = 18148 
n_nop = 12997 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 696 
n_act = 506 
n_pre = 490 
n_ref = 0 
n_req = 4222 
total_req = 4744 

Dual Bus Interface Util: 
issued_total_row = 996 
issued_total_col = 4744 
Row_Bus_Util =  0.054882 
CoL_Bus_Util = 0.261406 
Either_Row_CoL_Bus_Util = 0.283833 
Issued_on_Two_Bus_Simul_Util = 0.032455 
issued_two_Eff = 0.114347 
queue_avg = 6.252810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.25281
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=13017 n_act=523 n_pre=507 n_ref_event=0 n_req=4222 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=696 bw_util=0.2614
n_activity=7392 dram_eff=0.6418
bk0: 256a 15920i bk1: 256a 16003i bk2: 256a 16052i bk3: 256a 16303i bk4: 256a 16177i bk5: 256a 16401i bk6: 256a 16908i bk7: 256a 16462i bk8: 256a 16036i bk9: 256a 15431i bk10: 256a 16091i bk11: 256a 16180i bk12: 256a 15914i bk13: 256a 16198i bk14: 232a 16882i bk15: 232a 16332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876125
Row_Buffer_Locality_read = 0.892787
Row_Buffer_Locality_write = 0.488506
Bank_Level_Parallism = 4.883110
Bank_Level_Parallism_Col = 3.789931
Bank_Level_Parallism_Ready = 1.908094
write_to_read_ratio_blp_rw_average = 0.213077
GrpLevelPara = 2.435475 

BW Util details:
bwutil = 0.261406 
total_CMD = 18148 
util_bw = 4744 
Wasted_Col = 2211 
Wasted_Row = 274 
Idle = 10919 

BW Util Bottlenecks: 
RCDc_limit = 1988 
RCDWRc_limit = 230 
WTRc_limit = 675 
RTWc_limit = 2515 
CCDLc_limit = 1809 
rwq = 0 
CCDLc_limit_alone = 1466 
WTRc_limit_alone = 587 
RTWc_limit_alone = 2260 

Commands details: 
total_CMD = 18148 
n_nop = 13017 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 696 
n_act = 523 
n_pre = 507 
n_ref = 0 
n_req = 4222 
total_req = 4744 

Dual Bus Interface Util: 
issued_total_row = 1030 
issued_total_col = 4744 
Row_Bus_Util =  0.056756 
CoL_Bus_Util = 0.261406 
Either_Row_CoL_Bus_Util = 0.282731 
Issued_on_Two_Bus_Simul_Util = 0.035431 
issued_two_Eff = 0.125317 
queue_avg = 8.281573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.28157
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=13006 n_act=510 n_pre=494 n_ref_event=0 n_req=4220 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.261
n_activity=7295 dram_eff=0.6492
bk0: 256a 16212i bk1: 256a 16302i bk2: 256a 16411i bk3: 256a 16406i bk4: 256a 16284i bk5: 256a 16494i bk6: 256a 16828i bk7: 256a 16421i bk8: 256a 16195i bk9: 256a 15912i bk10: 256a 16156i bk11: 256a 16508i bk12: 256a 16129i bk13: 256a 16197i bk14: 232a 16637i bk15: 232a 16515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879147
Row_Buffer_Locality_read = 0.894269
Row_Buffer_Locality_write = 0.523256
Bank_Level_Parallism = 4.617248
Bank_Level_Parallism_Col = 3.651697
Bank_Level_Parallism_Ready = 1.872255
write_to_read_ratio_blp_rw_average = 0.189581
GrpLevelPara = 2.460501 

BW Util details:
bwutil = 0.260965 
total_CMD = 18148 
util_bw = 4736 
Wasted_Col = 2055 
Wasted_Row = 352 
Idle = 11005 

BW Util Bottlenecks: 
RCDc_limit = 2019 
RCDWRc_limit = 221 
WTRc_limit = 882 
RTWc_limit = 1532 
CCDLc_limit = 1771 
rwq = 0 
CCDLc_limit_alone = 1484 
WTRc_limit_alone = 728 
RTWc_limit_alone = 1399 

Commands details: 
total_CMD = 18148 
n_nop = 13006 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 510 
n_pre = 494 
n_ref = 0 
n_req = 4220 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1004 
issued_total_col = 4736 
Row_Bus_Util =  0.055323 
CoL_Bus_Util = 0.260965 
Either_Row_CoL_Bus_Util = 0.283337 
Issued_on_Two_Bus_Simul_Util = 0.032951 
issued_two_Eff = 0.116297 
queue_avg = 7.219418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.21942
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12990 n_act=526 n_pre=510 n_ref_event=0 n_req=4219 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.2607
n_activity=7433 dram_eff=0.6366
bk0: 256a 15896i bk1: 256a 16390i bk2: 256a 16257i bk3: 256a 16666i bk4: 256a 16631i bk5: 256a 16297i bk6: 256a 16927i bk7: 256a 16397i bk8: 256a 16019i bk9: 256a 15911i bk10: 256a 16414i bk11: 256a 16499i bk12: 256a 16253i bk13: 256a 16512i bk14: 232a 16780i bk15: 232a 16526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875326
Row_Buffer_Locality_read = 0.894022
Row_Buffer_Locality_write = 0.432749
Bank_Level_Parallism = 4.452861
Bank_Level_Parallism_Col = 3.432606
Bank_Level_Parallism_Ready = 1.793745
write_to_read_ratio_blp_rw_average = 0.195901
GrpLevelPara = 2.354456 

BW Util details:
bwutil = 0.260745 
total_CMD = 18148 
util_bw = 4732 
Wasted_Col = 2145 
Wasted_Row = 357 
Idle = 10914 

BW Util Bottlenecks: 
RCDc_limit = 2007 
RCDWRc_limit = 321 
WTRc_limit = 492 
RTWc_limit = 1802 
CCDLc_limit = 1628 
rwq = 0 
CCDLc_limit_alone = 1423 
WTRc_limit_alone = 450 
RTWc_limit_alone = 1639 

Commands details: 
total_CMD = 18148 
n_nop = 12990 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 526 
n_pre = 510 
n_ref = 0 
n_req = 4219 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 4732 
Row_Bus_Util =  0.057086 
CoL_Bus_Util = 0.260745 
Either_Row_CoL_Bus_Util = 0.284219 
Issued_on_Two_Bus_Simul_Util = 0.033613 
issued_two_Eff = 0.118263 
queue_avg = 6.173077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.17308
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=13019 n_act=509 n_pre=493 n_ref_event=0 n_req=4221 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.2612
n_activity=7401 dram_eff=0.6405
bk0: 256a 15985i bk1: 256a 16100i bk2: 256a 16064i bk3: 256a 16991i bk4: 256a 16447i bk5: 256a 16474i bk6: 256a 16727i bk7: 256a 16427i bk8: 256a 16071i bk9: 256a 15873i bk10: 256a 16438i bk11: 256a 16406i bk12: 256a 16687i bk13: 256a 16671i bk14: 232a 16797i bk15: 232a 16522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879412
Row_Buffer_Locality_read = 0.896492
Row_Buffer_Locality_write = 0.479769
Bank_Level_Parallism = 4.374092
Bank_Level_Parallism_Col = 3.452061
Bank_Level_Parallism_Ready = 1.719620
write_to_read_ratio_blp_rw_average = 0.204473
GrpLevelPara = 2.382929 

BW Util details:
bwutil = 0.261186 
total_CMD = 18148 
util_bw = 4740 
Wasted_Col = 2149 
Wasted_Row = 406 
Idle = 10853 

BW Util Bottlenecks: 
RCDc_limit = 1954 
RCDWRc_limit = 212 
WTRc_limit = 815 
RTWc_limit = 1581 
CCDLc_limit = 1564 
rwq = 0 
CCDLc_limit_alone = 1349 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1460 

Commands details: 
total_CMD = 18148 
n_nop = 13019 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 509 
n_pre = 493 
n_ref = 0 
n_req = 4221 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1002 
issued_total_col = 4740 
Row_Bus_Util =  0.055213 
CoL_Bus_Util = 0.261186 
Either_Row_CoL_Bus_Util = 0.282621 
Issued_on_Two_Bus_Simul_Util = 0.033778 
issued_two_Eff = 0.119516 
queue_avg = 6.216938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.21694
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=13014 n_act=530 n_pre=514 n_ref_event=0 n_req=4217 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=676 bw_util=0.2603
n_activity=7460 dram_eff=0.6332
bk0: 256a 15585i bk1: 256a 16500i bk2: 256a 15965i bk3: 256a 16486i bk4: 256a 16597i bk5: 256a 16692i bk6: 256a 16733i bk7: 256a 16225i bk8: 256a 15653i bk9: 256a 15651i bk10: 256a 16323i bk11: 256a 16349i bk12: 256a 16411i bk13: 256a 16553i bk14: 232a 16719i bk15: 232a 16502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874318
Row_Buffer_Locality_read = 0.893034
Row_Buffer_Locality_write = 0.426035
Bank_Level_Parallism = 4.592628
Bank_Level_Parallism_Col = 3.499285
Bank_Level_Parallism_Ready = 1.762489
write_to_read_ratio_blp_rw_average = 0.227182
GrpLevelPara = 2.400544 

BW Util details:
bwutil = 0.260304 
total_CMD = 18148 
util_bw = 4724 
Wasted_Col = 2302 
Wasted_Row = 299 
Idle = 10823 

BW Util Bottlenecks: 
RCDc_limit = 2048 
RCDWRc_limit = 298 
WTRc_limit = 653 
RTWc_limit = 2134 
CCDLc_limit = 1683 
rwq = 0 
CCDLc_limit_alone = 1422 
WTRc_limit_alone = 613 
RTWc_limit_alone = 1913 

Commands details: 
total_CMD = 18148 
n_nop = 13014 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 676 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 4217 
total_req = 4724 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 4724 
Row_Bus_Util =  0.057527 
CoL_Bus_Util = 0.260304 
Either_Row_CoL_Bus_Util = 0.282896 
Issued_on_Two_Bus_Simul_Util = 0.034935 
issued_two_Eff = 0.123490 
queue_avg = 7.024300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.0243
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=13008 n_act=534 n_pre=518 n_ref_event=0 n_req=4220 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.261
n_activity=7310 dram_eff=0.6479
bk0: 256a 15708i bk1: 256a 16428i bk2: 256a 16285i bk3: 256a 16597i bk4: 256a 16430i bk5: 256a 16689i bk6: 256a 16772i bk7: 256a 16219i bk8: 256a 15710i bk9: 256a 15954i bk10: 256a 16333i bk11: 256a 16125i bk12: 256a 16140i bk13: 256a 16187i bk14: 232a 16522i bk15: 232a 16603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873460
Row_Buffer_Locality_read = 0.890316
Row_Buffer_Locality_write = 0.476744
Bank_Level_Parallism = 4.706389
Bank_Level_Parallism_Col = 3.643355
Bank_Level_Parallism_Ready = 1.824958
write_to_read_ratio_blp_rw_average = 0.215671
GrpLevelPara = 2.420052 

BW Util details:
bwutil = 0.260965 
total_CMD = 18148 
util_bw = 4736 
Wasted_Col = 2192 
Wasted_Row = 272 
Idle = 10948 

BW Util Bottlenecks: 
RCDc_limit = 2131 
RCDWRc_limit = 271 
WTRc_limit = 699 
RTWc_limit = 1974 
CCDLc_limit = 1720 
rwq = 0 
CCDLc_limit_alone = 1500 
WTRc_limit_alone = 637 
RTWc_limit_alone = 1816 

Commands details: 
total_CMD = 18148 
n_nop = 13008 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 534 
n_pre = 518 
n_ref = 0 
n_req = 4220 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1052 
issued_total_col = 4736 
Row_Bus_Util =  0.057968 
CoL_Bus_Util = 0.260965 
Either_Row_CoL_Bus_Util = 0.283227 
Issued_on_Two_Bus_Simul_Util = 0.035706 
issued_two_Eff = 0.126070 
queue_avg = 6.635717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.63572
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=13060 n_act=534 n_pre=518 n_ref_event=0 n_req=4215 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=668 bw_util=0.2599
n_activity=7333 dram_eff=0.6431
bk0: 256a 15958i bk1: 256a 16237i bk2: 256a 16298i bk3: 256a 16176i bk4: 256a 16326i bk5: 256a 16054i bk6: 256a 16520i bk7: 256a 16308i bk8: 256a 15900i bk9: 256a 16097i bk10: 256a 16213i bk11: 256a 16172i bk12: 256a 16352i bk13: 256a 16560i bk14: 232a 16580i bk15: 232a 16444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873310
Row_Buffer_Locality_read = 0.889328
Row_Buffer_Locality_write = 0.485030
Bank_Level_Parallism = 4.754321
Bank_Level_Parallism_Col = 3.679502
Bank_Level_Parallism_Ready = 1.962680
write_to_read_ratio_blp_rw_average = 0.203860
GrpLevelPara = 2.423567 

BW Util details:
bwutil = 0.259863 
total_CMD = 18148 
util_bw = 4716 
Wasted_Col = 2230 
Wasted_Row = 287 
Idle = 10915 

BW Util Bottlenecks: 
RCDc_limit = 2046 
RCDWRc_limit = 240 
WTRc_limit = 582 
RTWc_limit = 1972 
CCDLc_limit = 1732 
rwq = 0 
CCDLc_limit_alone = 1495 
WTRc_limit_alone = 515 
RTWc_limit_alone = 1802 

Commands details: 
total_CMD = 18148 
n_nop = 13060 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 668 
n_act = 534 
n_pre = 518 
n_ref = 0 
n_req = 4215 
total_req = 4716 

Dual Bus Interface Util: 
issued_total_row = 1052 
issued_total_col = 4716 
Row_Bus_Util =  0.057968 
CoL_Bus_Util = 0.259863 
Either_Row_CoL_Bus_Util = 0.280361 
Issued_on_Two_Bus_Simul_Util = 0.037470 
issued_two_Eff = 0.133648 
queue_avg = 6.858772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.85877
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=13055 n_act=522 n_pre=506 n_ref_event=0 n_req=4209 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=644 bw_util=0.2585
n_activity=7370 dram_eff=0.6366
bk0: 256a 15636i bk1: 256a 16328i bk2: 256a 16170i bk3: 256a 16034i bk4: 256a 16449i bk5: 256a 16811i bk6: 256a 16831i bk7: 256a 16341i bk8: 256a 16095i bk9: 256a 16172i bk10: 256a 15996i bk11: 256a 16154i bk12: 256a 16620i bk13: 256a 16266i bk14: 232a 16866i bk15: 232a 16537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875980
Row_Buffer_Locality_read = 0.893034
Row_Buffer_Locality_write = 0.447205
Bank_Level_Parallism = 4.609448
Bank_Level_Parallism_Col = 3.616838
Bank_Level_Parallism_Ready = 1.832268
write_to_read_ratio_blp_rw_average = 0.186756
GrpLevelPara = 2.380234 

BW Util details:
bwutil = 0.258541 
total_CMD = 18148 
util_bw = 4692 
Wasted_Col = 2176 
Wasted_Row = 350 
Idle = 10930 

BW Util Bottlenecks: 
RCDc_limit = 2070 
RCDWRc_limit = 233 
WTRc_limit = 611 
RTWc_limit = 1918 
CCDLc_limit = 1727 
rwq = 0 
CCDLc_limit_alone = 1497 
WTRc_limit_alone = 554 
RTWc_limit_alone = 1745 

Commands details: 
total_CMD = 18148 
n_nop = 13055 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 644 
n_act = 522 
n_pre = 506 
n_ref = 0 
n_req = 4209 
total_req = 4692 

Dual Bus Interface Util: 
issued_total_row = 1028 
issued_total_col = 4692 
Row_Bus_Util =  0.056645 
CoL_Bus_Util = 0.258541 
Either_Row_CoL_Bus_Util = 0.280637 
Issued_on_Two_Bus_Simul_Util = 0.034549 
issued_two_Eff = 0.123110 
queue_avg = 6.726747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.72675
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=13077 n_act=509 n_pre=493 n_ref_event=0 n_req=4212 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=656 bw_util=0.2592
n_activity=7368 dram_eff=0.6384
bk0: 256a 15842i bk1: 256a 16567i bk2: 256a 16131i bk3: 256a 16338i bk4: 256a 16578i bk5: 256a 16467i bk6: 256a 16848i bk7: 256a 16198i bk8: 256a 16028i bk9: 256a 16220i bk10: 256a 16136i bk11: 256a 16203i bk12: 256a 16555i bk13: 256a 16066i bk14: 232a 16618i bk15: 232a 16373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879155
Row_Buffer_Locality_read = 0.895751
Row_Buffer_Locality_write = 0.469512
Bank_Level_Parallism = 4.656725
Bank_Level_Parallism_Col = 3.720851
Bank_Level_Parallism_Ready = 1.946003
write_to_read_ratio_blp_rw_average = 0.209338
GrpLevelPara = 2.414955 

BW Util details:
bwutil = 0.259202 
total_CMD = 18148 
util_bw = 4704 
Wasted_Col = 2102 
Wasted_Row = 369 
Idle = 10973 

BW Util Bottlenecks: 
RCDc_limit = 1897 
RCDWRc_limit = 274 
WTRc_limit = 641 
RTWc_limit = 1805 
CCDLc_limit = 1778 
rwq = 0 
CCDLc_limit_alone = 1555 
WTRc_limit_alone = 586 
RTWc_limit_alone = 1637 

Commands details: 
total_CMD = 18148 
n_nop = 13077 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 656 
n_act = 509 
n_pre = 493 
n_ref = 0 
n_req = 4212 
total_req = 4704 

Dual Bus Interface Util: 
issued_total_row = 1002 
issued_total_col = 4704 
Row_Bus_Util =  0.055213 
CoL_Bus_Util = 0.259202 
Either_Row_CoL_Bus_Util = 0.279425 
Issued_on_Two_Bus_Simul_Util = 0.034990 
issued_two_Eff = 0.125222 
queue_avg = 5.974984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.97498
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12975 n_act=541 n_pre=525 n_ref_event=0 n_req=4221 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.2612
n_activity=7417 dram_eff=0.6391
bk0: 256a 16186i bk1: 256a 16300i bk2: 256a 16358i bk3: 256a 16511i bk4: 256a 16511i bk5: 256a 16392i bk6: 256a 16645i bk7: 256a 16244i bk8: 256a 15881i bk9: 256a 16240i bk10: 256a 15995i bk11: 256a 16290i bk12: 256a 16392i bk13: 256a 16250i bk14: 232a 16404i bk15: 232a 16393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871831
Row_Buffer_Locality_read = 0.890316
Row_Buffer_Locality_write = 0.439306
Bank_Level_Parallism = 4.589127
Bank_Level_Parallism_Col = 3.556502
Bank_Level_Parallism_Ready = 1.871097
write_to_read_ratio_blp_rw_average = 0.202702
GrpLevelPara = 2.392986 

BW Util details:
bwutil = 0.261186 
total_CMD = 18148 
util_bw = 4740 
Wasted_Col = 2235 
Wasted_Row = 346 
Idle = 10827 

BW Util Bottlenecks: 
RCDc_limit = 2133 
RCDWRc_limit = 256 
WTRc_limit = 499 
RTWc_limit = 2011 
CCDLc_limit = 1626 
rwq = 0 
CCDLc_limit_alone = 1433 
WTRc_limit_alone = 449 
RTWc_limit_alone = 1868 

Commands details: 
total_CMD = 18148 
n_nop = 12975 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 541 
n_pre = 525 
n_ref = 0 
n_req = 4221 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1066 
issued_total_col = 4740 
Row_Bus_Util =  0.058739 
CoL_Bus_Util = 0.261186 
Either_Row_CoL_Bus_Util = 0.285045 
Issued_on_Two_Bus_Simul_Util = 0.034880 
issued_two_Eff = 0.122366 
queue_avg = 6.549151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.54915
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12994 n_act=540 n_pre=524 n_ref_event=0 n_req=4225 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=708 bw_util=0.2621
n_activity=7370 dram_eff=0.6453
bk0: 256a 16232i bk1: 256a 16506i bk2: 256a 16133i bk3: 256a 16617i bk4: 256a 16451i bk5: 256a 16522i bk6: 256a 16571i bk7: 256a 16225i bk8: 256a 15930i bk9: 256a 15881i bk10: 256a 15799i bk11: 256a 16277i bk12: 256a 16519i bk13: 256a 16105i bk14: 232a 16740i bk15: 232a 16668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872189
Row_Buffer_Locality_read = 0.891551
Row_Buffer_Locality_write = 0.429379
Bank_Level_Parallism = 4.622631
Bank_Level_Parallism_Col = 3.539696
Bank_Level_Parallism_Ready = 1.834104
write_to_read_ratio_blp_rw_average = 0.199459
GrpLevelPara = 2.393462 

BW Util details:
bwutil = 0.262067 
total_CMD = 18148 
util_bw = 4756 
Wasted_Col = 2135 
Wasted_Row = 338 
Idle = 10919 

BW Util Bottlenecks: 
RCDc_limit = 2013 
RCDWRc_limit = 241 
WTRc_limit = 547 
RTWc_limit = 1704 
CCDLc_limit = 1614 
rwq = 0 
CCDLc_limit_alone = 1419 
WTRc_limit_alone = 497 
RTWc_limit_alone = 1559 

Commands details: 
total_CMD = 18148 
n_nop = 12994 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 708 
n_act = 540 
n_pre = 524 
n_ref = 0 
n_req = 4225 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1064 
issued_total_col = 4756 
Row_Bus_Util =  0.058629 
CoL_Bus_Util = 0.262067 
Either_Row_CoL_Bus_Util = 0.283998 
Issued_on_Two_Bus_Simul_Util = 0.036698 
issued_two_Eff = 0.129220 
queue_avg = 6.238979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.23898
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12968 n_act=531 n_pre=515 n_ref_event=0 n_req=4229 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.2629
n_activity=7578 dram_eff=0.6297
bk0: 256a 15641i bk1: 256a 16487i bk2: 256a 16134i bk3: 256a 16291i bk4: 256a 16504i bk5: 256a 16518i bk6: 256a 16797i bk7: 256a 15842i bk8: 256a 15931i bk9: 256a 15736i bk10: 256a 15975i bk11: 256a 16101i bk12: 256a 16688i bk13: 256a 16276i bk14: 232a 16423i bk15: 232a 16408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874438
Row_Buffer_Locality_read = 0.892787
Row_Buffer_Locality_write = 0.464088
Bank_Level_Parallism = 4.692297
Bank_Level_Parallism_Col = 3.702873
Bank_Level_Parallism_Ready = 1.898994
write_to_read_ratio_blp_rw_average = 0.199164
GrpLevelPara = 2.397170 

BW Util details:
bwutil = 0.262949 
total_CMD = 18148 
util_bw = 4772 
Wasted_Col = 2263 
Wasted_Row = 391 
Idle = 10722 

BW Util Bottlenecks: 
RCDc_limit = 2031 
RCDWRc_limit = 277 
WTRc_limit = 745 
RTWc_limit = 2173 
CCDLc_limit = 1812 
rwq = 0 
CCDLc_limit_alone = 1571 
WTRc_limit_alone = 681 
RTWc_limit_alone = 1996 

Commands details: 
total_CMD = 18148 
n_nop = 12968 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 531 
n_pre = 515 
n_ref = 0 
n_req = 4229 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1046 
issued_total_col = 4772 
Row_Bus_Util =  0.057637 
CoL_Bus_Util = 0.262949 
Either_Row_CoL_Bus_Util = 0.285431 
Issued_on_Two_Bus_Simul_Util = 0.035155 
issued_two_Eff = 0.123166 
queue_avg = 6.935365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.93536
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12951 n_act=542 n_pre=526 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.2627
n_activity=7547 dram_eff=0.6318
bk0: 256a 15837i bk1: 256a 16169i bk2: 256a 16281i bk3: 256a 16389i bk4: 256a 16814i bk5: 256a 16469i bk6: 256a 16452i bk7: 256a 16302i bk8: 256a 15695i bk9: 256a 15832i bk10: 256a 16135i bk11: 256a 16229i bk12: 256a 16299i bk13: 256a 16556i bk14: 232a 16363i bk15: 232a 16660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871807
Row_Buffer_Locality_read = 0.889081
Row_Buffer_Locality_write = 0.483333
Bank_Level_Parallism = 4.606265
Bank_Level_Parallism_Col = 3.602287
Bank_Level_Parallism_Ready = 1.791527
write_to_read_ratio_blp_rw_average = 0.193649
GrpLevelPara = 2.419585 

BW Util details:
bwutil = 0.262729 
total_CMD = 18148 
util_bw = 4768 
Wasted_Col = 2267 
Wasted_Row = 371 
Idle = 10742 

BW Util Bottlenecks: 
RCDc_limit = 2105 
RCDWRc_limit = 276 
WTRc_limit = 872 
RTWc_limit = 1681 
CCDLc_limit = 1763 
rwq = 0 
CCDLc_limit_alone = 1519 
WTRc_limit_alone = 791 
RTWc_limit_alone = 1518 

Commands details: 
total_CMD = 18148 
n_nop = 12951 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 4768 
Row_Bus_Util =  0.058849 
CoL_Bus_Util = 0.262729 
Either_Row_CoL_Bus_Util = 0.286368 
Issued_on_Two_Bus_Simul_Util = 0.035210 
issued_two_Eff = 0.122956 
queue_avg = 6.548876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.54888
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12994 n_act=533 n_pre=517 n_ref_event=0 n_req=4226 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=712 bw_util=0.2623
n_activity=7431 dram_eff=0.6406
bk0: 256a 15812i bk1: 256a 16102i bk2: 256a 16089i bk3: 256a 16218i bk4: 256a 16805i bk5: 256a 16256i bk6: 256a 16584i bk7: 256a 15991i bk8: 256a 15761i bk9: 256a 15191i bk10: 256a 16308i bk11: 256a 15858i bk12: 256a 16559i bk13: 256a 15926i bk14: 232a 16700i bk15: 232a 16722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873876
Row_Buffer_Locality_read = 0.890563
Row_Buffer_Locality_write = 0.494382
Bank_Level_Parallism = 4.890715
Bank_Level_Parallism_Col = 3.864260
Bank_Level_Parallism_Ready = 1.911975
write_to_read_ratio_blp_rw_average = 0.215378
GrpLevelPara = 2.465415 

BW Util details:
bwutil = 0.262288 
total_CMD = 18148 
util_bw = 4760 
Wasted_Col = 2211 
Wasted_Row = 331 
Idle = 10846 

BW Util Bottlenecks: 
RCDc_limit = 2072 
RCDWRc_limit = 215 
WTRc_limit = 492 
RTWc_limit = 2707 
CCDLc_limit = 1863 
rwq = 0 
CCDLc_limit_alone = 1554 
WTRc_limit_alone = 448 
RTWc_limit_alone = 2442 

Commands details: 
total_CMD = 18148 
n_nop = 12994 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 712 
n_act = 533 
n_pre = 517 
n_ref = 0 
n_req = 4226 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1050 
issued_total_col = 4760 
Row_Bus_Util =  0.057858 
CoL_Bus_Util = 0.262288 
Either_Row_CoL_Bus_Util = 0.283998 
Issued_on_Two_Bus_Simul_Util = 0.036147 
issued_two_Eff = 0.127280 
queue_avg = 7.749284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.74928
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12994 n_act=531 n_pre=515 n_ref_event=0 n_req=4229 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.2629
n_activity=7304 dram_eff=0.6533
bk0: 256a 15592i bk1: 256a 16257i bk2: 256a 16229i bk3: 256a 16339i bk4: 256a 16791i bk5: 256a 16575i bk6: 256a 16511i bk7: 256a 16236i bk8: 256a 15900i bk9: 256a 16042i bk10: 256a 16044i bk11: 256a 15993i bk12: 256a 16692i bk13: 256a 15914i bk14: 232a 16463i bk15: 232a 16889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874438
Row_Buffer_Locality_read = 0.891057
Row_Buffer_Locality_write = 0.502762
Bank_Level_Parallism = 4.736331
Bank_Level_Parallism_Col = 3.643917
Bank_Level_Parallism_Ready = 1.850377
write_to_read_ratio_blp_rw_average = 0.196232
GrpLevelPara = 2.423167 

BW Util details:
bwutil = 0.262949 
total_CMD = 18148 
util_bw = 4772 
Wasted_Col = 2137 
Wasted_Row = 297 
Idle = 10942 

BW Util Bottlenecks: 
RCDc_limit = 2029 
RCDWRc_limit = 208 
WTRc_limit = 757 
RTWc_limit = 1581 
CCDLc_limit = 1608 
rwq = 0 
CCDLc_limit_alone = 1401 
WTRc_limit_alone = 677 
RTWc_limit_alone = 1454 

Commands details: 
total_CMD = 18148 
n_nop = 12994 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 531 
n_pre = 515 
n_ref = 0 
n_req = 4229 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1046 
issued_total_col = 4772 
Row_Bus_Util =  0.057637 
CoL_Bus_Util = 0.262949 
Either_Row_CoL_Bus_Util = 0.283998 
Issued_on_Two_Bus_Simul_Util = 0.036588 
issued_two_Eff = 0.128832 
queue_avg = 6.849570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.84957
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12994 n_act=520 n_pre=504 n_ref_event=0 n_req=4227 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=716 bw_util=0.2625
n_activity=7443 dram_eff=0.6401
bk0: 256a 15790i bk1: 256a 16152i bk2: 256a 16520i bk3: 256a 15937i bk4: 256a 16855i bk5: 256a 15919i bk6: 256a 16837i bk7: 256a 16270i bk8: 256a 15561i bk9: 256a 16299i bk10: 256a 16502i bk11: 256a 16097i bk12: 256a 16501i bk13: 256a 16058i bk14: 232a 16882i bk15: 232a 16777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876981
Row_Buffer_Locality_read = 0.893528
Row_Buffer_Locality_write = 0.502793
Bank_Level_Parallism = 4.606683
Bank_Level_Parallism_Col = 3.553164
Bank_Level_Parallism_Ready = 1.784635
write_to_read_ratio_blp_rw_average = 0.210580
GrpLevelPara = 2.422873 

BW Util details:
bwutil = 0.262508 
total_CMD = 18148 
util_bw = 4764 
Wasted_Col = 2247 
Wasted_Row = 291 
Idle = 10846 

BW Util Bottlenecks: 
RCDc_limit = 1999 
RCDWRc_limit = 273 
WTRc_limit = 624 
RTWc_limit = 2201 
CCDLc_limit = 1702 
rwq = 0 
CCDLc_limit_alone = 1452 
WTRc_limit_alone = 561 
RTWc_limit_alone = 2014 

Commands details: 
total_CMD = 18148 
n_nop = 12994 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 716 
n_act = 520 
n_pre = 504 
n_ref = 0 
n_req = 4227 
total_req = 4764 

Dual Bus Interface Util: 
issued_total_row = 1024 
issued_total_col = 4764 
Row_Bus_Util =  0.056425 
CoL_Bus_Util = 0.262508 
Either_Row_CoL_Bus_Util = 0.283998 
Issued_on_Two_Bus_Simul_Util = 0.034935 
issued_two_Eff = 0.123011 
queue_avg = 6.740522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.74052
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12943 n_act=542 n_pre=526 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.2627
n_activity=7385 dram_eff=0.6456
bk0: 256a 15697i bk1: 256a 16404i bk2: 256a 16254i bk3: 256a 16346i bk4: 256a 16583i bk5: 256a 16396i bk6: 256a 16552i bk7: 256a 16380i bk8: 256a 16111i bk9: 256a 16307i bk10: 256a 16008i bk11: 256a 16261i bk12: 256a 16295i bk13: 256a 16149i bk14: 232a 16802i bk15: 232a 16827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871807
Row_Buffer_Locality_read = 0.890069
Row_Buffer_Locality_write = 0.461111
Bank_Level_Parallism = 4.592756
Bank_Level_Parallism_Col = 3.561015
Bank_Level_Parallism_Ready = 1.856124
write_to_read_ratio_blp_rw_average = 0.186377
GrpLevelPara = 2.416679 

BW Util details:
bwutil = 0.262729 
total_CMD = 18148 
util_bw = 4768 
Wasted_Col = 2131 
Wasted_Row = 335 
Idle = 10914 

BW Util Bottlenecks: 
RCDc_limit = 2035 
RCDWRc_limit = 320 
WTRc_limit = 735 
RTWc_limit = 1498 
CCDLc_limit = 1637 
rwq = 0 
CCDLc_limit_alone = 1431 
WTRc_limit_alone = 646 
RTWc_limit_alone = 1381 

Commands details: 
total_CMD = 18148 
n_nop = 12943 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 4768 
Row_Bus_Util =  0.058849 
CoL_Bus_Util = 0.262729 
Either_Row_CoL_Bus_Util = 0.286808 
Issued_on_Two_Bus_Simul_Util = 0.034770 
issued_two_Eff = 0.121230 
queue_avg = 6.217820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.21782
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12962 n_act=531 n_pre=515 n_ref_event=0 n_req=4230 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.2632
n_activity=7315 dram_eff=0.6529
bk0: 256a 15761i bk1: 256a 16136i bk2: 256a 16407i bk3: 256a 16273i bk4: 256a 16752i bk5: 256a 15935i bk6: 256a 16710i bk7: 256a 16201i bk8: 256a 16083i bk9: 256a 16087i bk10: 256a 15894i bk11: 256a 16176i bk12: 256a 15969i bk13: 256a 16156i bk14: 232a 16625i bk15: 232a 16679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874468
Row_Buffer_Locality_read = 0.892292
Row_Buffer_Locality_write = 0.478022
Bank_Level_Parallism = 4.809577
Bank_Level_Parallism_Col = 3.808134
Bank_Level_Parallism_Ready = 1.927136
write_to_read_ratio_blp_rw_average = 0.214306
GrpLevelPara = 2.461244 

BW Util details:
bwutil = 0.263169 
total_CMD = 18148 
util_bw = 4776 
Wasted_Col = 2058 
Wasted_Row = 392 
Idle = 10922 

BW Util Bottlenecks: 
RCDc_limit = 1962 
RCDWRc_limit = 237 
WTRc_limit = 672 
RTWc_limit = 2033 
CCDLc_limit = 1681 
rwq = 0 
CCDLc_limit_alone = 1463 
WTRc_limit_alone = 599 
RTWc_limit_alone = 1888 

Commands details: 
total_CMD = 18148 
n_nop = 12962 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 531 
n_pre = 515 
n_ref = 0 
n_req = 4230 
total_req = 4776 

Dual Bus Interface Util: 
issued_total_row = 1046 
issued_total_col = 4776 
Row_Bus_Util =  0.057637 
CoL_Bus_Util = 0.263169 
Either_Row_CoL_Bus_Util = 0.285762 
Issued_on_Two_Bus_Simul_Util = 0.035045 
issued_two_Eff = 0.122638 
queue_avg = 6.948039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.94804
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12975 n_act=533 n_pre=517 n_ref_event=0 n_req=4226 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=712 bw_util=0.2623
n_activity=7408 dram_eff=0.6425
bk0: 256a 16040i bk1: 256a 15874i bk2: 256a 16576i bk3: 256a 16412i bk4: 256a 16435i bk5: 256a 16271i bk6: 256a 16620i bk7: 256a 16292i bk8: 256a 15601i bk9: 256a 15851i bk10: 256a 16134i bk11: 256a 16231i bk12: 256a 16544i bk13: 256a 16309i bk14: 232a 16600i bk15: 232a 16605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873876
Row_Buffer_Locality_read = 0.894516
Row_Buffer_Locality_write = 0.404494
Bank_Level_Parallism = 4.729498
Bank_Level_Parallism_Col = 3.676664
Bank_Level_Parallism_Ready = 1.922479
write_to_read_ratio_blp_rw_average = 0.212865
GrpLevelPara = 2.457206 

BW Util details:
bwutil = 0.262288 
total_CMD = 18148 
util_bw = 4760 
Wasted_Col = 2116 
Wasted_Row = 355 
Idle = 10917 

BW Util Bottlenecks: 
RCDc_limit = 2017 
RCDWRc_limit = 308 
WTRc_limit = 664 
RTWc_limit = 1866 
CCDLc_limit = 1550 
rwq = 0 
CCDLc_limit_alone = 1351 
WTRc_limit_alone = 620 
RTWc_limit_alone = 1711 

Commands details: 
total_CMD = 18148 
n_nop = 12975 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 712 
n_act = 533 
n_pre = 517 
n_ref = 0 
n_req = 4226 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1050 
issued_total_col = 4760 
Row_Bus_Util =  0.057858 
CoL_Bus_Util = 0.262288 
Either_Row_CoL_Bus_Util = 0.285045 
Issued_on_Two_Bus_Simul_Util = 0.035100 
issued_two_Eff = 0.123139 
queue_avg = 7.324774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.32477
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12954 n_act=527 n_pre=511 n_ref_event=0 n_req=4231 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.2634
n_activity=7405 dram_eff=0.6455
bk0: 256a 15680i bk1: 256a 16227i bk2: 256a 16639i bk3: 256a 16345i bk4: 256a 16525i bk5: 256a 15949i bk6: 256a 16425i bk7: 256a 16349i bk8: 256a 15673i bk9: 256a 15819i bk10: 256a 16157i bk11: 256a 16136i bk12: 256a 16349i bk13: 256a 16282i bk14: 232a 16385i bk15: 232a 16813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875443
Row_Buffer_Locality_read = 0.894269
Row_Buffer_Locality_write = 0.459016
Bank_Level_Parallism = 4.767547
Bank_Level_Parallism_Col = 3.697711
Bank_Level_Parallism_Ready = 1.776778
write_to_read_ratio_blp_rw_average = 0.226006
GrpLevelPara = 2.448641 

BW Util details:
bwutil = 0.263390 
total_CMD = 18148 
util_bw = 4780 
Wasted_Col = 2254 
Wasted_Row = 275 
Idle = 10839 

BW Util Bottlenecks: 
RCDc_limit = 2091 
RCDWRc_limit = 252 
WTRc_limit = 754 
RTWc_limit = 2494 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1481 
WTRc_limit_alone = 692 
RTWc_limit_alone = 2301 

Commands details: 
total_CMD = 18148 
n_nop = 12954 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 527 
n_pre = 511 
n_ref = 0 
n_req = 4231 
total_req = 4780 

Dual Bus Interface Util: 
issued_total_row = 1038 
issued_total_col = 4780 
Row_Bus_Util =  0.057196 
CoL_Bus_Util = 0.263390 
Either_Row_CoL_Bus_Util = 0.286202 
Issued_on_Two_Bus_Simul_Util = 0.034384 
issued_two_Eff = 0.120139 
queue_avg = 7.798986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.79899
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12985 n_act=521 n_pre=505 n_ref_event=0 n_req=4230 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.2632
n_activity=7370 dram_eff=0.648
bk0: 256a 15815i bk1: 256a 15636i bk2: 256a 16588i bk3: 256a 16229i bk4: 256a 16538i bk5: 256a 16671i bk6: 256a 16640i bk7: 256a 16335i bk8: 256a 15491i bk9: 256a 15968i bk10: 256a 16079i bk11: 256a 16231i bk12: 256a 16428i bk13: 256a 16390i bk14: 232a 16751i bk15: 232a 16972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876832
Row_Buffer_Locality_read = 0.893775
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 4.669611
Bank_Level_Parallism_Col = 3.685970
Bank_Level_Parallism_Ready = 1.848409
write_to_read_ratio_blp_rw_average = 0.212899
GrpLevelPara = 2.457557 

BW Util details:
bwutil = 0.263169 
total_CMD = 18148 
util_bw = 4776 
Wasted_Col = 2084 
Wasted_Row = 386 
Idle = 10902 

BW Util Bottlenecks: 
RCDc_limit = 1998 
RCDWRc_limit = 214 
WTRc_limit = 647 
RTWc_limit = 2091 
CCDLc_limit = 1672 
rwq = 0 
CCDLc_limit_alone = 1419 
WTRc_limit_alone = 550 
RTWc_limit_alone = 1935 

Commands details: 
total_CMD = 18148 
n_nop = 12985 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 4230 
total_req = 4776 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 4776 
Row_Bus_Util =  0.056535 
CoL_Bus_Util = 0.263169 
Either_Row_CoL_Bus_Util = 0.284494 
Issued_on_Two_Bus_Simul_Util = 0.035210 
issued_two_Eff = 0.123765 
queue_avg = 8.271821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.27182
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12980 n_act=525 n_pre=509 n_ref_event=0 n_req=4229 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.2629
n_activity=7286 dram_eff=0.655
bk0: 256a 15822i bk1: 256a 15982i bk2: 256a 16508i bk3: 256a 16322i bk4: 256a 16472i bk5: 256a 16237i bk6: 256a 16590i bk7: 256a 16559i bk8: 256a 15631i bk9: 256a 15884i bk10: 256a 16449i bk11: 256a 15906i bk12: 256a 16440i bk13: 256a 16558i bk14: 232a 16648i bk15: 232a 16798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875857
Row_Buffer_Locality_read = 0.892540
Row_Buffer_Locality_write = 0.502762
Bank_Level_Parallism = 4.707579
Bank_Level_Parallism_Col = 3.672306
Bank_Level_Parallism_Ready = 1.883277
write_to_read_ratio_blp_rw_average = 0.194484
GrpLevelPara = 2.437801 

BW Util details:
bwutil = 0.262949 
total_CMD = 18148 
util_bw = 4772 
Wasted_Col = 2122 
Wasted_Row = 284 
Idle = 10970 

BW Util Bottlenecks: 
RCDc_limit = 2044 
RCDWRc_limit = 202 
WTRc_limit = 883 
RTWc_limit = 1867 
CCDLc_limit = 1861 
rwq = 0 
CCDLc_limit_alone = 1553 
WTRc_limit_alone = 747 
RTWc_limit_alone = 1695 

Commands details: 
total_CMD = 18148 
n_nop = 12980 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 4229 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 4772 
Row_Bus_Util =  0.056976 
CoL_Bus_Util = 0.262949 
Either_Row_CoL_Bus_Util = 0.284770 
Issued_on_Two_Bus_Simul_Util = 0.035155 
issued_two_Eff = 0.123452 
queue_avg = 7.389905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.38991
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12957 n_act=545 n_pre=529 n_ref_event=0 n_req=4231 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.2634
n_activity=7326 dram_eff=0.6525
bk0: 256a 15893i bk1: 256a 15978i bk2: 256a 16467i bk3: 256a 15999i bk4: 256a 16490i bk5: 256a 16045i bk6: 256a 16682i bk7: 256a 16329i bk8: 256a 15677i bk9: 256a 16312i bk10: 256a 15851i bk11: 256a 16226i bk12: 256a 16445i bk13: 256a 16385i bk14: 232a 16396i bk15: 232a 16876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871189
Row_Buffer_Locality_read = 0.888834
Row_Buffer_Locality_write = 0.480874
Bank_Level_Parallism = 4.765241
Bank_Level_Parallism_Col = 3.672661
Bank_Level_Parallism_Ready = 1.832008
write_to_read_ratio_blp_rw_average = 0.220383
GrpLevelPara = 2.463234 

BW Util details:
bwutil = 0.263390 
total_CMD = 18148 
util_bw = 4780 
Wasted_Col = 2164 
Wasted_Row = 306 
Idle = 10898 

BW Util Bottlenecks: 
RCDc_limit = 2056 
RCDWRc_limit = 273 
WTRc_limit = 666 
RTWc_limit = 1909 
CCDLc_limit = 1685 
rwq = 0 
CCDLc_limit_alone = 1469 
WTRc_limit_alone = 604 
RTWc_limit_alone = 1755 

Commands details: 
total_CMD = 18148 
n_nop = 12957 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 545 
n_pre = 529 
n_ref = 0 
n_req = 4231 
total_req = 4780 

Dual Bus Interface Util: 
issued_total_row = 1074 
issued_total_col = 4780 
Row_Bus_Util =  0.059180 
CoL_Bus_Util = 0.263390 
Either_Row_CoL_Bus_Util = 0.286037 
Issued_on_Two_Bus_Simul_Util = 0.036533 
issued_two_Eff = 0.127721 
queue_avg = 7.128389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.12839
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12987 n_act=503 n_pre=487 n_ref_event=0 n_req=4226 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=712 bw_util=0.2623
n_activity=7438 dram_eff=0.64
bk0: 256a 15786i bk1: 256a 15680i bk2: 256a 16588i bk3: 256a 16288i bk4: 256a 16785i bk5: 256a 16448i bk6: 256a 16606i bk7: 256a 16807i bk8: 256a 15895i bk9: 256a 15958i bk10: 256a 15755i bk11: 256a 15539i bk12: 256a 16443i bk13: 256a 16328i bk14: 232a 16575i bk15: 232a 16950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880975
Row_Buffer_Locality_read = 0.897480
Row_Buffer_Locality_write = 0.505618
Bank_Level_Parallism = 4.681787
Bank_Level_Parallism_Col = 3.704262
Bank_Level_Parallism_Ready = 1.900210
write_to_read_ratio_blp_rw_average = 0.242608
GrpLevelPara = 2.448701 

BW Util details:
bwutil = 0.262288 
total_CMD = 18148 
util_bw = 4760 
Wasted_Col = 2248 
Wasted_Row = 289 
Idle = 10851 

BW Util Bottlenecks: 
RCDc_limit = 2042 
RCDWRc_limit = 250 
WTRc_limit = 719 
RTWc_limit = 2277 
CCDLc_limit = 1882 
rwq = 0 
CCDLc_limit_alone = 1612 
WTRc_limit_alone = 663 
RTWc_limit_alone = 2063 

Commands details: 
total_CMD = 18148 
n_nop = 12987 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 712 
n_act = 503 
n_pre = 487 
n_ref = 0 
n_req = 4226 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 990 
issued_total_col = 4760 
Row_Bus_Util =  0.054551 
CoL_Bus_Util = 0.262288 
Either_Row_CoL_Bus_Util = 0.284384 
Issued_on_Two_Bus_Simul_Util = 0.032455 
issued_two_Eff = 0.114125 
queue_avg = 7.570090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.57009
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12981 n_act=517 n_pre=501 n_ref_event=0 n_req=4215 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=700 bw_util=0.2612
n_activity=7547 dram_eff=0.6281
bk0: 256a 16070i bk1: 256a 16243i bk2: 256a 16861i bk3: 256a 16008i bk4: 256a 16329i bk5: 256a 16286i bk6: 256a 16680i bk7: 256a 16557i bk8: 256a 15663i bk9: 256a 16088i bk10: 256a 16321i bk11: 256a 16102i bk12: 256a 16165i bk13: 256a 16297i bk14: 232a 16306i bk15: 224a 16871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877343
Row_Buffer_Locality_read = 0.895297
Row_Buffer_Locality_write = 0.462857
Bank_Level_Parallism = 4.593682
Bank_Level_Parallism_Col = 3.614853
Bank_Level_Parallism_Ready = 1.808861
write_to_read_ratio_blp_rw_average = 0.217501
GrpLevelPara = 2.383708 

BW Util details:
bwutil = 0.261186 
total_CMD = 18148 
util_bw = 4740 
Wasted_Col = 2251 
Wasted_Row = 353 
Idle = 10804 

BW Util Bottlenecks: 
RCDc_limit = 2002 
RCDWRc_limit = 319 
WTRc_limit = 697 
RTWc_limit = 2049 
CCDLc_limit = 1850 
rwq = 0 
CCDLc_limit_alone = 1581 
WTRc_limit_alone = 628 
RTWc_limit_alone = 1849 

Commands details: 
total_CMD = 18148 
n_nop = 12981 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 700 
n_act = 517 
n_pre = 501 
n_ref = 0 
n_req = 4215 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1018 
issued_total_col = 4740 
Row_Bus_Util =  0.056094 
CoL_Bus_Util = 0.261186 
Either_Row_CoL_Bus_Util = 0.284715 
Issued_on_Two_Bus_Simul_Util = 0.032566 
issued_two_Eff = 0.114380 
queue_avg = 6.902413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.90241
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12973 n_act=528 n_pre=512 n_ref_event=0 n_req=4219 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=716 bw_util=0.2621
n_activity=7434 dram_eff=0.6398
bk0: 256a 16395i bk1: 256a 15905i bk2: 256a 16420i bk3: 256a 16531i bk4: 256a 16547i bk5: 256a 16015i bk6: 256a 16753i bk7: 256a 16509i bk8: 256a 15544i bk9: 256a 16001i bk10: 256a 16235i bk11: 256a 16316i bk12: 256a 16534i bk13: 256a 16395i bk14: 232a 16335i bk15: 224a 16995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874852
Row_Buffer_Locality_read = 0.893069
Row_Buffer_Locality_write = 0.463687
Bank_Level_Parallism = 4.562053
Bank_Level_Parallism_Col = 3.529795
Bank_Level_Parallism_Ready = 1.822750
write_to_read_ratio_blp_rw_average = 0.217399
GrpLevelPara = 2.400492 

BW Util details:
bwutil = 0.262067 
total_CMD = 18148 
util_bw = 4756 
Wasted_Col = 2197 
Wasted_Row = 315 
Idle = 10880 

BW Util Bottlenecks: 
RCDc_limit = 2034 
RCDWRc_limit = 311 
WTRc_limit = 677 
RTWc_limit = 1761 
CCDLc_limit = 1622 
rwq = 0 
CCDLc_limit_alone = 1434 
WTRc_limit_alone = 613 
RTWc_limit_alone = 1637 

Commands details: 
total_CMD = 18148 
n_nop = 12973 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 716 
n_act = 528 
n_pre = 512 
n_ref = 0 
n_req = 4219 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1040 
issued_total_col = 4756 
Row_Bus_Util =  0.057307 
CoL_Bus_Util = 0.262067 
Either_Row_CoL_Bus_Util = 0.285155 
Issued_on_Two_Bus_Simul_Util = 0.034219 
issued_two_Eff = 0.120000 
queue_avg = 7.000220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.00022
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12954 n_act=551 n_pre=535 n_ref_event=0 n_req=4220 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.2623
n_activity=7470 dram_eff=0.6372
bk0: 256a 15814i bk1: 256a 15648i bk2: 256a 16724i bk3: 256a 16337i bk4: 256a 16448i bk5: 256a 16067i bk6: 256a 16471i bk7: 256a 16681i bk8: 256a 15486i bk9: 256a 15695i bk10: 256a 16123i bk11: 256a 16339i bk12: 256a 16296i bk13: 256a 16507i bk14: 232a 16642i bk15: 224a 16664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869431
Row_Buffer_Locality_read = 0.889852
Row_Buffer_Locality_write = 0.411111
Bank_Level_Parallism = 4.711818
Bank_Level_Parallism_Col = 3.625377
Bank_Level_Parallism_Ready = 1.889706
write_to_read_ratio_blp_rw_average = 0.228774
GrpLevelPara = 2.425434 

BW Util details:
bwutil = 0.262288 
total_CMD = 18148 
util_bw = 4760 
Wasted_Col = 2241 
Wasted_Row = 352 
Idle = 10795 

BW Util Bottlenecks: 
RCDc_limit = 2082 
RCDWRc_limit = 348 
WTRc_limit = 546 
RTWc_limit = 2267 
CCDLc_limit = 1698 
rwq = 0 
CCDLc_limit_alone = 1454 
WTRc_limit_alone = 500 
RTWc_limit_alone = 2069 

Commands details: 
total_CMD = 18148 
n_nop = 12954 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 551 
n_pre = 535 
n_ref = 0 
n_req = 4220 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1086 
issued_total_col = 4760 
Row_Bus_Util =  0.059841 
CoL_Bus_Util = 0.262288 
Either_Row_CoL_Bus_Util = 0.286202 
Issued_on_Two_Bus_Simul_Util = 0.035927 
issued_two_Eff = 0.125529 
queue_avg = 7.594336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.59434
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=12974 n_act=532 n_pre=516 n_ref_event=0 n_req=4213 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.2607
n_activity=7432 dram_eff=0.6367
bk0: 256a 16129i bk1: 256a 16205i bk2: 256a 16755i bk3: 256a 16566i bk4: 256a 16523i bk5: 256a 16355i bk6: 256a 16377i bk7: 256a 16533i bk8: 256a 15661i bk9: 256a 15444i bk10: 256a 16024i bk11: 256a 15735i bk12: 256a 16483i bk13: 256a 16729i bk14: 232a 16257i bk15: 224a 16901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873724
Row_Buffer_Locality_read = 0.891089
Row_Buffer_Locality_write = 0.468208
Bank_Level_Parallism = 4.620962
Bank_Level_Parallism_Col = 3.619567
Bank_Level_Parallism_Ready = 1.811919
write_to_read_ratio_blp_rw_average = 0.215814
GrpLevelPara = 2.392196 

BW Util details:
bwutil = 0.260745 
total_CMD = 18148 
util_bw = 4732 
Wasted_Col = 2286 
Wasted_Row = 319 
Idle = 10811 

BW Util Bottlenecks: 
RCDc_limit = 2157 
RCDWRc_limit = 331 
WTRc_limit = 883 
RTWc_limit = 1893 
CCDLc_limit = 1876 
rwq = 0 
CCDLc_limit_alone = 1581 
WTRc_limit_alone = 775 
RTWc_limit_alone = 1706 

Commands details: 
total_CMD = 18148 
n_nop = 12974 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 4213 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 4732 
Row_Bus_Util =  0.057747 
CoL_Bus_Util = 0.260745 
Either_Row_CoL_Bus_Util = 0.285100 
Issued_on_Two_Bus_Simul_Util = 0.033392 
issued_two_Eff = 0.117124 
queue_avg = 6.716498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.7165
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=13009 n_act=515 n_pre=499 n_ref_event=0 n_req=4213 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.2607
n_activity=7471 dram_eff=0.6334
bk0: 256a 15763i bk1: 256a 15829i bk2: 256a 16795i bk3: 256a 16615i bk4: 256a 16600i bk5: 256a 16400i bk6: 256a 16378i bk7: 256a 16686i bk8: 256a 15166i bk9: 256a 15671i bk10: 256a 15808i bk11: 256a 15964i bk12: 256a 16441i bk13: 256a 16465i bk14: 232a 16327i bk15: 224a 16868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877759
Row_Buffer_Locality_read = 0.893564
Row_Buffer_Locality_write = 0.508671
Bank_Level_Parallism = 4.737953
Bank_Level_Parallism_Col = 3.736820
Bank_Level_Parallism_Ready = 1.903846
write_to_read_ratio_blp_rw_average = 0.231152
GrpLevelPara = 2.425204 

BW Util details:
bwutil = 0.260745 
total_CMD = 18148 
util_bw = 4732 
Wasted_Col = 2298 
Wasted_Row = 316 
Idle = 10802 

BW Util Bottlenecks: 
RCDc_limit = 2068 
RCDWRc_limit = 263 
WTRc_limit = 628 
RTWc_limit = 2384 
CCDLc_limit = 1899 
rwq = 0 
CCDLc_limit_alone = 1663 
WTRc_limit_alone = 577 
RTWc_limit_alone = 2199 

Commands details: 
total_CMD = 18148 
n_nop = 13009 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 515 
n_pre = 499 
n_ref = 0 
n_req = 4213 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1014 
issued_total_col = 4732 
Row_Bus_Util =  0.055874 
CoL_Bus_Util = 0.260745 
Either_Row_CoL_Bus_Util = 0.283172 
Issued_on_Two_Bus_Simul_Util = 0.033447 
issued_two_Eff = 0.118116 
queue_avg = 8.939056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.93906
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=13004 n_act=530 n_pre=514 n_ref_event=0 n_req=4214 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=696 bw_util=0.261
n_activity=7359 dram_eff=0.6436
bk0: 256a 15754i bk1: 256a 15796i bk2: 256a 16249i bk3: 256a 16058i bk4: 256a 16590i bk5: 256a 16173i bk6: 256a 16525i bk7: 256a 16351i bk8: 256a 15564i bk9: 256a 15721i bk10: 256a 16457i bk11: 256a 15900i bk12: 256a 16494i bk13: 256a 16191i bk14: 232a 16384i bk15: 224a 17119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874229
Row_Buffer_Locality_read = 0.891337
Row_Buffer_Locality_write = 0.477012
Bank_Level_Parallism = 4.866252
Bank_Level_Parallism_Col = 3.814799
Bank_Level_Parallism_Ready = 1.865287
write_to_read_ratio_blp_rw_average = 0.220341
GrpLevelPara = 2.463650 

BW Util details:
bwutil = 0.260965 
total_CMD = 18148 
util_bw = 4736 
Wasted_Col = 2253 
Wasted_Row = 256 
Idle = 10903 

BW Util Bottlenecks: 
RCDc_limit = 2106 
RCDWRc_limit = 274 
WTRc_limit = 768 
RTWc_limit = 2734 
CCDLc_limit = 1873 
rwq = 0 
CCDLc_limit_alone = 1596 
WTRc_limit_alone = 716 
RTWc_limit_alone = 2509 

Commands details: 
total_CMD = 18148 
n_nop = 13004 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 696 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 4214 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 4736 
Row_Bus_Util =  0.057527 
CoL_Bus_Util = 0.260965 
Either_Row_CoL_Bus_Util = 0.283447 
Issued_on_Two_Bus_Simul_Util = 0.035045 
issued_two_Eff = 0.123639 
queue_avg = 7.717875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.71788
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18148 n_nop=13043 n_act=519 n_pre=503 n_ref_event=0 n_req=4211 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.2603
n_activity=7298 dram_eff=0.6473
bk0: 256a 16142i bk1: 256a 16154i bk2: 256a 16572i bk3: 256a 16611i bk4: 256a 16747i bk5: 256a 16330i bk6: 256a 16754i bk7: 256a 16531i bk8: 256a 15396i bk9: 256a 15995i bk10: 256a 16494i bk11: 256a 15991i bk12: 256a 16398i bk13: 256a 16448i bk14: 232a 16411i bk15: 224a 16768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876751
Row_Buffer_Locality_read = 0.892574
Row_Buffer_Locality_write = 0.502924
Bank_Level_Parallism = 4.574673
Bank_Level_Parallism_Col = 3.554941
Bank_Level_Parallism_Ready = 1.856901
write_to_read_ratio_blp_rw_average = 0.215558
GrpLevelPara = 2.449716 

BW Util details:
bwutil = 0.260304 
total_CMD = 18148 
util_bw = 4724 
Wasted_Col = 2179 
Wasted_Row = 275 
Idle = 10970 

BW Util Bottlenecks: 
RCDc_limit = 1967 
RCDWRc_limit = 264 
WTRc_limit = 788 
RTWc_limit = 1774 
CCDLc_limit = 1689 
rwq = 0 
CCDLc_limit_alone = 1422 
WTRc_limit_alone = 707 
RTWc_limit_alone = 1588 

Commands details: 
total_CMD = 18148 
n_nop = 13043 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 519 
n_pre = 503 
n_ref = 0 
n_req = 4211 
total_req = 4724 

Dual Bus Interface Util: 
issued_total_row = 1022 
issued_total_col = 4724 
Row_Bus_Util =  0.056315 
CoL_Bus_Util = 0.260304 
Either_Row_CoL_Bus_Util = 0.281298 
Issued_on_Two_Bus_Simul_Util = 0.035321 
issued_two_Eff = 0.125563 
queue_avg = 6.661836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.66184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4703, Miss = 4438, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4681, Miss = 4439, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4698, Miss = 4439, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4689, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4683, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4700, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4689, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4684, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4699, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4688, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4684, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4699, Miss = 4440, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4687, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4686, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4701, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4687, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4703, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4685, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4702, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4687, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4703, Miss = 4441, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4684, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4685, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4703, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4674, Miss = 4430, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4700, Miss = 4438, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4675, Miss = 4429, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4701, Miss = 4437, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4673, Miss = 4428, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4700, Miss = 4436, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4670, Miss = 4427, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4695, Miss = 4435, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4673, Miss = 4426, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4699, Miss = 4434, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4669, Miss = 4424, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4697, Miss = 4432, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4786, Miss = 4416, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4691, Miss = 4432, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4672, Miss = 4424, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4696, Miss = 4433, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4668, Miss = 4424, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4690, Miss = 4434, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4675, Miss = 4425, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4687, Miss = 4436, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4683, Miss = 4426, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4692, Miss = 4436, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4679, Miss = 4428, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4687, Miss = 4438, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4685, Miss = 4428, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 300288
L2_total_cache_misses = 283920
L2_total_cache_miss_rate = 0.9455
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 122070
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=300288
icnt_total_pkts_simt_to_mem=300288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 300288
Req_Network_cycles = 24170
Req_Network_injected_packets_per_cycle =      12.4240 
Req_Network_conflicts_per_cycle =       8.1065
Req_Network_conflicts_per_cycle_util =      17.9574
Req_Bank_Level_Parallism =      27.5216
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.8483
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1941

Reply_Network_injected_packets_num = 300288
Reply_Network_cycles = 24170
Reply_Network_injected_packets_per_cycle =       12.4240
Reply_Network_conflicts_per_cycle =        5.1627
Reply_Network_conflicts_per_cycle_util =      11.4207
Reply_Bank_Level_Parallism =      27.4838
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4631
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1553
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 45 sec (165 sec)
gpgpu_simulation_rate = 124926 (inst/sec)
gpgpu_simulation_rate = 146 (cycle/sec)
gpgpu_silicon_slowdown = 7753424x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd0bd3e0c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd0bd3e08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd0bd3e04..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd0bd3e00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd0bd3df8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd0bd3df0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd0bd3ea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd0bd3ea8..

GPGPU-Sim PTX: cudaLaunch for 0x0x40519d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z23histo_final_kernel_nvmajjjjPjS_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8430 (histo.1.sm_70.ptx:5785) @%p1 bra BB13_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8518 (histo.1.sm_70.ptx:5819) add.s32 %r80, %r2, %r3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8510 (histo.1.sm_70.ptx:5816) @%p2 bra BB13_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8518 (histo.1.sm_70.ptx:5819) add.s32 %r80, %r2, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8540 (histo.1.sm_70.ptx:5824) @%p3 bra BB13_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8668 (histo.1.sm_70.ptx:5866) add.s32 %r81, %r2, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8660 (histo.1.sm_70.ptx:5863) @%p4 bra BB13_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8668 (histo.1.sm_70.ptx:5866) add.s32 %r81, %r2, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8688 (histo.1.sm_70.ptx:5870) @%p5 bra BB13_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8768 (histo.1.sm_70.ptx:5903) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8760 (histo.1.sm_70.ptx:5900) @%p6 bra BB13_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8768 (histo.1.sm_70.ptx:5903) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23histo_final_kernel_nvmajjjjPjS_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z23histo_final_kernel_nvmajjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
Destroy streams for kernel 3: size 0
kernel_name = _Z23histo_final_kernel_nvmajjjjPjS_S_S_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 15250
gpu_sim_insn = 7237632
gpu_ipc =     474.5988
gpu_tot_sim_cycle = 39420
gpu_tot_sim_insn = 27850536
gpu_tot_ipc =     706.5078
gpu_tot_issued_cta = 171
gpu_occupancy = 23.5578% 
gpu_tot_occupancy = 22.9682% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.9162
partiton_level_parallism_total  =      10.2933
partiton_level_parallism_util =      11.6223
partiton_level_parallism_util_total  =      20.3022
L2_BW  =     250.5323 GB/Sec
L2_BW_total  =     372.8628 GB/Sec
gpu_total_sim_rate=121089
############## bottleneck_stats #############
cycles: core 15250, icnt 15250, l2 15250, dram 11451
gpu_ipc	474.599
gpu_tot_issued_cta = 171, average cycles = 89
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 72704 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 13414 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.047	42
L1D data util	0.381	42	0.873	49
L1D tag util	0.122	42	0.294	49
L2 data util	0.314	64	0.319	18
L2 tag util	0.108	64	0.108	0
n_l2_access	 105472
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.345	32	0.352	9

latency_l1_hit:	860160, num_l1_reqs:	43008
L1 hit latency:	20
latency_dram:	40862260, num_dram_reqs:	105472
DRAM latency:	387

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.100	42	0.217	49

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.019	42	0.043	49
sp pipe util	0.000	0	0.000	49
sfu pipe util	0.000	0	0.000	49
ldst mem cycle	0.000	0	0.000	49

smem port	0.000	0

n_reg_bank	16
reg port	0.072	16	0.081	6
L1D tag util	0.122	42	0.294	49
L1D fill util	0.060	42	0.134	49
n_l1d_mshr	4096
L1D mshr util	0.007	42
n_l1d_missq	16
L1D missq util	0.005	42
L1D hit rate	0.290
L1D miss rate	0.710
L1D rsfail rate	0.000
L2 tag util	0.108	64	0.108	0
L2 fill util	0.074	64	0.074	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.106	64	0.126	3
L2 missq util	0.006	64	0.007	10
L2 hit rate	0.000
L2 miss rate	1.000
L2 rsfail rate	0.000

dram activity	0.530	32	0.549	13

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 925696, load_transaction_bytes 3702784, icnt_m2s_bytes 0
n_gmem_load_insns 10880, n_gmem_load_accesses 115712
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.120

run 0.045, fetch 0.022, sync 0.022, control 0.001, data 0.904, struct 0.005
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8202, Miss = 7179, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 8328, Miss = 7244, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8330, Miss = 7214, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8138, Miss = 7049, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8138, Miss = 7047, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8138, Miss = 7053, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8138, Miss = 7046, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8138, Miss = 7052, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8010, Miss = 6965, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8136, Miss = 7044, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8138, Miss = 7047, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4744, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5130, Miss = 4806, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5128, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 5128, Miss = 4796, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 5130, Miss = 4782, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 5130, Miss = 4792, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 5128, Miss = 4783, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 5130, Miss = 4783, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5002, Miss = 4739, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 5112, Miss = 3257, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 5114, Miss = 3260, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 4922, Miss = 3066, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 4922, Miss = 3068, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 4922, Miss = 3067, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 4922, Miss = 3068, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 4922, Miss = 3067, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 4794, Miss = 3005, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 4920, Miss = 3068, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 4922, Miss = 3069, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 4922, Miss = 3066, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 4922, Miss = 3068, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 4922, Miss = 3069, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 4922, Miss = 3069, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 3834, Miss = 2749, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 7696, Miss = 6922, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 7696, Miss = 6918, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 7696, Miss = 6928, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 7696, Miss = 6928, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 7696, Miss = 6927, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 7696, Miss = 6925, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 7696, Miss = 6927, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 7696, Miss = 6924, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 7696, Miss = 6927, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 7696, Miss = 6928, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 7696, Miss = 6925, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 7696, Miss = 6926, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 7696, Miss = 6924, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 7696, Miss = 6928, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 7696, Miss = 6923, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 7696, Miss = 6928, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 480256
	L1D_total_cache_misses = 417007
	L1D_total_cache_miss_rate = 0.8683
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.177
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 187386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42413
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 187208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 293048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1067, 1008, 1000, 1000, 992, 992, 992, 992, 984, 984, 984, 984, 984, 984, 984, 984, 
gpgpu_n_tot_thrd_icount = 29247488
gpgpu_n_tot_w_icount = 913984
gpgpu_n_stall_shd_mem = 403072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 218552
gpgpu_n_mem_write_global = 187208
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1125152
gpgpu_n_store_insn = 1297984
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 378312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 403072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32486	W0_Idle:352149	W0_Scoreboard:3641113	W1:1216	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:33540	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:876028
single_issue_nums: WS0:231584	WS1:227808	WS2:227296	WS3:227296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1747392 {8:218424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7488320 {40:187208,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8736960 {40:218424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1497664 {8:187208,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1337 
max_icnt2mem_latency = 253 
maxmrqlatency = 940 
max_icnt2sh_latency = 68 
averagemflatency = 327 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 54 
avg_icnt2sh_latency = 4 
mrq_lat_table:26632 	23854 	15111 	16053 	25295 	60649 	26446 	19179 	7586 	411 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	197646 	173549 	34347 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	221281 	136570 	43588 	4209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	272452 	85151 	38564 	8785 	789 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	37 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        34        32        64        48        24        40        24        64        43        56        56        56        64        48        48 
dram[1]:        40        32        48        56        40        40        32        32        64        64        64        48        48        40        40        64 
dram[2]:        48        64        64        64        24        16        32        40        64        64        48        64        56        64        48        32 
dram[3]:        64        24        40        64        40        24        40        24        48        64        56        48        40        56        32        64 
dram[4]:        64        40        32        64        32        16        16        40        36        64        56        32        40        64        40        56 
dram[5]:        64        48        24        64        40        32        48        16        64        64        56        48        64        53        56        64 
dram[6]:        64        56        35        32        40        16        32        16        64        64        40        64        64        64        40        64 
dram[7]:        48        40        64        64        40        16        48        16        64        64        56        64        48        56        48        64 
dram[8]:        32        48        49        64        33        24        48        16        64        64        40        64        48        56        40        64 
dram[9]:        48        32        56        64        24        32        48        16        64        64        64        61        40        56        32        48 
dram[10]:        64        64        64        64        40        40        16        16        56        45        56        48        48        56        32        64 
dram[11]:        64        40        48        64        24        56        16        40        56        64        64        48        64        64        40        64 
dram[12]:        56        40        40        48        16        56        16        16        32        64        40        64        48        64        32        64 
dram[13]:        64        56        40        64        16        24        16        40        48        64        56        40        40        64        32        64 
dram[14]:        64        32        32        48        48        16        16        16        64        64        64        64        40        48        48        56 
dram[15]:        48        56        56        64        32        16        16        16        56        64        64        64        56        56        54        64 
dram[16]:        48        40        40        40        24        32        16        16        48        64        64        64        56        48        48        64 
dram[17]:        45        64        64        64        24        32        16        16        64        64        56        56        40        64        32        64 
dram[18]:        41        40        40        64        24        32        16        24        64        64        45        64        51        48        56        64 
dram[19]:        64        48        47        64        40        24        16        24        64        64        40        40        47        48        64        64 
dram[20]:        48        41        64        56        40        24        24        40        64        64        56        64        48        56        40        64 
dram[21]:        48        48        48        48        40        40        24        40        49        64        56        48        56        64        48        64 
dram[22]:        41        48        64        64        40        48        32        32        64        64        56        48        64        40        64        56 
dram[23]:        32        35        64        64        40        16        32        24        64        64        48        48        64        64        64        40 
dram[24]:        24        48        64        64        40        40        24        32        48        64        48        48        64        40        64        40 
dram[25]:        49        48        45        64        32        24        20        32        61        64        40        40        56        64        56        64 
dram[26]:        56        32        56        64        16        32        16        32        64        64        41        61        48        64        40        64 
dram[27]:        61        40        56        56        24        40        40        24        54        57        64        56        56        64        64        48 
dram[28]:        64        56        32        64        32        40        40        40        56        64        64        64        48        64        64        48 
dram[29]:        32        39        32        48        24        32        40        32        64        64        40        56        64        40        40        48 
dram[30]:        48        32        32        48        16        24        32        32        64        64        64        40        56        40        40        32 
dram[31]:        40        40        48        57        16        24        24        32        64        56        64        64        40        64        40        40 
maximum service time to same row:
dram[0]:      5615      5514      5503      5795      5511      5537      5655      5487      5642      5506      5541      5657      5526      5590      5695      5569 
dram[1]:      5493      5653      5664      5807      5487      5598      5683      5509      5553      5670      5626      5574      5594      5554      5490      5489 
dram[2]:      5530      5569      5603      5768      5499      5503      5653      5527      5489      5739      5690      5646      5657      5609      5518      5573 
dram[3]:      5554      5493      5750      5798      5642      5607      5751      5490      5546      5542      5525      5622      5503      5499      5593      5523 
dram[4]:      5487      5554      5581      5542      5605      5653      5832      5514      5509      5489      5539      5706      5658      5606      5541      5577 
dram[5]:      5537      5577      5501      5489      5541      5597      5752      5618      5578      5546      5487      5651      5638      5533      5687      5511 
dram[6]:      5594      5663      5537      5555      5551      5538      5783      5573      5509      5510      5487      5659      5695      5489      5706      5617 
dram[7]:      5553      5522      5558      5505      5547      5533      5758      5618      5550      5567      5495      5582      5549      5554      5577      5507 
dram[8]:      5503      5680      5660      5602      5490      5487      5554      5531      5710      5511      5578      5775      5495      5537      5796      5553 
dram[9]:      5542      5605      5523      5509      5549      5579      5489      5538      5666      5610      5513      5724      5599      5582      5754      5487 
dram[10]:      5558      5714      5702      5549      5621      5613      5539      5490      5519      5530      5585      5668      5609      5499      5782      5493 
dram[11]:      5490      5739      5505      5565      5597      5566      5526      5507      5561      5545      5573      5791      5676      5615      5806      5529 
dram[12]:      5511      5718      5549      5489      5663      5507      5607      5594      5490      5491      5538      5558      5551      5668      5822      5553 
dram[13]:      5618      5703      5487      5590      5667      5534      5509      5574      5511      5539      5567      5489      5702      5617      5807      5505 
dram[14]:      5589      5804      5523      5517      5715      5521      5594      5615      5653      5692      5487      5585      5527      5543      5834      5510 
dram[15]:      5625      5771      5487      5595      5738      5490      5578      5646      5533      5561      5543      5523      5553      5554      5838      5696 
dram[16]:      5637      5758      5550      5537      5699      5511      5491      5726      5599      5610      5666      5611      5487      5490      5535      5563 
dram[17]:      5702      5820      5505      5603      5662      5490      5579      5573      5563      5639      5531      5514      5585      5517      5489      5495 
dram[18]:      5530      5523      5574      5670      5800      5513      5558      5491      5489      5726      5503      5598      5666      5646      5553      5559 
dram[19]:      5566      5489      5495      5625      5767      5602      5617      5525      5510      5682      5666      5534      5595      5562      5531      5565 
dram[20]:      5490      5534      5543      5514      5760      5579      5515      5547      5529      5684      5722      5489      5510      5619      5621      5598 
dram[21]:      5511      5510      5575      5489      5804      5614      5679      5609      5487      5598      5551      5570      5700      5531      5509      5534 
dram[22]:      5675      5597      5490      5566      5550      5545      5707      5510      5511      5779      5534      5525      5732      5489      5578      5631 
dram[23]:      5554      5511      5519      5531      5493      5489      5638      5639      5594      5779      5487      5595      5629      5553      5562      5631 
dram[24]:      5575      5594      5708      5561      5542      5547      5622      5531      5539      5739      5546      5510      5667      5490      5489      5702 
dram[25]:      5557      5558      5601      5510      5530      5531      5487      5489      5506      5812      5714      5611      5754      5567      5573      5702 
dram[26]:      5491      5489      5654      5615      5602      5594      5502      5565      5538      5551      5578      5682      5812      5509      5535      5700 
dram[27]:      5534      5559      5682      5547      5510      5499      5563      5523      5582      5489      5502      5611      5790      5567      5630      5680 
dram[28]:      5490      5542      5740      5491      5613      5602      5545      5574      5487      5558      5559      5649      5719      5506      5519      5804 
dram[29]:      5566      5559      5776      5519      5531      5672      5654      5498      5676      5509      5529      5487      5807      5574      5618      5731 
dram[30]:      5529      5514      5680      5490      5489      5621      5643      5573      5667      5561      5491      5509      5574      5554      5723      5763 
dram[31]:      5595      5587      5597      5546      5547      5538      5549      5716      5582      5505      5511      5553      5489      5491      5651      5803 
average row accesses per activate:
dram[0]:  6.919355  8.134615  7.833333  9.311111  7.875000  6.945455  9.076923  6.961538  7.533333  7.859649  8.016666  8.508772  8.981482  8.526316  9.659575  8.574074 
dram[1]:  7.526316  8.274509  7.690909  8.936171  7.392157  7.074074  7.375000  7.826087  7.929824  8.145454  9.269231  9.269231  9.018518  8.872727  9.265306  8.250000 
dram[2]:  7.362069  9.590909  8.153846  9.333333  7.875000  6.839286  7.416667  7.977778  7.483333  7.859649  8.625000  8.800000  9.000000  8.413794  8.407408  8.555555 
dram[3]:  6.854839  8.791667  7.421052  8.936171  8.021276  7.207547  7.120000  7.346939  6.602941  7.724138  8.254237  8.642858  7.578125  8.543859  8.769231  9.280000 
dram[4]:  7.888889  7.962264  7.690909  8.400000  7.431373  6.701755  8.045455  8.372093  8.053572  7.807017  8.526316  9.490196  9.150944  8.413794  8.769231  9.469388 
dram[5]:  7.607143  7.924528  6.885246  8.274509  7.560000  7.450980  7.888889  7.659575  7.610169  8.557693  9.094339  7.774194  9.037037  8.379311  9.306123  8.754717 
dram[6]:  7.379310  8.571428  8.571428  7.672727  6.872727  7.450980  6.716981  6.666667  7.672414  8.240741  8.310345  8.327586  8.271187  8.526316  8.941176  9.666667 
dram[7]:  6.761905  7.553571  8.729167  7.571429  6.767857  6.440678  7.265306  7.659575  7.859649  8.358491  8.781818  8.491228  8.543859  8.100000  8.000000  7.830509 
dram[8]:  6.967213  7.636364  7.482143  7.709091  7.431373  8.790698  7.739130  7.826087  8.314815  8.452830  8.237288  9.620000  8.491228  8.000000  8.941176  8.400000 
dram[9]:  6.625000  9.400000  7.962264  8.153846  7.895833  6.785714  8.302325  7.500000  7.947369  7.741379  9.490196  8.293103  8.344828  8.100000  8.290909  8.884615 
dram[10]:  8.460000  8.936171  7.571429  7.571429  7.411765  7.755102  7.574468  6.792453  7.516667  7.824562  8.362069  8.800000  8.203390  8.561403  8.444445  8.884615 
dram[11]:  9.152174  8.750000  7.962264  8.480000  7.411765  7.640000  7.019608  7.387755  7.894737  8.396227  7.746032  7.934426  9.113208  7.409091  8.603773 10.000000 
dram[12]:  7.421052  8.294118  7.690909  8.153846  7.540000  8.636364  7.955555  7.826087  6.921875  8.339622  9.346154  8.607142  9.529411  8.963636  8.142858  8.679245 
dram[13]:  8.313725  7.293103  7.796296  8.153846  8.545455  7.150943  7.782609  7.058824  7.161290  8.222222  9.307693  8.152542  7.593750  7.935484  8.000000  9.019608 
dram[14]:  7.571429  7.833333  7.924528  7.888889  7.854167  9.000000  7.306122  7.200000  7.508474  8.240741  9.680000  8.607142  7.967213  8.322034  9.160000  8.679245 
dram[15]:  6.870968  8.115385  8.360000  7.456141  7.854167  7.875000  7.782609  7.058824  6.984375  8.277778  8.508772  8.642858  8.491228  7.409091  8.980392 10.431818 
dram[16]:  7.508772  7.833333  8.872340  7.310345  9.000000  6.551724  8.325582  7.058824  7.689655  8.433962  8.944445  9.075472  8.050000  7.854839  8.980392  9.160000 
dram[17]:  8.173077  7.962264  8.510204  8.018867  7.288462  7.188679  7.617021  6.666667  8.296296  7.982143  8.491228  8.421053  8.660714  7.983606  8.622642  9.479167 
dram[18]:  7.709091  7.535714  8.893617  8.153846  7.875000  6.586207  7.826087  7.200000  7.655172  7.842105  8.491228  8.745455  8.066667  8.678572  8.980392 11.073171 
dram[19]:  8.420000  7.421052  8.196078  8.173077  6.750000  6.561403  7.659575  6.315790  8.240741  8.105263  8.254237  8.925926  8.818182  7.283582 10.651163 11.684211 
dram[20]:  7.327586  8.480000  9.288889  6.870968  7.560000  6.800000  7.058824  6.884615  8.396227  9.829787  9.897959  8.727273  8.491228 10.083333  9.956522 11.100000 
dram[21]:  8.653061  7.438597  8.360000  7.438597  7.560000  6.800000  7.826087  6.980392 10.045455  8.436363  7.714286  8.456141  9.169811  9.509804  9.541667 12.000000 
dram[22]:  8.294118  7.438597  8.551021  7.589286  7.580000  6.543859  7.058824  6.735849  8.705882  8.754717  9.326923  7.774194  8.800000  8.944445  9.765958 10.547619 
dram[23]:  7.745454  6.967213  9.311111  6.235294  7.018518  6.660714  6.903846  7.120000  8.960000  9.117647  8.066667  8.962963  9.857142  8.607142  8.481482 10.571428 
dram[24]:  6.887097  6.903226  7.740741  8.294118  7.560000  7.018868  7.058824  8.325582  9.695652  8.175439  9.470589  9.269231  8.981482  8.781818  9.346939  9.652174 
dram[25]:  8.875000  7.379310 10.195122  7.152543  7.326923  8.086957  8.348837  6.629630  7.360656  7.639344  8.589286  9.113208  8.962963  9.775510  9.541667  9.276596 
dram[26]:  8.037736  7.589286  7.600000  7.814815  7.307693  6.660714  6.545455  7.100000  7.724138  8.140351  8.473684  7.950819  9.877551 10.000000  8.679245 10.186047 
dram[27]:  7.220339  6.967213  8.196078  7.672727  6.945455  6.413793  8.000000  7.306122  7.225806  7.716667  8.642858  7.730159  7.934426  9.640000  8.846154  8.918367 
dram[28]:  8.313725  7.508772  8.893617  7.962264  7.074074  7.037736  7.659575  7.955555  8.090909  7.965517  7.934426  7.967213  8.379311  8.907408  8.400000  9.909091 
dram[29]:  8.134615  7.362069  8.360000  8.957447  7.490196  7.173077  8.372093  8.682927  8.705882  7.412698  8.033334  9.132075  9.037037  9.094339  8.884615  8.897959 
dram[30]:  8.254902  6.870968  8.936171  7.310345  8.260870  7.173077  7.387755  7.739130  7.964286  7.483871  8.491228  7.934426  8.100000  8.642858  7.606557  9.688889 
dram[31]:  7.851852  8.192307  8.076923  8.729167  6.945455  6.305085  8.181818  7.933333  7.225806  8.087719  8.678572  8.836364  8.379311  8.962963  8.436363  9.688889 
average row locality = 221216/27262 = 8.114445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[1]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[2]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[3]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[4]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[5]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[6]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[7]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[8]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[9]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[10]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[11]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[12]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[13]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[14]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[15]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[16]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[17]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[18]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[19]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[20]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[21]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[22]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[23]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[24]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[25]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[26]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[27]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[28]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[29]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[30]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[31]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
total dram reads = 202184
bank skew: 448/320 = 1.40
chip skew: 6320/6312 = 1.00
number of total write accesses:
dram[0]:       180       156       156       140       136       152       136       168       176       160       132       148       148       152       120       156 
dram[1]:       180       152       156       144       132       152       136       160       176       160       136       136       156       160       120       152 
dram[2]:       172       152       160       144       136       156       144       156       164       160       140       144       152       160       120       152 
dram[3]:       164       152       156       144       132       152       144       160       164       160       156       144       148       156       128       160 
dram[4]:       168       152       156       144       140       152       136       160       172       148       152       144       148       160       128       160 
dram[5]:       168       144       144       152       136       144       140       160       164       148       136       136       160       152       128       160 
dram[6]:       176       144       144       152       136       144       144       160       148       148       136       140       160       152       128       160 
dram[7]:       168       156       140       160       140       144       144       160       160       140       140       144       156       152       128       152 
dram[8]:       164       144       140       160       140       136       144       160       164       160       152       132       144       160       128       152 
dram[9]:       160       156       152       160       140       144       148       160       180       164       144       132       144       152       128       152 
dram[10]:       156       144       160       160       136       144       144       160       172       152       148       144       144       160       128       152 
dram[11]:       148       144       152       160       136       152       152       168       168       148       160       144       140       164       128       144 
dram[12]:       156       156       156       160       132       144       152       160       140       136       152       136       152       180       128       144 
dram[13]:       160       156       148       160       128       140       152       160       144       144       144       132       152       176       128       144 
dram[14]:       160       156       144       168       132       136       152       160       140       148       144       136       152       172       136       144 
dram[15]:       168       152       136       164       132       136       152       160       156       156       148       144       144       164       136       140 
dram[16]:       176       156       132       160       136       144       152       160       152       156       140       132       140       156       136       136 
dram[17]:       164       152       132       164       140       148       152       160       160       156       144       128       148       156       132       124 
dram[18]:       160       152       136       160       136       152       160       160       144       156       144       132       144       152       136       120 
dram[19]:       148       156       136       164       136       152       160       160       148       152       156       136       148       160       136       112 
dram[20]:       164       160       136       168       136       152       160       152       148       152       148       128       144       144       136       112 
dram[21]:       160       160       136       160       136       152       160       144       136       160       152       136       152       148       136       112 
dram[22]:       156       160       140       164       140       148       160       148       144       160       148       136       144       140       140       108 
dram[23]:       168       164       140       160       140       148       156       144       160       164       144       144       140       136       136       112 
dram[24]:       172       176       136       156       136       144       160       152       152       168       140       136       148       140       136       112 
dram[25]:       168       176       136       152       148       144       156       152       164       168       132       140       144       124       136       112 
dram[26]:       168       164       136       152       144       148       160       140       160       160       140       148       144       128       144       120 
dram[27]:       168       164       136       152       152       144       160       152       160       156       144       156       144       136       144       116 
dram[28]:       160       176       136       152       152       148       160       152       148       152       144       152       152       132       152       112 
dram[29]:       156       172       136       148       152       148       160       144       144       172       136       144       160       136       152       112 
dram[30]:       148       168       144       160       144       148       168       144       152       160       144       144       152       144       160       112 
dram[31]:       160       168       144       140       152       144       160       148       160       148       152       152       152       144       160       112 
total dram writes = 76128
bank skew: 180/108 = 1.67
chip skew: 2420/2336 = 1.04
average mf latency per bank:
dram[0]:        458       468       461       480       474       464       482       457       468       477       502       475       476       482       484       469
dram[1]:        456       488       510       494       492       488       490       473       485       507       499       540       514       528       496       489
dram[2]:        451       475       467       502       482       480       472       468       471       492       507       493       488       485       486       459
dram[3]:        465       469       449       472       490       489       468       466       478       468       458       482       504       479       468       470
dram[4]:        453       468       453       493       476       478       482       453       472       479       481       504       468       463       469       459
dram[5]:        472       495       479       463       483       474       474       460       474       493       487       508       478       497       476       472
dram[6]:        456       473       471       452       480       499       483       448       517       497       492       471       487       495       481       450
dram[7]:        467       467       477       469       479       488       481       455       461       489       479       483       460       476       491       445
dram[8]:        455       463       479       458       473       477       475       456       467       477       473       488       469       477       467       461
dram[9]:        459       465       460       451       496       472       466       446       447       467       494       483       493       487       474       462
dram[10]:        457       481       447       453       494       473       468       455       465       491       473       477       477       468       472       440
dram[11]:        466       458       473       472       500       463       465       448       464       503       472       471       481       441       467       460
dram[12]:        462       460       455       452       502       471       462       462       504       519       468       469       489       441       475       468
dram[13]:        464       470       464       469       495       477       462       456       529       494       491       481       489       464       466       472
dram[14]:        458       476       482       452       492       485       470       458       485       522       482       485       497       470       457       469
dram[15]:        458       470       481       469       486       480       474       453       511       478       479       466       485       463       493       476
dram[16]:        461       473       487       471       482       478       459       452       517       467       483       478       489       480       465       468
dram[17]:        476       464       477       451       487       461       475       451       483       491       492       503       521       474       481       483
dram[18]:        467       481       486       459       486       465       460       456       492       481       494       511       496       492       457       475
dram[19]:        467       484       488       440       492       468       459       458       494       481       479       501       477       478       479       488
dram[20]:        458       474       484       468       500       481       461       463       485       493       488       511       474       481       481       491
dram[21]:        483       480       484       456       483       469       459       477       544       473       488       483       476       471       476       476
dram[22]:        474       463       472       446       483       473       479       475       493       471       481       484       481       499       483       500
dram[23]:        464       462       479       442       474       467       470       485       470       458       489       515       486       477       512       498
dram[24]:        455       445       471       454       480       473       469       479       484       479       505       512       498       479       474       480
dram[25]:        454       444       471       462       482       470       476       488       488       465       488       499       514       498       497       530
dram[26]:        447       462       472       452       474       483       460       500       477       458       491       468       486       492       482       471
dram[27]:        453       472       468       455       472       475       472       484       491       514       475       454       478       479       464       476
dram[28]:        461       452       474       451       474       464       468       471       475       489       475       477       490       472       458       484
dram[29]:        471       455       487       461       494       470       502       497       570       483       503       493       482       507       488       493
dram[30]:        471       461       470       459       486       454       484       501       517       492       472       494       465       480       458       497
dram[31]:        457       462       469       456       479       464       469       491       491       480       478       476       493       480       450       499
maximum mf latency per bank:
dram[0]:        914       672       669       676       528       742       829       610       927       830       876       704       791       811       714       799
dram[1]:        859       800       996      1000       868       916       678       812       854      1127       876      1044      1309      1067      1125      1159
dram[2]:        750       754       632       853       632       718       633       750       677       815       790       783       965       844       753       754
dram[3]:        737       773       658       604       659       986       786       804       807       726       580       892      1063       813       666       827
dram[4]:        674       648       652       704       620       720       633       721       852       737       839       966       673       707       661       881
dram[5]:        913       781      1013       785       578       713       589       959       792       855       871      1157       778       900       664       888
dram[6]:        731       674       787       608       584       950       606       595       854       721       850       909       754       823       694       888
dram[7]:        649       630       659       813       612       804       628       815       638       784       823       791       741       810       820       806
dram[8]:        735       653       631       857       604       574       559       717       611       699       673       884       817       800       657       743
dram[9]:        666       841       641       693       778       635       748       583       624       667       686       696       971       744       650       771
dram[10]:        786       691       617       748       751       674       547       797       775       765       721       715       701       704       696       715
dram[11]:        608       594       739       733       826       634       561       746       875       984       870       697       766       625       727       699
dram[12]:        841       649       596       641       656       640       532       788       897       952       594       687       821       739       648       682
dram[13]:        648       632       659       774       590       614       619       640       919       743       796       765       689       768       683       734
dram[14]:        722       832       617       800       600      1014       716       919       671      1178       851       767       753       838       640       930
dram[15]:        945       974       688       645       572       929       795       610       928       791       816       615       691       737       928       705
dram[16]:        903       794       662       766       647       667       608       588       940       664       790       877       682       780       917       641
dram[17]:        794       660       636       663       688       660       846       599       694       759       754       868      1154       712       846       749
dram[18]:        823       953       598       755       649       624       931       543       776       733       978       870       803       849      1076       630
dram[19]:        662       999       601       684       654       666       743       604       871       778       760       861       655       913       826       621
dram[20]:        795       843       564       794       774       658       706       644       666       837       626       936       702       809      1017       609
dram[21]:       1013      1205       612       809       753       642       604       597      1189       868       874       870       725       732       957       619
dram[22]:        809       850       566      1004       786       778       777       589       703       764      1062       944       862       849      1045       766
dram[23]:        903       723       611       585       676       571       711       784       813       777       689       905       855       588      1117       721
dram[24]:        807       806       634       669       627       715       663       820       887       822       837       890       839       809       796       674
dram[25]:        688       792       626       794       744       661       708       857       861       795       632      1019      1057       875      1266       708
dram[26]:        679       887       625       687       663       769       606       840       941       869       781       672       904       717      1139       615
dram[27]:        581       943       609       619       730       721       777       866       966      1053       822       664       772       824       850       591
dram[28]:        630       777       614       628       670       649       852       829       845       858       730       779       803       708       884       618
dram[29]:        986       974       637       637       881       722       947       877      1337       857       818       808       853       879      1205       803
dram[30]:        686       667       808       841       745       581       997       865      1077       923       686       740       676       749       921       801
dram[31]:        605       774       632       626       653       577       830       866       821       837       690       855       833       747       624       701
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20217 n_act=853 n_pre=837 n_ref_event=0 n_req=6924 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2416 bw_util=0.2951
n_activity=13620 dram_eff=0.6414
bk0: 384a 25506i bk1: 384a 25928i bk2: 384a 26184i bk3: 384a 26075i bk4: 344a 26045i bk5: 344a 25829i bk6: 320a 26551i bk7: 320a 25816i bk8: 408a 25525i bk9: 408a 25179i bk10: 448a 25099i bk11: 448a 25820i bk12: 448a 25566i bk13: 448a 25509i bk14: 424a 26393i bk15: 424a 25764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876805
Row_Buffer_Locality_read = 0.917880
Row_Buffer_Locality_write = 0.447020
Bank_Level_Parallism = 5.079052
Bank_Level_Parallism_Col = 4.149221
Bank_Level_Parallism_Ready = 1.913805
write_to_read_ratio_blp_rw_average = 0.413984
GrpLevelPara = 2.610027 

BW Util details:
bwutil = 0.295145 
total_CMD = 29599 
util_bw = 8736 
Wasted_Col = 4031 
Wasted_Row = 566 
Idle = 16266 

BW Util Bottlenecks: 
RCDc_limit = 2362 
RCDWRc_limit = 999 
WTRc_limit = 1240 
RTWc_limit = 6831 
CCDLc_limit = 3413 
rwq = 0 
CCDLc_limit_alone = 2555 
WTRc_limit_alone = 1104 
RTWc_limit_alone = 6109 

Commands details: 
total_CMD = 29599 
n_nop = 20217 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2416 
n_act = 853 
n_pre = 837 
n_ref = 0 
n_req = 6924 
total_req = 8736 

Dual Bus Interface Util: 
issued_total_row = 1690 
issued_total_col = 8736 
Row_Bus_Util =  0.057097 
CoL_Bus_Util = 0.295145 
Either_Row_CoL_Bus_Util = 0.316970 
Issued_on_Two_Bus_Simul_Util = 0.035271 
issued_two_Eff = 0.111277 
queue_avg = 9.225346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.22535
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20246 n_act=839 n_pre=823 n_ref_event=0 n_req=6922 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.2949
n_activity=13811 dram_eff=0.632
bk0: 384a 25433i bk1: 384a 25415i bk2: 384a 25190i bk3: 384a 25778i bk4: 344a 26173i bk5: 344a 25192i bk6: 320a 25963i bk7: 320a 25767i bk8: 408a 25468i bk9: 408a 24844i bk10: 448a 26087i bk11: 448a 25867i bk12: 448a 25524i bk13: 448a 25195i bk14: 424a 26298i bk15: 424a 25435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878792
Row_Buffer_Locality_read = 0.916772
Row_Buffer_Locality_write = 0.480066
Bank_Level_Parallism = 5.254819
Bank_Level_Parallism_Col = 4.269029
Bank_Level_Parallism_Ready = 1.922663
write_to_read_ratio_blp_rw_average = 0.431426
GrpLevelPara = 2.654238 

BW Util details:
bwutil = 0.294875 
total_CMD = 29599 
util_bw = 8728 
Wasted_Col = 4289 
Wasted_Row = 471 
Idle = 16111 

BW Util Bottlenecks: 
RCDc_limit = 2472 
RCDWRc_limit = 998 
WTRc_limit = 1401 
RTWc_limit = 8413 
CCDLc_limit = 3902 
rwq = 0 
CCDLc_limit_alone = 2663 
WTRc_limit_alone = 1214 
RTWc_limit_alone = 7361 

Commands details: 
total_CMD = 29599 
n_nop = 20246 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 839 
n_pre = 823 
n_ref = 0 
n_req = 6922 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 1662 
issued_total_col = 8728 
Row_Bus_Util =  0.056151 
CoL_Bus_Util = 0.294875 
Either_Row_CoL_Bus_Util = 0.315990 
Issued_on_Two_Bus_Simul_Util = 0.035035 
issued_two_Eff = 0.110874 
queue_avg = 11.346262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3463
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20211 n_act=844 n_pre=828 n_ref_event=0 n_req=6923 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2412 bw_util=0.295
n_activity=13547 dram_eff=0.6446
bk0: 384a 25860i bk1: 384a 26025i bk2: 384a 25812i bk3: 384a 25529i bk4: 344a 25954i bk5: 344a 25770i bk6: 320a 25944i bk7: 320a 26109i bk8: 408a 25359i bk9: 408a 25536i bk10: 448a 25531i bk11: 448a 25920i bk12: 448a 25702i bk13: 448a 25660i bk14: 424a 26259i bk15: 424a 25616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878088
Row_Buffer_Locality_read = 0.916297
Row_Buffer_Locality_write = 0.477612
Bank_Level_Parallism = 5.135027
Bank_Level_Parallism_Col = 4.231326
Bank_Level_Parallism_Ready = 1.940220
write_to_read_ratio_blp_rw_average = 0.403673
GrpLevelPara = 2.667091 

BW Util details:
bwutil = 0.295010 
total_CMD = 29599 
util_bw = 8732 
Wasted_Col = 3901 
Wasted_Row = 594 
Idle = 16372 

BW Util Bottlenecks: 
RCDc_limit = 2481 
RCDWRc_limit = 894 
WTRc_limit = 1715 
RTWc_limit = 6137 
CCDLc_limit = 3412 
rwq = 0 
CCDLc_limit_alone = 2499 
WTRc_limit_alone = 1432 
RTWc_limit_alone = 5507 

Commands details: 
total_CMD = 29599 
n_nop = 20211 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2412 
n_act = 844 
n_pre = 828 
n_ref = 0 
n_req = 6923 
total_req = 8732 

Dual Bus Interface Util: 
issued_total_row = 1672 
issued_total_col = 8732 
Row_Bus_Util =  0.056488 
CoL_Bus_Util = 0.295010 
Either_Row_CoL_Bus_Util = 0.317173 
Issued_on_Two_Bus_Simul_Util = 0.034325 
issued_two_Eff = 0.108223 
queue_avg = 9.871313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.87131
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20178 n_act=877 n_pre=861 n_ref_event=0 n_req=6925 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2420 bw_util=0.2953
n_activity=13850 dram_eff=0.631
bk0: 384a 25420i bk1: 384a 26028i bk2: 384a 26483i bk3: 384a 26118i bk4: 344a 26526i bk5: 344a 25784i bk6: 320a 25927i bk7: 320a 25996i bk8: 408a 25330i bk9: 408a 25667i bk10: 448a 25752i bk11: 448a 25612i bk12: 448a 25162i bk13: 448a 25462i bk14: 424a 26199i bk15: 424a 25648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873357
Row_Buffer_Locality_read = 0.914715
Row_Buffer_Locality_write = 0.441322
Bank_Level_Parallism = 4.985206
Bank_Level_Parallism_Col = 4.035296
Bank_Level_Parallism_Ready = 1.891075
write_to_read_ratio_blp_rw_average = 0.412817
GrpLevelPara = 2.575673 

BW Util details:
bwutil = 0.295280 
total_CMD = 29599 
util_bw = 8740 
Wasted_Col = 4214 
Wasted_Row = 565 
Idle = 16080 

BW Util Bottlenecks: 
RCDc_limit = 2520 
RCDWRc_limit = 1104 
WTRc_limit = 1240 
RTWc_limit = 7392 
CCDLc_limit = 3684 
rwq = 0 
CCDLc_limit_alone = 2601 
WTRc_limit_alone = 1090 
RTWc_limit_alone = 6459 

Commands details: 
total_CMD = 29599 
n_nop = 20178 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2420 
n_act = 877 
n_pre = 861 
n_ref = 0 
n_req = 6925 
total_req = 8740 

Dual Bus Interface Util: 
issued_total_row = 1738 
issued_total_col = 8740 
Row_Bus_Util =  0.058718 
CoL_Bus_Util = 0.295280 
Either_Row_CoL_Bus_Util = 0.318288 
Issued_on_Two_Bus_Simul_Util = 0.035711 
issued_two_Eff = 0.112196 
queue_avg = 8.982398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.9824
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20232 n_act=840 n_pre=824 n_ref_event=0 n_req=6925 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2420 bw_util=0.2953
n_activity=13581 dram_eff=0.6435
bk0: 384a 26037i bk1: 384a 25343i bk2: 384a 25603i bk3: 384a 26101i bk4: 344a 26355i bk5: 344a 25319i bk6: 320a 26192i bk7: 320a 25936i bk8: 408a 25477i bk9: 408a 25707i bk10: 448a 25617i bk11: 448a 25586i bk12: 448a 25851i bk13: 448a 25537i bk14: 424a 25788i bk15: 424a 25909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878700
Row_Buffer_Locality_read = 0.917722
Row_Buffer_Locality_write = 0.471074
Bank_Level_Parallism = 5.122210
Bank_Level_Parallism_Col = 4.236450
Bank_Level_Parallism_Ready = 1.872540
write_to_read_ratio_blp_rw_average = 0.419369
GrpLevelPara = 2.612757 

BW Util details:
bwutil = 0.295280 
total_CMD = 29599 
util_bw = 8740 
Wasted_Col = 3949 
Wasted_Row = 616 
Idle = 16294 

BW Util Bottlenecks: 
RCDc_limit = 2392 
RCDWRc_limit = 897 
WTRc_limit = 1458 
RTWc_limit = 7156 
CCDLc_limit = 3467 
rwq = 0 
CCDLc_limit_alone = 2445 
WTRc_limit_alone = 1279 
RTWc_limit_alone = 6313 

Commands details: 
total_CMD = 29599 
n_nop = 20232 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2420 
n_act = 840 
n_pre = 824 
n_ref = 0 
n_req = 6925 
total_req = 8740 

Dual Bus Interface Util: 
issued_total_row = 1664 
issued_total_col = 8740 
Row_Bus_Util =  0.056218 
CoL_Bus_Util = 0.295280 
Either_Row_CoL_Bus_Util = 0.316463 
Issued_on_Two_Bus_Simul_Util = 0.035035 
issued_two_Eff = 0.110708 
queue_avg = 8.958782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.95878
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20255 n_act=854 n_pre=838 n_ref_event=0 n_req=6913 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2372 bw_util=0.2937
n_activity=13929 dram_eff=0.624
bk0: 384a 25426i bk1: 384a 25869i bk2: 384a 24922i bk3: 384a 25724i bk4: 344a 25982i bk5: 344a 26244i bk6: 320a 26451i bk7: 320a 26092i bk8: 408a 25088i bk9: 408a 25938i bk10: 448a 25458i bk11: 448a 25088i bk12: 448a 25721i bk13: 448a 25265i bk14: 424a 25836i bk15: 424a 25743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876465
Row_Buffer_Locality_read = 0.915981
Row_Buffer_Locality_write = 0.455312
Bank_Level_Parallism = 5.144778
Bank_Level_Parallism_Col = 4.145532
Bank_Level_Parallism_Ready = 1.876323
write_to_read_ratio_blp_rw_average = 0.421134
GrpLevelPara = 2.638059 

BW Util details:
bwutil = 0.293659 
total_CMD = 29599 
util_bw = 8692 
Wasted_Col = 4341 
Wasted_Row = 505 
Idle = 16061 

BW Util Bottlenecks: 
RCDc_limit = 2506 
RCDWRc_limit = 1020 
WTRc_limit = 1528 
RTWc_limit = 8083 
CCDLc_limit = 3623 
rwq = 0 
CCDLc_limit_alone = 2741 
WTRc_limit_alone = 1360 
RTWc_limit_alone = 7369 

Commands details: 
total_CMD = 29599 
n_nop = 20255 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2372 
n_act = 854 
n_pre = 838 
n_ref = 0 
n_req = 6913 
total_req = 8692 

Dual Bus Interface Util: 
issued_total_row = 1692 
issued_total_col = 8692 
Row_Bus_Util =  0.057164 
CoL_Bus_Util = 0.293659 
Either_Row_CoL_Bus_Util = 0.315686 
Issued_on_Two_Bus_Simul_Util = 0.035136 
issued_two_Eff = 0.111301 
queue_avg = 9.794621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.79462
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20268 n_act=867 n_pre=851 n_ref_event=0 n_req=6913 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2372 bw_util=0.2937
n_activity=13592 dram_eff=0.6395
bk0: 384a 25493i bk1: 384a 26350i bk2: 384a 26071i bk3: 384a 25759i bk4: 344a 25995i bk5: 344a 26254i bk6: 320a 25549i bk7: 320a 25591i bk8: 408a 25101i bk9: 408a 25889i bk10: 448a 25856i bk11: 448a 25622i bk12: 448a 25616i bk13: 448a 25325i bk14: 424a 25814i bk15: 424a 26324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874584
Row_Buffer_Locality_read = 0.914715
Row_Buffer_Locality_write = 0.446880
Bank_Level_Parallism = 5.088674
Bank_Level_Parallism_Col = 4.115064
Bank_Level_Parallism_Ready = 1.891394
write_to_read_ratio_blp_rw_average = 0.422081
GrpLevelPara = 2.604337 

BW Util details:
bwutil = 0.293659 
total_CMD = 29599 
util_bw = 8692 
Wasted_Col = 4177 
Wasted_Row = 472 
Idle = 16258 

BW Util Bottlenecks: 
RCDc_limit = 2544 
RCDWRc_limit = 1020 
WTRc_limit = 1359 
RTWc_limit = 6779 
CCDLc_limit = 3379 
rwq = 0 
CCDLc_limit_alone = 2621 
WTRc_limit_alone = 1221 
RTWc_limit_alone = 6159 

Commands details: 
total_CMD = 29599 
n_nop = 20268 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2372 
n_act = 867 
n_pre = 851 
n_ref = 0 
n_req = 6913 
total_req = 8692 

Dual Bus Interface Util: 
issued_total_row = 1718 
issued_total_col = 8692 
Row_Bus_Util =  0.058043 
CoL_Bus_Util = 0.293659 
Either_Row_CoL_Bus_Util = 0.315247 
Issued_on_Two_Bus_Simul_Util = 0.036454 
issued_two_Eff = 0.115636 
queue_avg = 9.205818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.20582
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20241 n_act=889 n_pre=873 n_ref_event=0 n_req=6916 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2384 bw_util=0.2941
n_activity=13575 dram_eff=0.6412
bk0: 384a 25592i bk1: 384a 25686i bk2: 384a 26463i bk3: 384a 25366i bk4: 344a 26036i bk5: 344a 25457i bk6: 320a 25985i bk7: 320a 26462i bk8: 408a 25580i bk9: 408a 26145i bk10: 448a 25801i bk11: 448a 25680i bk12: 448a 25642i bk13: 448a 25942i bk14: 424a 25599i bk15: 424a 25740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871458
Row_Buffer_Locality_read = 0.912500
Row_Buffer_Locality_write = 0.436242
Bank_Level_Parallism = 5.040353
Bank_Level_Parallism_Col = 4.004894
Bank_Level_Parallism_Ready = 1.904756
write_to_read_ratio_blp_rw_average = 0.397276
GrpLevelPara = 2.560820 

BW Util details:
bwutil = 0.294064 
total_CMD = 29599 
util_bw = 8704 
Wasted_Col = 4223 
Wasted_Row = 430 
Idle = 16242 

BW Util Bottlenecks: 
RCDc_limit = 2506 
RCDWRc_limit = 1049 
WTRc_limit = 1431 
RTWc_limit = 6427 
CCDLc_limit = 3639 
rwq = 0 
CCDLc_limit_alone = 2735 
WTRc_limit_alone = 1236 
RTWc_limit_alone = 5718 

Commands details: 
total_CMD = 29599 
n_nop = 20241 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2384 
n_act = 889 
n_pre = 873 
n_ref = 0 
n_req = 6916 
total_req = 8704 

Dual Bus Interface Util: 
issued_total_row = 1762 
issued_total_col = 8704 
Row_Bus_Util =  0.059529 
CoL_Bus_Util = 0.294064 
Either_Row_CoL_Bus_Util = 0.316159 
Issued_on_Two_Bus_Simul_Util = 0.037434 
issued_two_Eff = 0.118401 
queue_avg = 8.888240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.88824
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20249 n_act=853 n_pre=837 n_ref_event=0 n_req=6915 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2380 bw_util=0.2939
n_activity=13562 dram_eff=0.6415
bk0: 384a 25408i bk1: 384a 26167i bk2: 384a 26067i bk3: 384a 25285i bk4: 344a 25880i bk5: 344a 26408i bk6: 320a 26335i bk7: 320a 26363i bk8: 408a 25687i bk9: 408a 25696i bk10: 448a 25526i bk11: 448a 25893i bk12: 448a 26206i bk13: 448a 25500i bk14: 424a 26146i bk15: 424a 25884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876645
Row_Buffer_Locality_read = 0.915981
Row_Buffer_Locality_write = 0.458824
Bank_Level_Parallism = 4.982122
Bank_Level_Parallism_Col = 4.014007
Bank_Level_Parallism_Ready = 1.842299
write_to_read_ratio_blp_rw_average = 0.402297
GrpLevelPara = 2.576487 

BW Util details:
bwutil = 0.293929 
total_CMD = 29599 
util_bw = 8700 
Wasted_Col = 4064 
Wasted_Row = 493 
Idle = 16342 

BW Util Bottlenecks: 
RCDc_limit = 2555 
RCDWRc_limit = 980 
WTRc_limit = 1270 
RTWc_limit = 6301 
CCDLc_limit = 3341 
rwq = 0 
CCDLc_limit_alone = 2516 
WTRc_limit_alone = 1144 
RTWc_limit_alone = 5602 

Commands details: 
total_CMD = 29599 
n_nop = 20249 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2380 
n_act = 853 
n_pre = 837 
n_ref = 0 
n_req = 6915 
total_req = 8700 

Dual Bus Interface Util: 
issued_total_row = 1690 
issued_total_col = 8700 
Row_Bus_Util =  0.057097 
CoL_Bus_Util = 0.293929 
Either_Row_CoL_Bus_Util = 0.315889 
Issued_on_Two_Bus_Simul_Util = 0.035136 
issued_two_Eff = 0.111230 
queue_avg = 8.257779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.25778
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20244 n_act=858 n_pre=842 n_ref_event=0 n_req=6924 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2416 bw_util=0.2951
n_activity=13796 dram_eff=0.6332
bk0: 384a 25590i bk1: 384a 26223i bk2: 384a 25751i bk3: 384a 25508i bk4: 344a 26090i bk5: 344a 25988i bk6: 320a 26373i bk7: 320a 25582i bk8: 408a 25660i bk9: 408a 25656i bk10: 448a 25655i bk11: 448a 25423i bk12: 448a 25653i bk13: 448a 25106i bk14: 424a 25379i bk15: 424a 25929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876083
Row_Buffer_Locality_read = 0.917722
Row_Buffer_Locality_write = 0.440397
Bank_Level_Parallism = 5.139555
Bank_Level_Parallism_Col = 4.223910
Bank_Level_Parallism_Ready = 1.929831
write_to_read_ratio_blp_rw_average = 0.418645
GrpLevelPara = 2.609724 

BW Util details:
bwutil = 0.295145 
total_CMD = 29599 
util_bw = 8736 
Wasted_Col = 4095 
Wasted_Row = 583 
Idle = 16185 

BW Util Bottlenecks: 
RCDc_limit = 2333 
RCDWRc_limit = 1083 
WTRc_limit = 1641 
RTWc_limit = 6843 
CCDLc_limit = 3687 
rwq = 0 
CCDLc_limit_alone = 2743 
WTRc_limit_alone = 1450 
RTWc_limit_alone = 6090 

Commands details: 
total_CMD = 29599 
n_nop = 20244 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2416 
n_act = 858 
n_pre = 842 
n_ref = 0 
n_req = 6924 
total_req = 8736 

Dual Bus Interface Util: 
issued_total_row = 1700 
issued_total_col = 8736 
Row_Bus_Util =  0.057434 
CoL_Bus_Util = 0.295145 
Either_Row_CoL_Bus_Util = 0.316058 
Issued_on_Two_Bus_Simul_Util = 0.036522 
issued_two_Eff = 0.115553 
queue_avg = 8.789013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.78901
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20216 n_act=861 n_pre=845 n_ref_event=0 n_req=6921 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2404 bw_util=0.2947
n_activity=13678 dram_eff=0.6378
bk0: 384a 26155i bk1: 384a 25882i bk2: 384a 25896i bk3: 384a 25753i bk4: 344a 26070i bk5: 344a 26058i bk6: 320a 26151i bk7: 320a 26137i bk8: 408a 25542i bk9: 408a 25935i bk10: 448a 25785i bk11: 448a 25601i bk12: 448a 25852i bk13: 448a 25476i bk14: 424a 25876i bk15: 424a 25881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875596
Row_Buffer_Locality_read = 0.914399
Row_Buffer_Locality_write = 0.467554
Bank_Level_Parallism = 4.942362
Bank_Level_Parallism_Col = 4.009126
Bank_Level_Parallism_Ready = 1.872765
write_to_read_ratio_blp_rw_average = 0.417473
GrpLevelPara = 2.558849 

BW Util details:
bwutil = 0.294740 
total_CMD = 29599 
util_bw = 8724 
Wasted_Col = 4161 
Wasted_Row = 561 
Idle = 16153 

BW Util Bottlenecks: 
RCDc_limit = 2591 
RCDWRc_limit = 968 
WTRc_limit = 1207 
RTWc_limit = 6993 
CCDLc_limit = 3431 
rwq = 0 
CCDLc_limit_alone = 2545 
WTRc_limit_alone = 1060 
RTWc_limit_alone = 6254 

Commands details: 
total_CMD = 29599 
n_nop = 20216 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2404 
n_act = 861 
n_pre = 845 
n_ref = 0 
n_req = 6921 
total_req = 8724 

Dual Bus Interface Util: 
issued_total_row = 1706 
issued_total_col = 8724 
Row_Bus_Util =  0.057637 
CoL_Bus_Util = 0.294740 
Either_Row_CoL_Bus_Util = 0.317004 
Issued_on_Two_Bus_Simul_Util = 0.035373 
issued_two_Eff = 0.111585 
queue_avg = 8.208385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.20839
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20249 n_act=850 n_pre=834 n_ref_event=0 n_req=6922 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.2949
n_activity=13607 dram_eff=0.6414
bk0: 384a 26247i bk1: 384a 26434i bk2: 384a 25856i bk3: 384a 25655i bk4: 344a 26047i bk5: 344a 25926i bk6: 320a 25564i bk7: 320a 26145i bk8: 408a 25636i bk9: 408a 25942i bk10: 448a 24482i bk11: 448a 25349i bk12: 448a 26042i bk13: 448a 25504i bk14: 424a 25600i bk15: 424a 26228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877203
Row_Buffer_Locality_read = 0.916930
Row_Buffer_Locality_write = 0.460133
Bank_Level_Parallism = 5.114118
Bank_Level_Parallism_Col = 4.153131
Bank_Level_Parallism_Ready = 1.864574
write_to_read_ratio_blp_rw_average = 0.421149
GrpLevelPara = 2.611733 

BW Util details:
bwutil = 0.294875 
total_CMD = 29599 
util_bw = 8728 
Wasted_Col = 4013 
Wasted_Row = 526 
Idle = 16332 

BW Util Bottlenecks: 
RCDc_limit = 2401 
RCDWRc_limit = 917 
WTRc_limit = 1278 
RTWc_limit = 6714 
CCDLc_limit = 3489 
rwq = 0 
CCDLc_limit_alone = 2526 
WTRc_limit_alone = 1136 
RTWc_limit_alone = 5893 

Commands details: 
total_CMD = 29599 
n_nop = 20249 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 850 
n_pre = 834 
n_ref = 0 
n_req = 6922 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 1684 
issued_total_col = 8728 
Row_Bus_Util =  0.056894 
CoL_Bus_Util = 0.294875 
Either_Row_CoL_Bus_Util = 0.315889 
Issued_on_Two_Bus_Simul_Util = 0.035880 
issued_two_Eff = 0.113583 
queue_avg = 8.442752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.44275
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20247 n_act=840 n_pre=824 n_ref_event=0 n_req=6916 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2384 bw_util=0.2941
n_activity=13875 dram_eff=0.6273
bk0: 384a 25886i bk1: 384a 26223i bk2: 384a 25847i bk3: 384a 25315i bk4: 344a 25517i bk5: 344a 26120i bk6: 320a 26385i bk7: 320a 26143i bk8: 408a 25785i bk9: 408a 25951i bk10: 448a 25774i bk11: 448a 25575i bk12: 448a 25605i bk13: 448a 25987i bk14: 424a 25585i bk15: 424a 26197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878542
Row_Buffer_Locality_read = 0.916456
Row_Buffer_Locality_write = 0.476510
Bank_Level_Parallism = 4.927499
Bank_Level_Parallism_Col = 4.034670
Bank_Level_Parallism_Ready = 1.872472
write_to_read_ratio_blp_rw_average = 0.397352
GrpLevelPara = 2.566620 

BW Util details:
bwutil = 0.294064 
total_CMD = 29599 
util_bw = 8704 
Wasted_Col = 4216 
Wasted_Row = 597 
Idle = 16082 

BW Util Bottlenecks: 
RCDc_limit = 2431 
RCDWRc_limit = 1011 
WTRc_limit = 1562 
RTWc_limit = 6694 
CCDLc_limit = 3557 
rwq = 0 
CCDLc_limit_alone = 2642 
WTRc_limit_alone = 1375 
RTWc_limit_alone = 5966 

Commands details: 
total_CMD = 29599 
n_nop = 20247 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2384 
n_act = 840 
n_pre = 824 
n_ref = 0 
n_req = 6916 
total_req = 8704 

Dual Bus Interface Util: 
issued_total_row = 1664 
issued_total_col = 8704 
Row_Bus_Util =  0.056218 
CoL_Bus_Util = 0.294064 
Either_Row_CoL_Bus_Util = 0.315957 
Issued_on_Two_Bus_Simul_Util = 0.034325 
issued_two_Eff = 0.108640 
queue_avg = 8.735970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.73597
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20236 n_act=870 n_pre=854 n_ref_event=0 n_req=6912 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2368 bw_util=0.2935
n_activity=13981 dram_eff=0.6214
bk0: 384a 26107i bk1: 384a 25617i bk2: 384a 26144i bk3: 384a 25597i bk4: 344a 26578i bk5: 344a 26463i bk6: 320a 26316i bk7: 320a 26244i bk8: 408a 25345i bk9: 408a 25937i bk10: 448a 25857i bk11: 448a 25703i bk12: 448a 25386i bk13: 448a 25528i bk14: 424a 26115i bk15: 424a 26514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874132
Row_Buffer_Locality_read = 0.913291
Row_Buffer_Locality_write = 0.456081
Bank_Level_Parallism = 4.748850
Bank_Level_Parallism_Col = 3.817491
Bank_Level_Parallism_Ready = 1.764157
write_to_read_ratio_blp_rw_average = 0.393285
GrpLevelPara = 2.546912 

BW Util details:
bwutil = 0.293523 
total_CMD = 29599 
util_bw = 8688 
Wasted_Col = 4405 
Wasted_Row = 604 
Idle = 15902 

BW Util Bottlenecks: 
RCDc_limit = 2647 
RCDWRc_limit = 998 
WTRc_limit = 1584 
RTWc_limit = 6196 
CCDLc_limit = 3782 
rwq = 0 
CCDLc_limit_alone = 2933 
WTRc_limit_alone = 1406 
RTWc_limit_alone = 5525 

Commands details: 
total_CMD = 29599 
n_nop = 20236 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2368 
n_act = 870 
n_pre = 854 
n_ref = 0 
n_req = 6912 
total_req = 8688 

Dual Bus Interface Util: 
issued_total_row = 1724 
issued_total_col = 8688 
Row_Bus_Util =  0.058245 
CoL_Bus_Util = 0.293523 
Either_Row_CoL_Bus_Util = 0.316328 
Issued_on_Two_Bus_Simul_Util = 0.035440 
issued_two_Eff = 0.112037 
queue_avg = 9.395656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.39566
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20277 n_act=848 n_pre=832 n_ref_event=0 n_req=6915 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2380 bw_util=0.2939
n_activity=13715 dram_eff=0.6343
bk0: 384a 25677i bk1: 384a 25176i bk2: 384a 25776i bk3: 384a 25807i bk4: 344a 25948i bk5: 344a 25987i bk6: 320a 25885i bk7: 320a 25944i bk8: 408a 26080i bk9: 408a 24969i bk10: 448a 26060i bk11: 448a 25652i bk12: 448a 25697i bk13: 448a 24988i bk14: 424a 25970i bk15: 424a 26381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877368
Row_Buffer_Locality_read = 0.915823
Row_Buffer_Locality_write = 0.468908
Bank_Level_Parallism = 5.110183
Bank_Level_Parallism_Col = 4.164554
Bank_Level_Parallism_Ready = 1.894483
write_to_read_ratio_blp_rw_average = 0.415497
GrpLevelPara = 2.609767 

BW Util details:
bwutil = 0.293929 
total_CMD = 29599 
util_bw = 8700 
Wasted_Col = 4219 
Wasted_Row = 486 
Idle = 16194 

BW Util Bottlenecks: 
RCDc_limit = 2484 
RCDWRc_limit = 890 
WTRc_limit = 1306 
RTWc_limit = 7640 
CCDLc_limit = 3510 
rwq = 0 
CCDLc_limit_alone = 2602 
WTRc_limit_alone = 1131 
RTWc_limit_alone = 6907 

Commands details: 
total_CMD = 29599 
n_nop = 20277 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2380 
n_act = 848 
n_pre = 832 
n_ref = 0 
n_req = 6915 
total_req = 8700 

Dual Bus Interface Util: 
issued_total_row = 1680 
issued_total_col = 8700 
Row_Bus_Util =  0.056759 
CoL_Bus_Util = 0.293929 
Either_Row_CoL_Bus_Util = 0.314943 
Issued_on_Two_Bus_Simul_Util = 0.035744 
issued_two_Eff = 0.113495 
queue_avg = 9.417852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.41785
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20247 n_act=863 n_pre=847 n_ref_event=0 n_req=6917 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2388 bw_util=0.2942
n_activity=13552 dram_eff=0.6426
bk0: 384a 25314i bk1: 384a 25806i bk2: 384a 26180i bk3: 384a 25477i bk4: 344a 26498i bk5: 344a 26171i bk6: 320a 26258i bk7: 320a 26342i bk8: 408a 25273i bk9: 408a 25578i bk10: 448a 25968i bk11: 448a 25861i bk12: 448a 26062i bk13: 448a 24836i bk14: 424a 25639i bk15: 424a 26652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875235
Row_Buffer_Locality_read = 0.914715
Row_Buffer_Locality_write = 0.457286
Bank_Level_Parallism = 4.992951
Bank_Level_Parallism_Col = 3.904780
Bank_Level_Parallism_Ready = 1.773886
write_to_read_ratio_blp_rw_average = 0.405619
GrpLevelPara = 2.490711 

BW Util details:
bwutil = 0.294199 
total_CMD = 29599 
util_bw = 8708 
Wasted_Col = 4212 
Wasted_Row = 416 
Idle = 16263 

BW Util Bottlenecks: 
RCDc_limit = 2481 
RCDWRc_limit = 885 
WTRc_limit = 1510 
RTWc_limit = 5752 
CCDLc_limit = 3621 
rwq = 0 
CCDLc_limit_alone = 2886 
WTRc_limit_alone = 1323 
RTWc_limit_alone = 5204 

Commands details: 
total_CMD = 29599 
n_nop = 20247 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2388 
n_act = 863 
n_pre = 847 
n_ref = 0 
n_req = 6917 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1710 
issued_total_col = 8708 
Row_Bus_Util =  0.057772 
CoL_Bus_Util = 0.294199 
Either_Row_CoL_Bus_Util = 0.315957 
Issued_on_Two_Bus_Simul_Util = 0.036015 
issued_two_Eff = 0.113986 
queue_avg = 9.341937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.34194
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20274 n_act=851 n_pre=835 n_ref_event=0 n_req=6911 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2364 bw_util=0.2934
n_activity=13715 dram_eff=0.6332
bk0: 384a 25382i bk1: 384a 25763i bk2: 384a 26186i bk3: 384a 25147i bk4: 344a 26551i bk5: 344a 25458i bk6: 320a 26232i bk7: 320a 26294i bk8: 408a 25068i bk9: 408a 25840i bk10: 448a 25992i bk11: 448a 25786i bk12: 448a 25450i bk13: 448a 24555i bk14: 424a 26540i bk15: 424a 26367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876863
Row_Buffer_Locality_read = 0.916930
Row_Buffer_Locality_write = 0.448393
Bank_Level_Parallism = 5.053149
Bank_Level_Parallism_Col = 4.058016
Bank_Level_Parallism_Ready = 1.807692
write_to_read_ratio_blp_rw_average = 0.422032
GrpLevelPara = 2.582858 

BW Util details:
bwutil = 0.293388 
total_CMD = 29599 
util_bw = 8684 
Wasted_Col = 4333 
Wasted_Row = 417 
Idle = 16165 

BW Util Bottlenecks: 
RCDc_limit = 2439 
RCDWRc_limit = 1086 
WTRc_limit = 1454 
RTWc_limit = 7988 
CCDLc_limit = 3736 
rwq = 0 
CCDLc_limit_alone = 2741 
WTRc_limit_alone = 1301 
RTWc_limit_alone = 7146 

Commands details: 
total_CMD = 29599 
n_nop = 20274 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2364 
n_act = 851 
n_pre = 835 
n_ref = 0 
n_req = 6911 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1686 
issued_total_col = 8684 
Row_Bus_Util =  0.056961 
CoL_Bus_Util = 0.293388 
Either_Row_CoL_Bus_Util = 0.315044 
Issued_on_Two_Bus_Simul_Util = 0.035305 
issued_two_Eff = 0.112064 
queue_avg = 9.324267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.32427
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20225 n_act=855 n_pre=839 n_ref_event=0 n_req=6910 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.2933
n_activity=13664 dram_eff=0.6352
bk0: 384a 25534i bk1: 384a 25831i bk2: 384a 26193i bk3: 384a 25763i bk4: 344a 25924i bk5: 344a 26167i bk6: 320a 26132i bk7: 320a 26420i bk8: 408a 25802i bk9: 408a 25608i bk10: 448a 25784i bk11: 448a 25674i bk12: 448a 25301i bk13: 448a 25322i bk14: 424a 26122i bk15: 424a 26668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876266
Row_Buffer_Locality_read = 0.916297
Row_Buffer_Locality_write = 0.447458
Bank_Level_Parallism = 4.983001
Bank_Level_Parallism_Col = 4.089759
Bank_Level_Parallism_Ready = 1.886982
write_to_read_ratio_blp_rw_average = 0.397918
GrpLevelPara = 2.598814 

BW Util details:
bwutil = 0.293253 
total_CMD = 29599 
util_bw = 8680 
Wasted_Col = 4029 
Wasted_Row = 586 
Idle = 16304 

BW Util Bottlenecks: 
RCDc_limit = 2445 
RCDWRc_limit = 1108 
WTRc_limit = 1622 
RTWc_limit = 5980 
CCDLc_limit = 3391 
rwq = 0 
CCDLc_limit_alone = 2622 
WTRc_limit_alone = 1448 
RTWc_limit_alone = 5385 

Commands details: 
total_CMD = 29599 
n_nop = 20225 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 855 
n_pre = 839 
n_ref = 0 
n_req = 6910 
total_req = 8680 

Dual Bus Interface Util: 
issued_total_row = 1694 
issued_total_col = 8680 
Row_Bus_Util =  0.057232 
CoL_Bus_Util = 0.293253 
Either_Row_CoL_Bus_Util = 0.316700 
Issued_on_Two_Bus_Simul_Util = 0.033785 
issued_two_Eff = 0.106678 
queue_avg = 9.119024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.11902
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20240 n_act=847 n_pre=831 n_ref_event=0 n_req=6906 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2344 bw_util=0.2927
n_activity=13550 dram_eff=0.6394
bk0: 384a 25768i bk1: 384a 25193i bk2: 384a 26140i bk3: 384a 25498i bk4: 344a 26115i bk5: 344a 25701i bk6: 320a 26419i bk7: 320a 26289i bk8: 408a 25807i bk9: 408a 26094i bk10: 448a 25568i bk11: 448a 25743i bk12: 448a 25741i bk13: 448a 25768i bk14: 424a 25920i bk15: 424a 26838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877353
Row_Buffer_Locality_read = 0.916772
Row_Buffer_Locality_write = 0.452218
Bank_Level_Parallism = 4.965933
Bank_Level_Parallism_Col = 4.065523
Bank_Level_Parallism_Ready = 1.879271
write_to_read_ratio_blp_rw_average = 0.417099
GrpLevelPara = 2.603192 

BW Util details:
bwutil = 0.292713 
total_CMD = 29599 
util_bw = 8664 
Wasted_Col = 3942 
Wasted_Row = 662 
Idle = 16331 

BW Util Bottlenecks: 
RCDc_limit = 2381 
RCDWRc_limit = 967 
WTRc_limit = 1445 
RTWc_limit = 5836 
CCDLc_limit = 3329 
rwq = 0 
CCDLc_limit_alone = 2597 
WTRc_limit_alone = 1246 
RTWc_limit_alone = 5303 

Commands details: 
total_CMD = 29599 
n_nop = 20240 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2344 
n_act = 847 
n_pre = 831 
n_ref = 0 
n_req = 6906 
total_req = 8664 

Dual Bus Interface Util: 
issued_total_row = 1678 
issued_total_col = 8664 
Row_Bus_Util =  0.056691 
CoL_Bus_Util = 0.292713 
Either_Row_CoL_Bus_Util = 0.316193 
Issued_on_Two_Bus_Simul_Util = 0.033211 
issued_two_Eff = 0.105033 
queue_avg = 8.969627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.96963
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20280 n_act=854 n_pre=838 n_ref_event=0 n_req=6910 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.2933
n_activity=13475 dram_eff=0.6442
bk0: 384a 25923i bk1: 384a 25354i bk2: 384a 26258i bk3: 384a 25856i bk4: 344a 26077i bk5: 336a 25533i bk6: 320a 26275i bk7: 320a 25937i bk8: 408a 25403i bk9: 424a 25462i bk10: 448a 25668i bk11: 448a 25894i bk12: 448a 25896i bk13: 448a 25278i bk14: 424a 25897i bk15: 416a 26278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876411
Row_Buffer_Locality_read = 0.917247
Row_Buffer_Locality_write = 0.438983
Bank_Level_Parallism = 5.127222
Bank_Level_Parallism_Col = 4.139179
Bank_Level_Parallism_Ready = 1.948617
write_to_read_ratio_blp_rw_average = 0.413273
GrpLevelPara = 2.641318 

BW Util details:
bwutil = 0.293253 
total_CMD = 29599 
util_bw = 8680 
Wasted_Col = 3999 
Wasted_Row = 487 
Idle = 16433 

BW Util Bottlenecks: 
RCDc_limit = 2484 
RCDWRc_limit = 1014 
WTRc_limit = 1462 
RTWc_limit = 6740 
CCDLc_limit = 3287 
rwq = 0 
CCDLc_limit_alone = 2469 
WTRc_limit_alone = 1286 
RTWc_limit_alone = 6098 

Commands details: 
total_CMD = 29599 
n_nop = 20280 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 854 
n_pre = 838 
n_ref = 0 
n_req = 6910 
total_req = 8680 

Dual Bus Interface Util: 
issued_total_row = 1692 
issued_total_col = 8680 
Row_Bus_Util =  0.057164 
CoL_Bus_Util = 0.293253 
Either_Row_CoL_Bus_Util = 0.314842 
Issued_on_Two_Bus_Simul_Util = 0.035576 
issued_two_Eff = 0.112995 
queue_avg = 9.471874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.47187
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20288 n_act=818 n_pre=802 n_ref_event=0 n_req=6905 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2340 bw_util=0.2926
n_activity=13448 dram_eff=0.644
bk0: 384a 25833i bk1: 384a 25824i bk2: 384a 26425i bk3: 384a 25375i bk4: 344a 25807i bk5: 336a 25385i bk6: 320a 25734i bk7: 320a 26436i bk8: 408a 25445i bk9: 424a 25642i bk10: 448a 25693i bk11: 448a 25680i bk12: 448a 25454i bk13: 448a 25812i bk14: 424a 26031i bk15: 416a 26462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881535
Row_Buffer_Locality_read = 0.918829
Row_Buffer_Locality_write = 0.478632
Bank_Level_Parallism = 5.109150
Bank_Level_Parallism_Col = 4.140112
Bank_Level_Parallism_Ready = 1.876097
write_to_read_ratio_blp_rw_average = 0.421307
GrpLevelPara = 2.579979 

BW Util details:
bwutil = 0.292577 
total_CMD = 29599 
util_bw = 8660 
Wasted_Col = 4101 
Wasted_Row = 441 
Idle = 16397 

BW Util Bottlenecks: 
RCDc_limit = 2508 
RCDWRc_limit = 900 
WTRc_limit = 1449 
RTWc_limit = 6946 
CCDLc_limit = 3763 
rwq = 0 
CCDLc_limit_alone = 2590 
WTRc_limit_alone = 1303 
RTWc_limit_alone = 5919 

Commands details: 
total_CMD = 29599 
n_nop = 20288 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2340 
n_act = 818 
n_pre = 802 
n_ref = 0 
n_req = 6905 
total_req = 8660 

Dual Bus Interface Util: 
issued_total_row = 1620 
issued_total_col = 8660 
Row_Bus_Util =  0.054732 
CoL_Bus_Util = 0.292577 
Either_Row_CoL_Bus_Util = 0.314571 
Issued_on_Two_Bus_Simul_Util = 0.032738 
issued_two_Eff = 0.104070 
queue_avg = 9.963749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.96375
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20334 n_act=823 n_pre=807 n_ref_event=0 n_req=6905 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2340 bw_util=0.2926
n_activity=13727 dram_eff=0.6309
bk0: 384a 25898i bk1: 384a 25250i bk2: 384a 26840i bk3: 384a 25345i bk4: 344a 26035i bk5: 336a 25985i bk6: 320a 26444i bk7: 320a 26206i bk8: 408a 25678i bk9: 424a 25551i bk10: 448a 25400i bk11: 448a 25329i bk12: 448a 25596i bk13: 448a 26139i bk14: 424a 26434i bk15: 416a 26829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880811
Row_Buffer_Locality_read = 0.917722
Row_Buffer_Locality_write = 0.482051
Bank_Level_Parallism = 4.909350
Bank_Level_Parallism_Col = 4.048699
Bank_Level_Parallism_Ready = 1.904850
write_to_read_ratio_blp_rw_average = 0.408630
GrpLevelPara = 2.576172 

BW Util details:
bwutil = 0.292577 
total_CMD = 29599 
util_bw = 8660 
Wasted_Col = 4045 
Wasted_Row = 643 
Idle = 16251 

BW Util Bottlenecks: 
RCDc_limit = 2479 
RCDWRc_limit = 798 
WTRc_limit = 1404 
RTWc_limit = 6249 
CCDLc_limit = 3608 
rwq = 0 
CCDLc_limit_alone = 2682 
WTRc_limit_alone = 1214 
RTWc_limit_alone = 5513 

Commands details: 
total_CMD = 29599 
n_nop = 20334 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2340 
n_act = 823 
n_pre = 807 
n_ref = 0 
n_req = 6905 
total_req = 8660 

Dual Bus Interface Util: 
issued_total_row = 1630 
issued_total_col = 8660 
Row_Bus_Util =  0.055069 
CoL_Bus_Util = 0.292577 
Either_Row_CoL_Bus_Util = 0.313017 
Issued_on_Two_Bus_Simul_Util = 0.034630 
issued_two_Eff = 0.110631 
queue_avg = 9.970979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.97098
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20303 n_act=840 n_pre=824 n_ref_event=0 n_req=6904 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2336 bw_util=0.2924
n_activity=13338 dram_eff=0.649
bk0: 384a 26121i bk1: 384a 25789i bk2: 384a 25805i bk3: 384a 25480i bk4: 344a 25540i bk5: 336a 25792i bk6: 320a 25791i bk7: 320a 26438i bk8: 408a 25493i bk9: 424a 25546i bk10: 448a 25762i bk11: 448a 25544i bk12: 448a 25715i bk13: 448a 25743i bk14: 424a 26043i bk15: 416a 26607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878331
Row_Buffer_Locality_read = 0.917405
Row_Buffer_Locality_write = 0.455479
Bank_Level_Parallism = 5.169740
Bank_Level_Parallism_Col = 4.193391
Bank_Level_Parallism_Ready = 1.891751
write_to_read_ratio_blp_rw_average = 0.419972
GrpLevelPara = 2.668507 

BW Util details:
bwutil = 0.292442 
total_CMD = 29599 
util_bw = 8656 
Wasted_Col = 3892 
Wasted_Row = 466 
Idle = 16585 

BW Util Bottlenecks: 
RCDc_limit = 2456 
RCDWRc_limit = 904 
WTRc_limit = 1478 
RTWc_limit = 6864 
CCDLc_limit = 3421 
rwq = 0 
CCDLc_limit_alone = 2518 
WTRc_limit_alone = 1282 
RTWc_limit_alone = 6157 

Commands details: 
total_CMD = 29599 
n_nop = 20303 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2336 
n_act = 840 
n_pre = 824 
n_ref = 0 
n_req = 6904 
total_req = 8656 

Dual Bus Interface Util: 
issued_total_row = 1664 
issued_total_col = 8656 
Row_Bus_Util =  0.056218 
CoL_Bus_Util = 0.292442 
Either_Row_CoL_Bus_Util = 0.314065 
Issued_on_Two_Bus_Simul_Util = 0.034596 
issued_two_Eff = 0.110155 
queue_avg = 8.882395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.88239
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20276 n_act=857 n_pre=841 n_ref_event=0 n_req=6909 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2931
n_activity=13529 dram_eff=0.6413
bk0: 384a 25668i bk1: 384a 25460i bk2: 384a 25760i bk3: 384a 25294i bk4: 344a 26140i bk5: 336a 25976i bk6: 320a 25716i bk7: 320a 26071i bk8: 408a 26058i bk9: 424a 26284i bk10: 448a 25095i bk11: 448a 25762i bk12: 448a 25778i bk13: 448a 26010i bk14: 424a 25197i bk15: 416a 26626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875959
Row_Buffer_Locality_read = 0.913449
Row_Buffer_Locality_write = 0.473684
Bank_Level_Parallism = 5.067696
Bank_Level_Parallism_Col = 4.108064
Bank_Level_Parallism_Ready = 1.888082
write_to_read_ratio_blp_rw_average = 0.406049
GrpLevelPara = 2.580714 

BW Util details:
bwutil = 0.293118 
total_CMD = 29599 
util_bw = 8676 
Wasted_Col = 4117 
Wasted_Row = 546 
Idle = 16260 

BW Util Bottlenecks: 
RCDc_limit = 2506 
RCDWRc_limit = 913 
WTRc_limit = 1393 
RTWc_limit = 6374 
CCDLc_limit = 3533 
rwq = 0 
CCDLc_limit_alone = 2684 
WTRc_limit_alone = 1244 
RTWc_limit_alone = 5674 

Commands details: 
total_CMD = 29599 
n_nop = 20276 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 857 
n_pre = 841 
n_ref = 0 
n_req = 6909 
total_req = 8676 

Dual Bus Interface Util: 
issued_total_row = 1698 
issued_total_col = 8676 
Row_Bus_Util =  0.057367 
CoL_Bus_Util = 0.293118 
Either_Row_CoL_Bus_Util = 0.314977 
Issued_on_Two_Bus_Simul_Util = 0.035508 
issued_two_Eff = 0.112732 
queue_avg = 9.758202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.7582
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20277 n_act=836 n_pre=820 n_ref_event=0 n_req=6911 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2364 bw_util=0.2934
n_activity=13583 dram_eff=0.6393
bk0: 384a 25449i bk1: 384a 25240i bk2: 384a 25770i bk3: 384a 26031i bk4: 344a 26249i bk5: 336a 25935i bk6: 320a 26118i bk7: 320a 26532i bk8: 408a 25816i bk9: 424a 25628i bk10: 448a 25288i bk11: 448a 25023i bk12: 448a 25525i bk13: 448a 25888i bk14: 424a 26254i bk15: 416a 26701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879033
Row_Buffer_Locality_read = 0.918829
Row_Buffer_Locality_write = 0.453469
Bank_Level_Parallism = 5.047655
Bank_Level_Parallism_Col = 4.074152
Bank_Level_Parallism_Ready = 1.877130
write_to_read_ratio_blp_rw_average = 0.421563
GrpLevelPara = 2.612403 

BW Util details:
bwutil = 0.293388 
total_CMD = 29599 
util_bw = 8684 
Wasted_Col = 4146 
Wasted_Row = 453 
Idle = 16316 

BW Util Bottlenecks: 
RCDc_limit = 2506 
RCDWRc_limit = 975 
WTRc_limit = 1424 
RTWc_limit = 6969 
CCDLc_limit = 3519 
rwq = 0 
CCDLc_limit_alone = 2684 
WTRc_limit_alone = 1275 
RTWc_limit_alone = 6283 

Commands details: 
total_CMD = 29599 
n_nop = 20277 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2364 
n_act = 836 
n_pre = 820 
n_ref = 0 
n_req = 6911 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1656 
issued_total_col = 8684 
Row_Bus_Util =  0.055948 
CoL_Bus_Util = 0.293388 
Either_Row_CoL_Bus_Util = 0.314943 
Issued_on_Two_Bus_Simul_Util = 0.034393 
issued_two_Eff = 0.109204 
queue_avg = 9.801142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.80114
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20295 n_act=830 n_pre=814 n_ref_event=0 n_req=6900 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2352 bw_util=0.2927
n_activity=13712 dram_eff=0.6319
bk0: 384a 25576i bk1: 384a 25520i bk2: 384a 26493i bk3: 384a 25383i bk4: 344a 25646i bk5: 336a 25707i bk6: 320a 26514i bk7: 320a 25722i bk8: 408a 24948i bk9: 424a 25523i bk10: 448a 25774i bk11: 448a 25474i bk12: 448a 25153i bk13: 448a 26062i bk14: 424a 26029i bk15: 408a 26169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879710
Row_Buffer_Locality_read = 0.918568
Row_Buffer_Locality_write = 0.462585
Bank_Level_Parallism = 5.149027
Bank_Level_Parallism_Col = 4.265072
Bank_Level_Parallism_Ready = 1.952793
write_to_read_ratio_blp_rw_average = 0.416025
GrpLevelPara = 2.591533 

BW Util details:
bwutil = 0.292713 
total_CMD = 29599 
util_bw = 8664 
Wasted_Col = 4149 
Wasted_Row = 547 
Idle = 16239 

BW Util Bottlenecks: 
RCDc_limit = 2424 
RCDWRc_limit = 958 
WTRc_limit = 1263 
RTWc_limit = 7380 
CCDLc_limit = 3736 
rwq = 0 
CCDLc_limit_alone = 2762 
WTRc_limit_alone = 1136 
RTWc_limit_alone = 6533 

Commands details: 
total_CMD = 29599 
n_nop = 20295 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2352 
n_act = 830 
n_pre = 814 
n_ref = 0 
n_req = 6900 
total_req = 8664 

Dual Bus Interface Util: 
issued_total_row = 1644 
issued_total_col = 8664 
Row_Bus_Util =  0.055542 
CoL_Bus_Util = 0.292713 
Either_Row_CoL_Bus_Util = 0.314335 
Issued_on_Two_Bus_Simul_Util = 0.033920 
issued_two_Eff = 0.107911 
queue_avg = 9.220311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.22031
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20292 n_act=857 n_pre=841 n_ref_event=0 n_req=6901 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2928
n_activity=13465 dram_eff=0.6437
bk0: 384a 26041i bk1: 384a 25434i bk2: 384a 25812i bk3: 384a 26207i bk4: 344a 26130i bk5: 336a 25825i bk6: 320a 26103i bk7: 320a 25913i bk8: 408a 25408i bk9: 424a 25544i bk10: 448a 25358i bk11: 448a 26070i bk12: 448a 26418i bk13: 448a 25934i bk14: 424a 25962i bk15: 408a 26591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875815
Row_Buffer_Locality_read = 0.916825
Row_Buffer_Locality_write = 0.436333
Bank_Level_Parallism = 4.981812
Bank_Level_Parallism_Col = 4.025026
Bank_Level_Parallism_Ready = 1.819451
write_to_read_ratio_blp_rw_average = 0.416128
GrpLevelPara = 2.563950 

BW Util details:
bwutil = 0.292848 
total_CMD = 29599 
util_bw = 8668 
Wasted_Col = 4015 
Wasted_Row = 512 
Idle = 16404 

BW Util Bottlenecks: 
RCDc_limit = 2484 
RCDWRc_limit = 958 
WTRc_limit = 1387 
RTWc_limit = 6077 
CCDLc_limit = 3177 
rwq = 0 
CCDLc_limit_alone = 2434 
WTRc_limit_alone = 1187 
RTWc_limit_alone = 5534 

Commands details: 
total_CMD = 29599 
n_nop = 20292 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 857 
n_pre = 841 
n_ref = 0 
n_req = 6901 
total_req = 8668 

Dual Bus Interface Util: 
issued_total_row = 1698 
issued_total_col = 8668 
Row_Bus_Util =  0.057367 
CoL_Bus_Util = 0.292848 
Either_Row_CoL_Bus_Util = 0.314436 
Issued_on_Two_Bus_Simul_Util = 0.035778 
issued_two_Eff = 0.113785 
queue_avg = 8.850975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.85098
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20219 n_act=886 n_pre=870 n_ref_event=0 n_req=6908 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2384 bw_util=0.2938
n_activity=13716 dram_eff=0.634
bk0: 384a 25594i bk1: 384a 24799i bk2: 384a 25730i bk3: 384a 25738i bk4: 344a 25526i bk5: 336a 25490i bk6: 320a 26165i bk7: 320a 25812i bk8: 408a 25325i bk9: 424a 25058i bk10: 448a 25671i bk11: 448a 25452i bk12: 448a 25594i bk13: 448a 25764i bk14: 424a 26051i bk15: 408a 26280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871743
Row_Buffer_Locality_read = 0.911914
Row_Buffer_Locality_write = 0.446309
Bank_Level_Parallism = 5.227681
Bank_Level_Parallism_Col = 4.249300
Bank_Level_Parallism_Ready = 1.933648
write_to_read_ratio_blp_rw_average = 0.432805
GrpLevelPara = 2.679282 

BW Util details:
bwutil = 0.293794 
total_CMD = 29599 
util_bw = 8696 
Wasted_Col = 4222 
Wasted_Row = 557 
Idle = 16124 

BW Util Bottlenecks: 
RCDc_limit = 2660 
RCDWRc_limit = 1010 
WTRc_limit = 1333 
RTWc_limit = 8360 
CCDLc_limit = 3734 
rwq = 0 
CCDLc_limit_alone = 2586 
WTRc_limit_alone = 1174 
RTWc_limit_alone = 7371 

Commands details: 
total_CMD = 29599 
n_nop = 20219 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2384 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 6908 
total_req = 8696 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 8696 
Row_Bus_Util =  0.059326 
CoL_Bus_Util = 0.293794 
Either_Row_CoL_Bus_Util = 0.316903 
Issued_on_Two_Bus_Simul_Util = 0.036217 
issued_two_Eff = 0.114286 
queue_avg = 9.301328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.30133
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20242 n_act=853 n_pre=837 n_ref_event=0 n_req=6907 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2380 bw_util=0.2937
n_activity=13450 dram_eff=0.6462
bk0: 384a 25829i bk1: 384a 25582i bk2: 384a 25988i bk3: 384a 25870i bk4: 344a 25772i bk5: 336a 26058i bk6: 320a 26123i bk7: 320a 26389i bk8: 408a 25637i bk9: 424a 25045i bk10: 448a 25319i bk11: 448a 25203i bk12: 448a 25008i bk13: 448a 26217i bk14: 424a 25707i bk15: 408a 26559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876502
Row_Buffer_Locality_read = 0.915558
Row_Buffer_Locality_write = 0.462185
Bank_Level_Parallism = 5.167488
Bank_Level_Parallism_Col = 4.186058
Bank_Level_Parallism_Ready = 1.851012
write_to_read_ratio_blp_rw_average = 0.413458
GrpLevelPara = 2.648365 

BW Util details:
bwutil = 0.293659 
total_CMD = 29599 
util_bw = 8692 
Wasted_Col = 4062 
Wasted_Row = 441 
Idle = 16404 

BW Util Bottlenecks: 
RCDc_limit = 2600 
RCDWRc_limit = 906 
WTRc_limit = 1850 
RTWc_limit = 6749 
CCDLc_limit = 3701 
rwq = 0 
CCDLc_limit_alone = 2597 
WTRc_limit_alone = 1574 
RTWc_limit_alone = 5921 

Commands details: 
total_CMD = 29599 
n_nop = 20242 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2380 
n_act = 853 
n_pre = 837 
n_ref = 0 
n_req = 6907 
total_req = 8692 

Dual Bus Interface Util: 
issued_total_row = 1690 
issued_total_col = 8692 
Row_Bus_Util =  0.057097 
CoL_Bus_Util = 0.293659 
Either_Row_CoL_Bus_Util = 0.316126 
Issued_on_Two_Bus_Simul_Util = 0.034630 
issued_two_Eff = 0.109544 
queue_avg = 8.718842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.71884
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20283 n_act=829 n_pre=813 n_ref_event=0 n_req=6905 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2372 bw_util=0.2934
n_activity=13655 dram_eff=0.636
bk0: 384a 25748i bk1: 384a 25644i bk2: 384a 25937i bk3: 384a 26396i bk4: 344a 25746i bk5: 336a 26088i bk6: 320a 26043i bk7: 320a 26190i bk8: 408a 25258i bk9: 424a 25398i bk10: 448a 25485i bk11: 448a 25560i bk12: 448a 25599i bk13: 448a 25698i bk14: 424a 25749i bk15: 408a 26344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879942
Row_Buffer_Locality_read = 0.916033
Row_Buffer_Locality_write = 0.495784
Bank_Level_Parallism = 5.046354
Bank_Level_Parallism_Col = 4.078424
Bank_Level_Parallism_Ready = 1.909719
write_to_read_ratio_blp_rw_average = 0.415931
GrpLevelPara = 2.590471 

BW Util details:
bwutil = 0.293388 
total_CMD = 29599 
util_bw = 8684 
Wasted_Col = 4229 
Wasted_Row = 484 
Idle = 16202 

BW Util Bottlenecks: 
RCDc_limit = 2504 
RCDWRc_limit = 912 
WTRc_limit = 1469 
RTWc_limit = 6787 
CCDLc_limit = 3651 
rwq = 0 
CCDLc_limit_alone = 2823 
WTRc_limit_alone = 1328 
RTWc_limit_alone = 6100 

Commands details: 
total_CMD = 29599 
n_nop = 20283 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2372 
n_act = 829 
n_pre = 813 
n_ref = 0 
n_req = 6905 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1642 
issued_total_col = 8684 
Row_Bus_Util =  0.055475 
CoL_Bus_Util = 0.293388 
Either_Row_CoL_Bus_Util = 0.314740 
Issued_on_Two_Bus_Simul_Util = 0.034123 
issued_two_Eff = 0.108416 
queue_avg = 11.057975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.058
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20236 n_act=869 n_pre=853 n_ref_event=0 n_req=6910 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.2941
n_activity=13493 dram_eff=0.6451
bk0: 384a 26132i bk1: 384a 25170i bk2: 384a 25713i bk3: 384a 25700i bk4: 344a 26038i bk5: 336a 25639i bk6: 320a 25862i bk7: 320a 26069i bk8: 408a 25335i bk9: 424a 25373i bk10: 448a 25859i bk11: 448a 25222i bk12: 448a 25477i bk13: 448a 25429i bk14: 424a 25488i bk15: 408a 26285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874240
Row_Buffer_Locality_read = 0.913023
Row_Buffer_Locality_write = 0.464883
Bank_Level_Parallism = 5.252675
Bank_Level_Parallism_Col = 4.247763
Bank_Level_Parallism_Ready = 1.927849
write_to_read_ratio_blp_rw_average = 0.422001
GrpLevelPara = 2.652850 

BW Util details:
bwutil = 0.294064 
total_CMD = 29599 
util_bw = 8704 
Wasted_Col = 4085 
Wasted_Row = 481 
Idle = 16329 

BW Util Bottlenecks: 
RCDc_limit = 2602 
RCDWRc_limit = 973 
WTRc_limit = 1299 
RTWc_limit = 7476 
CCDLc_limit = 3494 
rwq = 0 
CCDLc_limit_alone = 2641 
WTRc_limit_alone = 1184 
RTWc_limit_alone = 6738 

Commands details: 
total_CMD = 29599 
n_nop = 20236 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 869 
n_pre = 853 
n_ref = 0 
n_req = 6910 
total_req = 8704 

Dual Bus Interface Util: 
issued_total_row = 1722 
issued_total_col = 8704 
Row_Bus_Util =  0.058178 
CoL_Bus_Util = 0.294064 
Either_Row_CoL_Bus_Util = 0.316328 
Issued_on_Two_Bus_Simul_Util = 0.035913 
issued_two_Eff = 0.113532 
queue_avg = 9.700125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.70012
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29599 n_nop=20273 n_act=851 n_pre=835 n_ref_event=0 n_req=6911 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2396 bw_util=0.2942
n_activity=13449 dram_eff=0.6475
bk0: 384a 25746i bk1: 384a 25777i bk2: 384a 26007i bk3: 384a 26831i bk4: 344a 25486i bk5: 336a 25964i bk6: 320a 26063i bk7: 320a 25864i bk8: 408a 25034i bk9: 424a 25655i bk10: 448a 26036i bk11: 448a 25712i bk12: 448a 25587i bk13: 448a 25511i bk14: 424a 25841i bk15: 408a 25926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876863
Row_Buffer_Locality_read = 0.915241
Row_Buffer_Locality_write = 0.472454
Bank_Level_Parallism = 5.135907
Bank_Level_Parallism_Col = 4.159905
Bank_Level_Parallism_Ready = 1.954869
write_to_read_ratio_blp_rw_average = 0.417656
GrpLevelPara = 2.632488 

BW Util details:
bwutil = 0.294199 
total_CMD = 29599 
util_bw = 8708 
Wasted_Col = 3962 
Wasted_Row = 464 
Idle = 16465 

BW Util Bottlenecks: 
RCDc_limit = 2448 
RCDWRc_limit = 908 
WTRc_limit = 1499 
RTWc_limit = 6075 
CCDLc_limit = 3301 
rwq = 0 
CCDLc_limit_alone = 2556 
WTRc_limit_alone = 1318 
RTWc_limit_alone = 5511 

Commands details: 
total_CMD = 29599 
n_nop = 20273 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2396 
n_act = 851 
n_pre = 835 
n_ref = 0 
n_req = 6911 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1686 
issued_total_col = 8708 
Row_Bus_Util =  0.056961 
CoL_Bus_Util = 0.294199 
Either_Row_CoL_Bus_Util = 0.315078 
Issued_on_Two_Bus_Simul_Util = 0.036082 
issued_two_Eff = 0.114519 
queue_avg = 9.257374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.25737

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6351, Miss = 6086, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6329, Miss = 6087, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6346, Miss = 6087, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6337, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6331, Miss = 6089, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6348, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6337, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6332, Miss = 6089, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6347, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6336, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6332, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6347, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6335, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6334, Miss = 6089, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6349, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6335, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6351, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6333, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6350, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 6335, Miss = 6089, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6351, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6332, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6333, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6351, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 6322, Miss = 6078, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 6348, Miss = 6086, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 6323, Miss = 6077, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6349, Miss = 6085, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 6321, Miss = 6076, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6348, Miss = 6084, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6318, Miss = 6075, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6343, Miss = 6083, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6321, Miss = 6074, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 6347, Miss = 6082, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6317, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6345, Miss = 6080, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6434, Miss = 6064, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6339, Miss = 6080, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6320, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6344, Miss = 6081, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6316, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6338, Miss = 6082, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6323, Miss = 6073, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 6335, Miss = 6084, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 6331, Miss = 6074, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6340, Miss = 6084, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 6327, Miss = 6076, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6335, Miss = 6086, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 6333, Miss = 6076, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 405760
L2_total_cache_misses = 389392
L2_total_cache_miss_rate = 0.9597
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 151638
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 146646
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 218552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.080

icnt_total_pkts_mem_to_simt=405760
icnt_total_pkts_simt_to_mem=405760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 405760
Req_Network_cycles = 39420
Req_Network_injected_packets_per_cycle =      10.2933 
Req_Network_conflicts_per_cycle =       5.8983
Req_Network_conflicts_per_cycle_util =      11.6337
Req_Bank_Level_Parallism =      20.3022
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.0540
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1608

Reply_Network_injected_packets_num = 405760
Reply_Network_cycles = 39420
Reply_Network_injected_packets_per_cycle =       10.2933
Reply_Network_conflicts_per_cycle =        4.1512
Reply_Network_conflicts_per_cycle_util =       8.1873
Reply_Bank_Level_Parallism =      20.3012
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3340
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1287
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 50 sec (230 sec)
gpgpu_simulation_rate = 121089 (inst/sec)
gpgpu_simulation_rate = 171 (cycle/sec)
gpgpu_silicon_slowdown = 6619883x
