Microchip MPLAB XC8 Compiler V2.32

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.32\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\PIC_motores.X.production.sym \
  --cmf=dist/default/production\PIC_motores.X.production.cmf -z -Q16F887 \
  -oC:\Users\ANDYBO~1\AppData\Local\Temp\xcAsa0c.4 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/PIC_motores.X.production.map -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK \
  -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 \
  -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh \
  -ABANK3=0190h-01EFh -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\ANDYBO~1\AppData\Local\Temp\xcAsa0c.o \
  dist/default/production\PIC_motores.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\ANDYBO~1\AppData\Local\Temp\xcAsa0c.o
                end_init                              E        E        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        2        0       4
dist/default/production\PIC_motores.X.production.o
                cinit                                11       11       12        8       0
                intentry                              4        4        A        8       0
                config                             2007     2007        2        0       4
                text5                                23       23       4D        8       0
                text4                                70       70       4C        8       0
                text3                                F9       F9       39        8       0
                text2                               15E      15E       16        8       0
                text1                                BC       BC       3D        8       0
                maintext                            132      132       2C        8       0
                cstackBANK0                          30       30        4       20       1
                cstackCOMMON                         75       75        5       70       1
                clrtext                             174      174        8        8       0
                bssBANK0                             20       20       10       20       1
                bssCOMMON                            70       70        5       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              E        E        3         0
                cinit                                11       11       12         0
                intentry                              4        4        A         0
                reset_vec                             0        0        3         0
                text5                                23       23       4D         0
                text4                                70       70       4C         0
                text3                                F9       F9       39         0
                text2                               15E      15E       16         0
                text1                                BC       BC       3D         0
                maintext                            132      132       2C         0
                clrtext                             174      174        8         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         75       75        5         1
                bssCOMMON                            70       70        5         1

        CLASS   BANK0          
                cstackBANK0                          30       30        4         1
                bssBANK0                             20       20       10         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  000178  00017C         8       0  CODE        2
                bssBANK0                       000020  000014  000034        20       1  BANK0       1
                bssCOMMON                      000070  00000A  00007A        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0034-006F             3C           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         017C-1FFF            800
        COMMON           007A-007D              4           1
        CONST            0003-0003              1           2
                         017C-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         017C-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0034-006F             3C           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         017C-1FFF           1E84
        STRING           0003-0003              1           2
                         017C-1FFF            100

                                  Symbol Table

_ANSEL                       (abs)        0188
_ANSELH                      (abs)        0189
_BAUDCTLbits                 (abs)        0187
_GIE                         (abs)        005F
_INTCONbits                  (abs)        000B
_IOCBbits                    (abs)        0096
_OPTION_REGbits              (abs)        0081
_OSCCONbits                  (abs)        008F
_PEIE                        (abs)        005E
_PORTAbits                   (abs)        0005
_PORTB                       (abs)        0006
_PORTBbits                   (abs)        0006
_PORTC                       (abs)        0007
_PORTCbits                   (abs)        0007
_PORTD                       (abs)        0008
_PORTE                       (abs)        0009
_PORTEbits                   (abs)        0009
_RCSTAbits                   (abs)        0018
_SPBRG                       (abs)        0099
_SPBRGH                      (abs)        009A
_SSPADD                      (abs)        0093
_SSPBUF                      (abs)        0013
_SSPCON                      (abs)        0014
_SSPCON2                     (abs)        0091
_SSPCON2bits                 (abs)        0091
_SSPIE                       (abs)        0463
_SSPIF                       (abs)        0063
_SSPSTAT                     (abs)        0094
_T1CONbits                   (abs)        0010
_T1H                         bssBANK0     002A
_T1L                         bssBANK0     0028
_TMR0                        (abs)        0001
_TMR0IF                      (abs)        005A
_TMR1H                       (abs)        000F
_TMR1L                       (abs)        000E
_TRISAbits                   (abs)        0085
_TRISBbits                   (abs)        0086
_TRISC                       (abs)        0087
_TRISC3                      (abs)        043B
_TRISC4                      (abs)        043C
_TRISCbits                   (abs)        0087
_TRISD                       (abs)        0088
_TRISEbits                   (abs)        0089
_TXSTAbits                   (abs)        0098
_WPUBbits                    (abs)        0095
__Habs1                      abs1         0000
__Hbank0                     bank0        0000
__Hbank1                     bank1        0000
__Hbank2                     bank2        0000
__Hbank3                     bank3        0000
__HbssBANK0                  bssBANK0     0000
__HbssCOMMON                 bssCOMMON    0000
__Hcinit                     cinit        0023
__Hclrtext                   clrtext      0000
__Hcode                      code         0000
__Hcommon                    common       0000
__Hconfig                    config       2009
__HcstackBANK0               cstackBANK0  0000
__HcstackCOMMON              cstackCOMMON 0000
__Heeprom_data               eeprom_data  0000
__Hend_init                  end_init     0011
__Hfunctab                   functab      0000
__Hinit                      init         000E
__Hintentry                  intentry     000E
__Hmaintext                  maintext     0000
__Hpowerup                   powerup      0000
__Hram                       ram          0000
__Hreset_vec                 reset_vec    0003
__Hsfr0                      sfr0         0000
__Hsfr1                      sfr1         0000
__Hsfr2                      sfr2         0000
__Hsfr3                      sfr3         0000
__Hspace_0                   (abs)        017C
__Hspace_1                   (abs)        007A
__Hspace_2                   (abs)        0000
__Hspace_3                   (abs)        0000
__Hspace_4                   (abs)        4010
__Hstack                     stack        0000
__Hstrings                   strings      0000
__Htext                      text         0000
__Labs1                      abs1         0000
__Lbank0                     bank0        0000
__Lbank1                     bank1        0000
__Lbank2                     bank2        0000
__Lbank3                     bank3        0000
__LbssBANK0                  bssBANK0     0000
__LbssCOMMON                 bssCOMMON    0000
__Lcinit                     cinit        0011
__Lclrtext                   clrtext      0000
__Lcode                      code         0000
__Lcommon                    common       0000
__Lconfig                    config       0000
__LcstackBANK0               cstackBANK0  0000
__LcstackCOMMON              cstackCOMMON 0000
__Leeprom_data               eeprom_data  0000
__Lend_init                  end_init     000E
__Lfunctab                   functab      0000
__Linit                      init         000E
__Lintentry                  intentry     0004
__Lmaintext                  maintext     0000
__Lpowerup                   powerup      0000
__Lram                       ram          0000
__Lreset_vec                 reset_vec    0000
__Lsfr0                      sfr0         0000
__Lsfr1                      sfr1         0000
__Lsfr2                      sfr2         0000
__Lsfr3                      sfr3         0000
__Lspace_0                   (abs)        0000
__Lspace_1                   (abs)        0000
__Lspace_2                   (abs)        0000
__Lspace_3                   (abs)        0000
__Lspace_4                   (abs)        0000
__Lstack                     stack        0000
__Lstrings                   strings      0000
__Ltext                      text         0000
__S0                         (abs)        017C
__S1                         (abs)        007A
__S2                         (abs)        0000
__S3                         (abs)        0000
___int_sp                    stack        0000
___latbits                   (abs)        0002
___sp                        stack        0000
___stackhi                   (abs)        0000
___stacklo                   (abs)        0000
__end_of__initialization     cinit        001F
__end_of_isr                 text5        0070
__end_of_main                maintext     015E
__end_of_osc_config          text3        0132
__end_of_sensor_ultrasonico  text4        00BC
__end_of_setup               text1        00F9
__end_of_uart_config         text2        0174
__initialization             cinit        0011
__pbssBANK0                  bssBANK0     0020
__pbssCOMMON                 bssCOMMON    0070
__pcstackBANK0               cstackBANK0  0030
__pcstackCOMMON              cstackCOMMON 0075
__pintentry                  intentry     0004
__pmaintext                  maintext     0132
__ptext1                     text1        00BC
__ptext2                     text2        015E
__ptext3                     text3        00F9
__ptext4                     text4        0070
__ptext5                     text5        0023
__size_of_isr                (abs)        0000
__size_of_main               (abs)        0000
__size_of_osc_config         (abs)        0000
__size_of_sensor_ultrasonico (abs)        0000
__size_of_setup              (abs)        0000
__size_of_uart_config        (abs)        0000
_antirrebote                 bssCOMMON    0074
_botonazo                    bssCOMMON    0073
_duracion                    bssCOMMON    0070
_hc04                        bssBANK0     002E
_isr                         text5        0023
_main                        maintext     0132
_osc_config                  text3        00F9
_sensorOn                    bssCOMMON    0072
_sensor_ultrasonico          text4        0070
_setup                       text1        00BC
_talanquera                  bssBANK0     0020
_uart_config                 text2        015E
btemp                        (abs)        007E
clear_ram0                   clrtext      0174
end_of_initialization        cinit        001F
interrupt_function           intentry     0004
intlevel0                    functab      0000
intlevel1                    functab      0000
intlevel2                    functab      0000
intlevel3                    functab      0000
intlevel4                    functab      0000
intlevel5                    functab      0000
osc_config@freq              cstackBANK0  0032
reset_vec                    reset_vec    0000
saved_w                      (abs)        007E
start                        init         000E
start_initialization         cinit        0011
wtemp0                       (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c
		_osc_config    		CODE           	00F9	0000	57

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c estimated size: 57

shared
		__initialization		CODE           	0011	0000	14

shared estimated size: 14

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c
		_uart_config   		CODE           	015E	0000	22

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c estimated size: 22

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c
		_main          		CODE           	0132	0000	44
		_sensor_ultrasonico		CODE           	0070	0000	76
		_isr           		CODE           	0023	0000	77
		_setup         		CODE           	00BC	0000	61

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c estimated size: 258

