pub const PERIPH_BASE: u32 = 0x40000000;
pub const AHB1PERIPH_BASE: u32 = PERIPH_BASE + 0x00020000;

pub const GPIOA_BASE: u32 = AHB1PERIPH_BASE + 0x0000;
pub const GPIOB_BASE: u32 = AHB1PERIPH_BASE + 0x0400;
pub const GPIOC_BASE: u32 = AHB1PERIPH_BASE + 0x0800;
pub const GPIOD_BASE: u32 = AHB1PERIPH_BASE + 0x0C00;
pub const GPIOE_BASE: u32 = AHB1PERIPH_BASE + 0x1000;
pub const GPIOH_BASE: u32 = AHB1PERIPH_BASE + 0x1C00;

pub const RCC_BASE: u32 = AHB1PERIPH_BASE + 0x3800;

pub const RCC_AHB1ENR_GPIOAEN: u32 = 1 << 0;

pub const SCS_BASE: u32 = 0xE000E000;
pub const SYSTICK_BASE: u32 = SCS_BASE + 0x0010;

pub const SYSTICK_CTRL_ENABLE: u32 = 1 << 0;
pub const SYSTICK_CTRL_TICKINT: u32 = 1 << 1;
