TEST_CASE := litex-coreblocks
TOP := olimex_gatemate_a1_evb
YOSYS_PARAM := -nomx8
VERILOG_FILES := \
	core.v \
	olimex_gatemate_a1_evb.v

include ../makefile.inc
