// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "11/23/2020 02:22:03"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module M4ToVGA_top (
	vga_vsync,
	external_clock,
	m4_hsync,
	m4_vsync,
	m4_video,
	m4_dotclk,
	vga_hsync,
	LEDS0,
	LEDS1,
	LEDS2,
	LEDS3,
	PIXSTATE_PIN59,
	DOTCLKP2_PIN64,
	WADDR0_PIN66,
	WADDR1_PIN68,
	WADDR2_PIN70,
	WADDR3_PIN72,
	FB_DATAOUT_PIN74,
	VGA_CLKOUT_PIN76,
	vb,
	vg,
	vr);
output 	vga_vsync;
input 	external_clock;
input 	m4_hsync;
input 	m4_vsync;
input 	m4_video;
input 	m4_dotclk;
output 	vga_hsync;
output 	LEDS0;
output 	LEDS1;
output 	LEDS2;
output 	LEDS3;
output 	PIXSTATE_PIN59;
output 	DOTCLKP2_PIN64;
output 	WADDR0_PIN66;
output 	WADDR1_PIN68;
output 	WADDR2_PIN70;
output 	WADDR3_PIN72;
output 	FB_DATAOUT_PIN74;
output 	VGA_CLKOUT_PIN76;
output 	[1:0] vb;
output 	[1:0] vg;
output 	[1:0] vr;

// Design Ports Information
// vga_vsync	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_hsync	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDS0	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDS1	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDS2	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDS3	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PIXSTATE_PIN59	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DOTCLKP2_PIN64	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// WADDR0_PIN66	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// WADDR1_PIN68	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// WADDR2_PIN70	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// WADDR3_PIN72	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FB_DATAOUT_PIN74	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLKOUT_PIN76	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vb[1]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vb[0]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vg[1]	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vg[0]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vr[1]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vr[0]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// m4_dotclk	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// m4_video	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// external_clock	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// m4_hsync	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// m4_vsync	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \external_clock~input_o ;
wire \inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst2|hvsync|Add1~0_combout ;
wire \inst2|hvsync|Add0~0_combout ;
wire \inst2|hvsync|HCounterX~2_combout ;
wire \inst2|hvsync|Add0~1 ;
wire \inst2|hvsync|Add0~2_combout ;
wire \inst2|hvsync|Add0~3 ;
wire \inst2|hvsync|Add0~4_combout ;
wire \inst2|hvsync|Add0~5 ;
wire \inst2|hvsync|Add0~6_combout ;
wire \inst2|hvsync|Add0~7 ;
wire \inst2|hvsync|Add0~8_combout ;
wire \inst2|hvsync|Equal0~0_combout ;
wire \inst2|hvsync|Add0~9 ;
wire \inst2|hvsync|Add0~10_combout ;
wire \inst2|hvsync|HCounterX~3_combout ;
wire \inst2|hvsync|Add0~11 ;
wire \inst2|hvsync|Add0~12_combout ;
wire \inst2|hvsync|Add0~13 ;
wire \inst2|hvsync|Add0~14_combout ;
wire \inst2|hvsync|Add0~15 ;
wire \inst2|hvsync|Add0~16_combout ;
wire \inst2|hvsync|HCounterX~0_combout ;
wire \inst2|hvsync|Add0~17 ;
wire \inst2|hvsync|Add0~18_combout ;
wire \inst2|hvsync|HCounterX~1_combout ;
wire \inst2|hvsync|Equal0~1_combout ;
wire \inst2|hvsync|Equal0~2_combout ;
wire \inst2|hvsync|Add1~1 ;
wire \inst2|hvsync|Add1~2_combout ;
wire \inst2|hvsync|HCounterY~2_combout ;
wire \inst2|hvsync|Add1~3 ;
wire \inst2|hvsync|Add1~4_combout ;
wire \inst2|hvsync|HCounterY~0_combout ;
wire \inst2|hvsync|Add1~5 ;
wire \inst2|hvsync|Add1~7 ;
wire \inst2|hvsync|Add1~8_combout ;
wire \inst2|hvsync|Add1~9 ;
wire \inst2|hvsync|Add1~10_combout ;
wire \inst2|hvsync|Add1~11 ;
wire \inst2|hvsync|Add1~12_combout ;
wire \inst2|hvsync|Equal1~0_combout ;
wire \inst2|hvsync|Add1~13 ;
wire \inst2|hvsync|Add1~14_combout ;
wire \inst2|hvsync|Add1~15 ;
wire \inst2|hvsync|Add1~16_combout ;
wire \inst2|hvsync|Equal1~1_combout ;
wire \inst2|hvsync|Add1~6_combout ;
wire \inst2|hvsync|HCounterY~1_combout ;
wire \inst2|hvsync|Equal1~2_combout ;
wire \inst2|hvsync|Add1~17 ;
wire \inst2|hvsync|Add1~18_combout ;
wire \inst2|hvsync|HCounterY~3_combout ;
wire \inst2|hvsync|LessThan5~0_combout ;
wire \inst2|hvsync|vga_VS~0_combout ;
wire \inst2|hvsync|vga_VS~1_combout ;
wire \inst2|hvsync|vga_VS~q ;
wire \inst2|hvsync|vga_HS~0_combout ;
wire \inst2|hvsync|vga_HS~1_combout ;
wire \inst2|hvsync|vga_HS~2_combout ;
wire \inst2|hvsync|vga_HS~q ;
wire \m4_dotclk~input_o ;
wire \m4_dotclk~inputclkctrl_outclk ;
wire \m4_video~input_o ;
wire \inst5|ledsreg[0]~0_combout ;
wire \inst5|Add5~0_combout ;
wire \inst5|Add5~1 ;
wire \inst5|Add5~2_combout ;
wire \inst5|Add5~3 ;
wire \inst5|Add5~4_combout ;
wire \inst5|Add5~5 ;
wire \inst5|Add5~6_combout ;
wire \inst5|Add5~7 ;
wire \inst5|Add5~8_combout ;
wire \inst5|Add5~9 ;
wire \inst5|Add5~10_combout ;
wire \inst5|Add5~11 ;
wire \inst5|Add5~12_combout ;
wire \inst5|Add5~13 ;
wire \inst5|Add5~14_combout ;
wire \inst5|Add5~15 ;
wire \inst5|Add5~16_combout ;
wire \inst5|Add5~17 ;
wire \inst5|Add5~18_combout ;
wire \inst5|Add5~19 ;
wire \inst5|Add5~20_combout ;
wire \inst5|Add5~21 ;
wire \inst5|Add5~22_combout ;
wire \inst5|Add5~23 ;
wire \inst5|Add5~24_combout ;
wire \inst5|Add5~25 ;
wire \inst5|Add5~26_combout ;
wire \inst5|Add5~27 ;
wire \inst5|Add5~28_combout ;
wire \inst5|Add5~29 ;
wire \inst5|Add5~30_combout ;
wire \inst5|Add5~31 ;
wire \inst5|Add5~32_combout ;
wire \inst5|Add5~33 ;
wire \inst5|Add5~34_combout ;
wire \inst5|Add5~35 ;
wire \inst5|Add5~36_combout ;
wire \inst5|Add5~37 ;
wire \inst5|Add5~38_combout ;
wire \inst5|leds3~feeder_combout ;
wire \inst5|leds3~q ;
wire \m4_hsync~input_o ;
wire \inst5|nextline_r[0]~189_combout ;
wire \inst5|nextline_r[1]~63_combout ;
wire \inst5|nextline_r[1]~64 ;
wire \inst5|nextline_r[2]~65_combout ;
wire \inst5|nextline_r[2]~66 ;
wire \inst5|nextline_r[3]~67_combout ;
wire \inst5|nextline_r[3]~68 ;
wire \inst5|nextline_r[4]~69_combout ;
wire \inst5|nextline_r[4]~70 ;
wire \inst5|nextline_r[5]~71_combout ;
wire \inst5|nextline_r[5]~72 ;
wire \inst5|nextline_r[6]~73_combout ;
wire \inst5|nextline_r[6]~74 ;
wire \inst5|nextline_r[7]~75_combout ;
wire \inst5|nextline_r[7]~76 ;
wire \inst5|nextline_r[8]~77_combout ;
wire \inst5|nextline_r[8]~78 ;
wire \inst5|nextline_r[9]~79_combout ;
wire \inst5|nextline_r[9]~80 ;
wire \inst5|nextline_r[10]~81_combout ;
wire \inst5|nextline_r[10]~82 ;
wire \inst5|nextline_r[11]~83_combout ;
wire \inst5|nextline_r[11]~84 ;
wire \inst5|nextline_r[12]~85_combout ;
wire \inst5|nextline_r[12]~86 ;
wire \inst5|nextline_r[13]~87_combout ;
wire \inst5|nextline_r[13]~88 ;
wire \inst5|nextline_r[14]~89_combout ;
wire \inst5|nextline_r[14]~90 ;
wire \inst5|nextline_r[15]~91_combout ;
wire \inst5|nextline_r[15]~92 ;
wire \inst5|nextline_r[16]~93_combout ;
wire \inst5|nextline_r[16]~94 ;
wire \inst5|nextline_r[17]~95_combout ;
wire \inst5|nextline_r[17]~96 ;
wire \inst5|nextline_r[18]~97_combout ;
wire \inst5|nextline_r[18]~98 ;
wire \inst5|nextline_r[19]~99_combout ;
wire \inst5|nextline_r[19]~100 ;
wire \inst5|nextline_r[20]~101_combout ;
wire \inst5|nextline_r[20]~102 ;
wire \inst5|nextline_r[21]~103_combout ;
wire \inst5|nextline_r[21]~104 ;
wire \inst5|nextline_r[22]~105_combout ;
wire \inst5|nextline_r[22]~106 ;
wire \inst5|nextline_r[23]~107_combout ;
wire \inst5|nextline_r[23]~108 ;
wire \inst5|nextline_r[24]~109_combout ;
wire \inst5|nextline_r[24]~110 ;
wire \inst5|nextline_r[25]~111_combout ;
wire \inst5|nextline_r[25]~112 ;
wire \inst5|nextline_r[26]~113_combout ;
wire \inst5|nextline_r[26]~114 ;
wire \inst5|nextline_r[27]~115_combout ;
wire \inst5|nextline_r[27]~116 ;
wire \inst5|nextline_r[28]~117_combout ;
wire \inst5|nextline_r[28]~118 ;
wire \inst5|nextline_r[29]~119_combout ;
wire \inst5|nextline_r[29]~120 ;
wire \inst5|nextline_r[30]~121_combout ;
wire \inst5|nextline_r[30]~122 ;
wire \inst5|nextline_r[31]~123_combout ;
wire \inst5|nextline_r[31]~124 ;
wire \inst5|nextline_r[32]~125_combout ;
wire \inst5|nextline_r[32]~126 ;
wire \inst5|nextline_r[33]~127_combout ;
wire \inst5|nextline_r[33]~128 ;
wire \inst5|nextline_r[34]~129_combout ;
wire \inst5|nextline_r[34]~130 ;
wire \inst5|nextline_r[35]~131_combout ;
wire \inst5|nextline_r[35]~132 ;
wire \inst5|nextline_r[36]~133_combout ;
wire \inst5|nextline_r[36]~134 ;
wire \inst5|nextline_r[37]~135_combout ;
wire \inst5|nextline_r[37]~136 ;
wire \inst5|nextline_r[38]~137_combout ;
wire \inst5|nextline_r[38]~138 ;
wire \inst5|nextline_r[39]~139_combout ;
wire \inst5|nextline_r[39]~140 ;
wire \inst5|nextline_r[40]~141_combout ;
wire \inst5|nextline_r[40]~142 ;
wire \inst5|nextline_r[41]~143_combout ;
wire \inst5|nextline_r[41]~144 ;
wire \inst5|nextline_r[42]~145_combout ;
wire \inst5|nextline_r[42]~146 ;
wire \inst5|nextline_r[43]~147_combout ;
wire \inst5|nextline_r[43]~148 ;
wire \inst5|nextline_r[44]~149_combout ;
wire \inst5|nextline_r[44]~150 ;
wire \inst5|nextline_r[45]~151_combout ;
wire \inst5|nextline_r[45]~feeder_combout ;
wire \inst5|nextline_r[45]~152 ;
wire \inst5|nextline_r[46]~153_combout ;
wire \inst5|nextline_r[46]~154 ;
wire \inst5|nextline_r[47]~155_combout ;
wire \inst5|nextline_r[47]~156 ;
wire \inst5|nextline_r[48]~157_combout ;
wire \inst5|nextline_r[48]~158 ;
wire \inst5|nextline_r[49]~159_combout ;
wire \inst5|nextline_r[49]~160 ;
wire \inst5|nextline_r[50]~161_combout ;
wire \inst5|nextline_r[50]~162 ;
wire \inst5|nextline_r[51]~163_combout ;
wire \inst5|nextline_r[51]~164 ;
wire \inst5|nextline_r[52]~165_combout ;
wire \inst5|nextline_r[52]~166 ;
wire \inst5|nextline_r[53]~167_combout ;
wire \inst5|nextline_r[53]~168 ;
wire \inst5|nextline_r[54]~169_combout ;
wire \inst5|nextline_r[54]~170 ;
wire \inst5|nextline_r[55]~171_combout ;
wire \inst5|nextline_r[55]~172 ;
wire \inst5|nextline_r[56]~173_combout ;
wire \inst5|nextline_r[56]~174 ;
wire \inst5|nextline_r[57]~175_combout ;
wire \inst5|nextline_r[57]~176 ;
wire \inst5|nextline_r[58]~177_combout ;
wire \inst5|nextline_r[58]~178 ;
wire \inst5|nextline_r[59]~179_combout ;
wire \inst5|nextline_r2[58]~feeder_combout ;
wire \m4_vsync~input_o ;
wire \inst5|vsync_r2~feeder_combout ;
wire \inst5|vsync_r2~q ;
wire \inst5|vsync_r~feeder_combout ;
wire \inst5|vsync_r~q ;
wire \inst5|nextline_r2[8]~feeder_combout ;
wire \inst5|oldlinectr[8]~feeder_combout ;
wire \inst5|Equal0~5_combout ;
wire \inst5|nextline_r2[10]~feeder_combout ;
wire \inst5|nextline_r2[11]~feeder_combout ;
wire \inst5|Equal0~6_combout ;
wire \inst5|nextline_r2[13]~feeder_combout ;
wire \inst5|oldlinectr[13]~feeder_combout ;
wire \inst5|Equal0~7_combout ;
wire \inst5|nextline_r2[14]~feeder_combout ;
wire \inst5|oldlinectr[15]~feeder_combout ;
wire \inst5|Equal0~8_combout ;
wire \inst5|Equal0~9_combout ;
wire \inst5|nextline_r2[0]~feeder_combout ;
wire \inst5|nextline_r2[1]~feeder_combout ;
wire \inst5|oldlinectr[0]~feeder_combout ;
wire \inst5|Equal0~0_combout ;
wire \inst5|nextline_r2[3]~feeder_combout ;
wire \inst5|nextline_r2[2]~feeder_combout ;
wire \inst5|oldlinectr[2]~feeder_combout ;
wire \inst5|Equal0~1_combout ;
wire \inst5|nextline_r2[4]~feeder_combout ;
wire \inst5|nextline_r2[5]~feeder_combout ;
wire \inst5|oldlinectr[4]~feeder_combout ;
wire \inst5|Equal0~2_combout ;
wire \inst5|nextline_r2[6]~feeder_combout ;
wire \inst5|nextline_r2[7]~feeder_combout ;
wire \inst5|Equal0~3_combout ;
wire \inst5|Equal0~4_combout ;
wire \inst5|oldlinectr[19]~feeder_combout ;
wire \inst5|Equal0~11_combout ;
wire \inst5|nextline_r2[17]~feeder_combout ;
wire \inst5|oldlinectr[16]~feeder_combout ;
wire \inst5|Equal0~10_combout ;
wire \inst5|nextline_r2[23]~feeder_combout ;
wire \inst5|nextline_r2[22]~feeder_combout ;
wire \inst5|oldlinectr[23]~feeder_combout ;
wire \inst5|Equal0~13_combout ;
wire \inst5|nextline_r2[20]~feeder_combout ;
wire \inst5|nextline_r2[21]~feeder_combout ;
wire \inst5|oldlinectr[21]~feeder_combout ;
wire \inst5|Equal0~12_combout ;
wire \inst5|Equal0~14_combout ;
wire \inst5|nextline_r2[26]~feeder_combout ;
wire \inst5|nextline_r2[27]~feeder_combout ;
wire \inst5|Equal0~16_combout ;
wire \inst5|nextline_r2[24]~feeder_combout ;
wire \inst5|nextline_r2[25]~feeder_combout ;
wire \inst5|oldlinectr[25]~feeder_combout ;
wire \inst5|Equal0~15_combout ;
wire \inst5|nextline_r2[28]~feeder_combout ;
wire \inst5|Equal0~17_combout ;
wire \inst5|oldlinectr[31]~feeder_combout ;
wire \inst5|Equal0~18_combout ;
wire \inst5|Equal0~19_combout ;
wire \inst5|Equal0~20_combout ;
wire \inst5|oldlinectr[63]~0_combout ;
wire \inst5|oldlinectr[59]~feeder_combout ;
wire \inst5|Equal0~37_combout ;
wire \inst5|nextline_r2[57]~feeder_combout ;
wire \inst5|oldlinectr[57]~feeder_combout ;
wire \inst5|Equal0~36_combout ;
wire \inst5|nextline_r[59]~180 ;
wire \inst5|nextline_r[60]~181_combout ;
wire \inst5|nextline_r2[60]~feeder_combout ;
wire \inst5|nextline_r[60]~182 ;
wire \inst5|nextline_r[61]~183_combout ;
wire \inst5|nextline_r2[61]~feeder_combout ;
wire \inst5|oldlinectr[61]~feeder_combout ;
wire \inst5|Equal0~38_combout ;
wire \inst5|nextline_r[61]~184 ;
wire \inst5|nextline_r[62]~185_combout ;
wire \inst5|nextline_r[62]~186 ;
wire \inst5|nextline_r[63]~187_combout ;
wire \inst5|oldlinectr[63]~feeder_combout ;
wire \inst5|Equal0~39_combout ;
wire \inst5|Equal0~40_combout ;
wire \inst5|nextline_r2[45]~feeder_combout ;
wire \inst5|Equal0~28_combout ;
wire \inst5|nextline_r2[47]~feeder_combout ;
wire \inst5|nextline_r2[46]~feeder_combout ;
wire \inst5|oldlinectr[47]~feeder_combout ;
wire \inst5|Equal0~29_combout ;
wire \inst5|nextline_r2[40]~feeder_combout ;
wire \inst5|oldlinectr[41]~feeder_combout ;
wire \inst5|Equal0~26_combout ;
wire \inst5|nextline_r2[43]~feeder_combout ;
wire \inst5|oldlinectr[43]~feeder_combout ;
wire \inst5|Equal0~27_combout ;
wire \inst5|Equal0~30_combout ;
wire \inst5|nextline_r2[39]~feeder_combout ;
wire \inst5|oldlinectr[39]~feeder_combout ;
wire \inst5|Equal0~24_combout ;
wire \inst5|nextline_r2[32]~feeder_combout ;
wire \inst5|oldlinectr[33]~feeder_combout ;
wire \inst5|Equal0~21_combout ;
wire \inst5|nextline_r2[35]~feeder_combout ;
wire \inst5|oldlinectr[35]~feeder_combout ;
wire \inst5|Equal0~22_combout ;
wire \inst5|nextline_r2[36]~feeder_combout ;
wire \inst5|Equal0~23_combout ;
wire \inst5|Equal0~25_combout ;
wire \inst5|nextline_r2[51]~feeder_combout ;
wire \inst5|Equal0~32_combout ;
wire \inst5|nextline_r2[49]~feeder_combout ;
wire \inst5|nextline_r2[48]~feeder_combout ;
wire \inst5|Equal0~31_combout ;
wire \inst5|nextline_r2[52]~feeder_combout ;
wire \inst5|nextline_r2[53]~feeder_combout ;
wire \inst5|oldlinectr[53]~feeder_combout ;
wire \inst5|Equal0~33_combout ;
wire \inst5|oldlinectr[55]~feeder_combout ;
wire \inst5|Equal0~34_combout ;
wire \inst5|Equal0~35_combout ;
wire \inst5|Equal0~41_combout ;
wire \inst5|dot_r2~0_combout ;
wire \inst5|dot_r2~q ;
wire \inst5|pixel_state~q ;
wire \inst5|INCounterX[0]~10_combout ;
wire \inst5|dot_r2~1_combout ;
wire \inst5|waddr[0]~feeder_combout ;
wire \inst5|waddr[0]~11_combout ;
wire \inst5|INCounterX[0]~11 ;
wire \inst5|INCounterX[1]~12_combout ;
wire \inst5|waddr[1]~feeder_combout ;
wire \inst5|INCounterX[1]~13 ;
wire \inst5|INCounterX[2]~14_combout ;
wire \inst5|waddr[2]~feeder_combout ;
wire \inst5|INCounterX[2]~15 ;
wire \inst5|INCounterX[3]~16_combout ;
wire \inst5|waddr[3]~feeder_combout ;
wire \inst2|Add0~1 ;
wire \inst2|Add0~3 ;
wire \inst2|Add0~5 ;
wire \inst2|Add0~7 ;
wire \inst2|Add0~8_combout ;
wire \inst2|Add0~6_combout ;
wire \inst2|Add0~4_combout ;
wire \inst2|Add0~2_combout ;
wire \inst2|Add0~0_combout ;
wire \inst2|raddr[7]~12 ;
wire \inst2|raddr[8]~14 ;
wire \inst2|raddr[9]~16 ;
wire \inst2|raddr[10]~18 ;
wire \inst2|raddr[11]~20 ;
wire \inst2|raddr[12]~22 ;
wire \inst2|raddr[13]~23_combout ;
wire \inst2|hvsync|inDisplayArea~0_combout ;
wire \inst2|hvsync|inDisplayArea~1_combout ;
wire \inst2|hvsync|inDisplayArea~q ;
wire \inst1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \inst5|INCounterY[0]~10_combout ;
wire \inst5|INCounterY[0]~20_combout ;
wire \inst5|INCounterY[0]~11 ;
wire \inst5|INCounterY[1]~12_combout ;
wire \inst5|INCounterY[1]~13 ;
wire \inst5|INCounterY[2]~14_combout ;
wire \inst5|INCounterY[2]~15 ;
wire \inst5|INCounterY[3]~16_combout ;
wire \inst5|INCounterY[3]~17 ;
wire \inst5|INCounterY[4]~18_combout ;
wire \inst5|INCounterY[4]~19 ;
wire \inst5|INCounterY[5]~21_combout ;
wire \inst5|INCounterY[5]~22 ;
wire \inst5|INCounterY[6]~23_combout ;
wire \inst5|INCounterY[6]~24 ;
wire \inst5|INCounterY[7]~25_combout ;
wire \inst5|Add2~1 ;
wire \inst5|Add2~3 ;
wire \inst5|Add2~5 ;
wire \inst5|Add2~7 ;
wire \inst5|Add2~9 ;
wire \inst5|Add2~10_combout ;
wire \inst5|Add2~8_combout ;
wire \inst5|Add2~6_combout ;
wire \inst5|Add2~4_combout ;
wire \inst5|Add2~2_combout ;
wire \inst5|Add2~0_combout ;
wire \inst5|INCounterX[3]~17 ;
wire \inst5|INCounterX[4]~18_combout ;
wire \inst5|INCounterX[4]~19 ;
wire \inst5|INCounterX[5]~20_combout ;
wire \inst5|INCounterX[5]~21 ;
wire \inst5|INCounterX[6]~22_combout ;
wire \inst5|INCounterX[6]~23 ;
wire \inst5|INCounterX[7]~24_combout ;
wire \inst5|INCounterX[7]~25 ;
wire \inst5|INCounterX[8]~26_combout ;
wire \inst5|INCounterX[8]~27 ;
wire \inst5|INCounterX[9]~28_combout ;
wire \inst5|waddr[7]~13 ;
wire \inst5|waddr[8]~15 ;
wire \inst5|waddr[9]~17 ;
wire \inst5|waddr[10]~19 ;
wire \inst5|waddr[11]~21 ;
wire \inst5|waddr[12]~23 ;
wire \inst5|waddr[13]~25 ;
wire \inst5|waddr[14]~26_combout ;
wire \inst5|INCounterY[7]~26 ;
wire \inst5|INCounterY[8]~27_combout ;
wire \inst5|INCounterY[8]~28 ;
wire \inst5|INCounterY[9]~29_combout ;
wire \inst5|Add2~11 ;
wire \inst5|Add2~13 ;
wire \inst5|Add2~15 ;
wire \inst5|Add2~16_combout ;
wire \inst5|Add2~14_combout ;
wire \inst5|Add2~12_combout ;
wire \inst5|waddr[14]~27 ;
wire \inst5|waddr[15]~29 ;
wire \inst5|waddr[16]~31 ;
wire \inst5|waddr[17]~32_combout ;
wire \inst5|waddr[13]~24_combout ;
wire \inst5|waddr[15]~28_combout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~4_combout ;
wire \inst5|waddr[16]~30_combout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode492w[3]~0_combout ;
wire \inst2|Add0~9 ;
wire \inst2|Add0~10_combout ;
wire \inst2|raddr[13]~24 ;
wire \inst2|raddr[14]~25_combout ;
wire \inst2|Add0~11 ;
wire \inst2|Add0~13 ;
wire \inst2|Add0~15 ;
wire \inst2|Add0~16_combout ;
wire \inst2|Add0~14_combout ;
wire \inst2|Add0~12_combout ;
wire \inst2|raddr[14]~26 ;
wire \inst2|raddr[15]~28 ;
wire \inst2|raddr[16]~30 ;
wire \inst2|raddr[17]~31_combout ;
wire \inst2|raddr[15]~27_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3]~4_combout ;
wire \inst2|raddr[16]~29_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w[3]~0_combout ;
wire \inst5|pixel_state~_wirecell_combout ;
wire \inst5|waddr[4]~feeder_combout ;
wire \inst5|waddr[5]~feeder_combout ;
wire \inst5|waddr[6]~feeder_combout ;
wire \inst5|waddr[7]~12_combout ;
wire \inst5|waddr[7]~feeder_combout ;
wire \inst5|waddr[8]~14_combout ;
wire \inst5|waddr[9]~16_combout ;
wire \inst5|waddr[10]~18_combout ;
wire \inst5|waddr[11]~20_combout ;
wire \inst5|waddr[12]~22_combout ;
wire \inst2|raddr[2]~feeder_combout ;
wire \inst2|raddr[4]~feeder_combout ;
wire \inst2|raddr[6]~feeder_combout ;
wire \inst2|raddr[7]~11_combout ;
wire \inst2|raddr[8]~13_combout ;
wire \inst2|raddr[9]~15_combout ;
wire \inst2|raddr[10]~17_combout ;
wire \inst2|raddr[11]~19_combout ;
wire \inst2|raddr[12]~21_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4_combout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode481w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode862w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode502w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout ;
wire \inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder_combout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode309w[3]~4_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode688w[3]~4_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode329w[3]~4_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode708w[3]~4_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode319w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode698w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~7_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~8_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~6_combout ;
wire \inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ;
wire \inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~5_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~3_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~2_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~4_combout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode359w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode738w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~1_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~1_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~0_combout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode349w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode369w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode748w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~1_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout ;
wire \inst2|always0~0_combout ;
wire \inst2|always0~1_combout ;
wire \inst2|vg~6_combout ;
wire \inst2|vg~3_combout ;
wire \inst2|vg~4_combout ;
wire \inst2|vg~5_combout ;
wire \inst2|vg~1_combout ;
wire \inst2|vg~0_combout ;
wire \inst2|vg~2_combout ;
wire \inst2|vg~7_combout ;
wire \inst2|vg~8_combout ;
wire \inst2|vg[1]~feeder_combout ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode411w ;
wire [9:0] \inst5|INCounterX ;
wire [4:0] \inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \inst2|hvsync|HCounterY ;
wire [4:0] \inst1|altsyncram_component|auto_generated|out_address_reg_b ;
wire [17:0] \inst5|waddr ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode441w ;
wire [17:0] \inst2|raddr ;
wire [63:0] \inst5|nextline_r ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode421w ;
wire [9:0] \inst5|INCounterY ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode451w ;
wire [63:0] \inst5|nextline_r2 ;
wire [1:0] \inst2|vg ;
wire [9:0] \inst2|hvsync|HCounterX ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode431w ;
wire [23:0] \inst5|ledsreg ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode461w ;
wire [63:0] \inst5|oldlinectr ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w ;
wire [4:0] \inst1|altsyncram_component|auto_generated|address_reg_b ;
wire [2:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode381w ;
wire [2:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode831w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode821w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode811w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode292w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode671w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode401w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode781w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode390w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w ;

wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [4:0] \inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \inst|altpll_component|auto_generated|wire_pll1_clk [0] = \inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [1] = \inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [2] = \inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [3] = \inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [4] = \inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \vga_vsync~output (
	.i(!\inst2|hvsync|vga_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vsync),
	.obar());
// synopsys translate_off
defparam \vga_vsync~output .bus_hold = "false";
defparam \vga_vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \vga_hsync~output (
	.i(!\inst2|hvsync|vga_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hsync),
	.obar());
// synopsys translate_off
defparam \vga_hsync~output .bus_hold = "false";
defparam \vga_hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \LEDS0~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS0),
	.obar());
// synopsys translate_off
defparam \LEDS0~output .bus_hold = "false";
defparam \LEDS0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \LEDS1~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS1),
	.obar());
// synopsys translate_off
defparam \LEDS1~output .bus_hold = "false";
defparam \LEDS1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \LEDS2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS2),
	.obar());
// synopsys translate_off
defparam \LEDS2~output .bus_hold = "false";
defparam \LEDS2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \LEDS3~output (
	.i(\inst5|leds3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS3),
	.obar());
// synopsys translate_off
defparam \LEDS3~output .bus_hold = "false";
defparam \LEDS3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \PIXSTATE_PIN59~output (
	.i(!\inst5|pixel_state~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PIXSTATE_PIN59),
	.obar());
// synopsys translate_off
defparam \PIXSTATE_PIN59~output .bus_hold = "false";
defparam \PIXSTATE_PIN59~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \DOTCLKP2_PIN64~output (
	.i(\m4_dotclk~inputclkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOTCLKP2_PIN64),
	.obar());
// synopsys translate_off
defparam \DOTCLKP2_PIN64~output .bus_hold = "false";
defparam \DOTCLKP2_PIN64~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \WADDR0_PIN66~output (
	.i(\inst5|waddr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WADDR0_PIN66),
	.obar());
// synopsys translate_off
defparam \WADDR0_PIN66~output .bus_hold = "false";
defparam \WADDR0_PIN66~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \WADDR1_PIN68~output (
	.i(\inst5|waddr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WADDR1_PIN68),
	.obar());
// synopsys translate_off
defparam \WADDR1_PIN68~output .bus_hold = "false";
defparam \WADDR1_PIN68~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \WADDR2_PIN70~output (
	.i(\inst5|waddr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WADDR2_PIN70),
	.obar());
// synopsys translate_off
defparam \WADDR2_PIN70~output .bus_hold = "false";
defparam \WADDR2_PIN70~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \WADDR3_PIN72~output (
	.i(\inst5|waddr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WADDR3_PIN72),
	.obar());
// synopsys translate_off
defparam \WADDR3_PIN72~output .bus_hold = "false";
defparam \WADDR3_PIN72~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \FB_DATAOUT_PIN74~output (
	.i(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FB_DATAOUT_PIN74),
	.obar());
// synopsys translate_off
defparam \FB_DATAOUT_PIN74~output .bus_hold = "false";
defparam \FB_DATAOUT_PIN74~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \VGA_CLKOUT_PIN76~output (
	.i(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLKOUT_PIN76),
	.obar());
// synopsys translate_off
defparam \VGA_CLKOUT_PIN76~output .bus_hold = "false";
defparam \VGA_CLKOUT_PIN76~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \vb[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vb[1]),
	.obar());
// synopsys translate_off
defparam \vb[1]~output .bus_hold = "false";
defparam \vb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \vb[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vb[0]),
	.obar());
// synopsys translate_off
defparam \vb[0]~output .bus_hold = "false";
defparam \vb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \vg[1]~output (
	.i(\inst2|vg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vg[1]),
	.obar());
// synopsys translate_off
defparam \vg[1]~output .bus_hold = "false";
defparam \vg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \vg[0]~output (
	.i(\inst2|vg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vg[0]),
	.obar());
// synopsys translate_off
defparam \vg[0]~output .bus_hold = "false";
defparam \vg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \vr[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vr[1]),
	.obar());
// synopsys translate_off
defparam \vr[1]~output .bus_hold = "false";
defparam \vr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \vr[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vr[0]),
	.obar());
// synopsys translate_off
defparam \vr[0]~output .bus_hold = "false";
defparam \vr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \external_clock~input (
	.i(external_clock),
	.ibar(gnd),
	.o(\external_clock~input_o ));
// synopsys translate_off
defparam \external_clock~input .bus_hold = "false";
defparam \external_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\external_clock~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst|altpll_component|auto_generated|pll1 .c0_high = 11;
defparam \inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c0_low = 10;
defparam \inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 147;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 74;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \inst|altpll_component|auto_generated|pll1 .m = 74;
defparam \inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .n = 7;
defparam \inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 236;
defparam \inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \inst2|hvsync|Add1~0 (
// Equation(s):
// \inst2|hvsync|Add1~0_combout  = \inst2|hvsync|HCounterY [0] $ (VCC)
// \inst2|hvsync|Add1~1  = CARRY(\inst2|hvsync|HCounterY [0])

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|hvsync|Add1~0_combout ),
	.cout(\inst2|hvsync|Add1~1 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~0 .lut_mask = 16'h33CC;
defparam \inst2|hvsync|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \inst2|hvsync|Add0~0 (
// Equation(s):
// \inst2|hvsync|Add0~0_combout  = \inst2|hvsync|HCounterX [0] $ (VCC)
// \inst2|hvsync|Add0~1  = CARRY(\inst2|hvsync|HCounterX [0])

	.dataa(\inst2|hvsync|HCounterX [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|hvsync|Add0~0_combout ),
	.cout(\inst2|hvsync|Add0~1 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~0 .lut_mask = 16'h55AA;
defparam \inst2|hvsync|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \inst2|hvsync|HCounterX~2 (
// Equation(s):
// \inst2|hvsync|HCounterX~2_combout  = (\inst2|hvsync|Add0~0_combout  & !\inst2|hvsync|Equal0~2_combout )

	.dataa(\inst2|hvsync|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|hvsync|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterX~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterX~2 .lut_mask = 16'h00AA;
defparam \inst2|hvsync|HCounterX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \inst2|hvsync|HCounterX[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[0] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \inst2|hvsync|Add0~2 (
// Equation(s):
// \inst2|hvsync|Add0~2_combout  = (\inst2|hvsync|HCounterX [1] & (!\inst2|hvsync|Add0~1 )) # (!\inst2|hvsync|HCounterX [1] & ((\inst2|hvsync|Add0~1 ) # (GND)))
// \inst2|hvsync|Add0~3  = CARRY((!\inst2|hvsync|Add0~1 ) # (!\inst2|hvsync|HCounterX [1]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~1 ),
	.combout(\inst2|hvsync|Add0~2_combout ),
	.cout(\inst2|hvsync|Add0~3 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst2|hvsync|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \inst2|hvsync|HCounterX[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[1] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \inst2|hvsync|Add0~4 (
// Equation(s):
// \inst2|hvsync|Add0~4_combout  = (\inst2|hvsync|HCounterX [2] & (\inst2|hvsync|Add0~3  $ (GND))) # (!\inst2|hvsync|HCounterX [2] & (!\inst2|hvsync|Add0~3  & VCC))
// \inst2|hvsync|Add0~5  = CARRY((\inst2|hvsync|HCounterX [2] & !\inst2|hvsync|Add0~3 ))

	.dataa(\inst2|hvsync|HCounterX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~3 ),
	.combout(\inst2|hvsync|Add0~4_combout ),
	.cout(\inst2|hvsync|Add0~5 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~4 .lut_mask = 16'hA50A;
defparam \inst2|hvsync|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \inst2|hvsync|HCounterX[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[2] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \inst2|hvsync|Add0~6 (
// Equation(s):
// \inst2|hvsync|Add0~6_combout  = (\inst2|hvsync|HCounterX [3] & (!\inst2|hvsync|Add0~5 )) # (!\inst2|hvsync|HCounterX [3] & ((\inst2|hvsync|Add0~5 ) # (GND)))
// \inst2|hvsync|Add0~7  = CARRY((!\inst2|hvsync|Add0~5 ) # (!\inst2|hvsync|HCounterX [3]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterX [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~5 ),
	.combout(\inst2|hvsync|Add0~6_combout ),
	.cout(\inst2|hvsync|Add0~7 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst2|hvsync|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \inst2|hvsync|HCounterX[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[3] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \inst2|hvsync|Add0~8 (
// Equation(s):
// \inst2|hvsync|Add0~8_combout  = (\inst2|hvsync|HCounterX [4] & (\inst2|hvsync|Add0~7  $ (GND))) # (!\inst2|hvsync|HCounterX [4] & (!\inst2|hvsync|Add0~7  & VCC))
// \inst2|hvsync|Add0~9  = CARRY((\inst2|hvsync|HCounterX [4] & !\inst2|hvsync|Add0~7 ))

	.dataa(\inst2|hvsync|HCounterX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~7 ),
	.combout(\inst2|hvsync|Add0~8_combout ),
	.cout(\inst2|hvsync|Add0~9 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~8 .lut_mask = 16'hA50A;
defparam \inst2|hvsync|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \inst2|hvsync|HCounterX[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[4] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \inst2|hvsync|Equal0~0 (
// Equation(s):
// \inst2|hvsync|Equal0~0_combout  = (!\inst2|hvsync|HCounterX [2] & (!\inst2|hvsync|HCounterX [3] & (!\inst2|hvsync|HCounterX [1] & !\inst2|hvsync|HCounterX [4])))

	.dataa(\inst2|hvsync|HCounterX [2]),
	.datab(\inst2|hvsync|HCounterX [3]),
	.datac(\inst2|hvsync|HCounterX [1]),
	.datad(\inst2|hvsync|HCounterX [4]),
	.cin(gnd),
	.combout(\inst2|hvsync|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Equal0~0 .lut_mask = 16'h0001;
defparam \inst2|hvsync|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \inst2|hvsync|Add0~10 (
// Equation(s):
// \inst2|hvsync|Add0~10_combout  = (\inst2|hvsync|HCounterX [5] & (!\inst2|hvsync|Add0~9 )) # (!\inst2|hvsync|HCounterX [5] & ((\inst2|hvsync|Add0~9 ) # (GND)))
// \inst2|hvsync|Add0~11  = CARRY((!\inst2|hvsync|Add0~9 ) # (!\inst2|hvsync|HCounterX [5]))

	.dataa(\inst2|hvsync|HCounterX [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~9 ),
	.combout(\inst2|hvsync|Add0~10_combout ),
	.cout(\inst2|hvsync|Add0~11 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst2|hvsync|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \inst2|hvsync|HCounterX~3 (
// Equation(s):
// \inst2|hvsync|HCounterX~3_combout  = (\inst2|hvsync|Add0~10_combout  & !\inst2|hvsync|Equal0~2_combout )

	.dataa(\inst2|hvsync|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|hvsync|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterX~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterX~3 .lut_mask = 16'h00AA;
defparam \inst2|hvsync|HCounterX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \inst2|hvsync|HCounterX[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[5] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \inst2|hvsync|Add0~12 (
// Equation(s):
// \inst2|hvsync|Add0~12_combout  = (\inst2|hvsync|HCounterX [6] & (\inst2|hvsync|Add0~11  $ (GND))) # (!\inst2|hvsync|HCounterX [6] & (!\inst2|hvsync|Add0~11  & VCC))
// \inst2|hvsync|Add0~13  = CARRY((\inst2|hvsync|HCounterX [6] & !\inst2|hvsync|Add0~11 ))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~11 ),
	.combout(\inst2|hvsync|Add0~12_combout ),
	.cout(\inst2|hvsync|Add0~13 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~12 .lut_mask = 16'hC30C;
defparam \inst2|hvsync|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \inst2|hvsync|HCounterX[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[6] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \inst2|hvsync|Add0~14 (
// Equation(s):
// \inst2|hvsync|Add0~14_combout  = (\inst2|hvsync|HCounterX [7] & (!\inst2|hvsync|Add0~13 )) # (!\inst2|hvsync|HCounterX [7] & ((\inst2|hvsync|Add0~13 ) # (GND)))
// \inst2|hvsync|Add0~15  = CARRY((!\inst2|hvsync|Add0~13 ) # (!\inst2|hvsync|HCounterX [7]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~13 ),
	.combout(\inst2|hvsync|Add0~14_combout ),
	.cout(\inst2|hvsync|Add0~15 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst2|hvsync|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \inst2|hvsync|HCounterX[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[7] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \inst2|hvsync|Add0~16 (
// Equation(s):
// \inst2|hvsync|Add0~16_combout  = (\inst2|hvsync|HCounterX [8] & (\inst2|hvsync|Add0~15  $ (GND))) # (!\inst2|hvsync|HCounterX [8] & (!\inst2|hvsync|Add0~15  & VCC))
// \inst2|hvsync|Add0~17  = CARRY((\inst2|hvsync|HCounterX [8] & !\inst2|hvsync|Add0~15 ))

	.dataa(\inst2|hvsync|HCounterX [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~15 ),
	.combout(\inst2|hvsync|Add0~16_combout ),
	.cout(\inst2|hvsync|Add0~17 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~16 .lut_mask = 16'hA50A;
defparam \inst2|hvsync|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \inst2|hvsync|HCounterX~0 (
// Equation(s):
// \inst2|hvsync|HCounterX~0_combout  = (\inst2|hvsync|Add0~16_combout  & !\inst2|hvsync|Equal0~2_combout )

	.dataa(gnd),
	.datab(\inst2|hvsync|Add0~16_combout ),
	.datac(gnd),
	.datad(\inst2|hvsync|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterX~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterX~0 .lut_mask = 16'h00CC;
defparam \inst2|hvsync|HCounterX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \inst2|hvsync|HCounterX[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[8] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \inst2|hvsync|Add0~18 (
// Equation(s):
// \inst2|hvsync|Add0~18_combout  = \inst2|hvsync|HCounterX [9] $ (\inst2|hvsync|Add0~17 )

	.dataa(\inst2|hvsync|HCounterX [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|hvsync|Add0~17 ),
	.combout(\inst2|hvsync|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Add0~18 .lut_mask = 16'h5A5A;
defparam \inst2|hvsync|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \inst2|hvsync|HCounterX~1 (
// Equation(s):
// \inst2|hvsync|HCounterX~1_combout  = (\inst2|hvsync|Add0~18_combout  & !\inst2|hvsync|Equal0~2_combout )

	.dataa(gnd),
	.datab(\inst2|hvsync|Add0~18_combout ),
	.datac(gnd),
	.datad(\inst2|hvsync|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterX~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterX~1 .lut_mask = 16'h00CC;
defparam \inst2|hvsync|HCounterX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \inst2|hvsync|HCounterX[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[9] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \inst2|hvsync|Equal0~1 (
// Equation(s):
// \inst2|hvsync|Equal0~1_combout  = (\inst2|hvsync|HCounterX [8] & (\inst2|hvsync|HCounterX [5] & (!\inst2|hvsync|HCounterX [0] & \inst2|hvsync|HCounterX [9])))

	.dataa(\inst2|hvsync|HCounterX [8]),
	.datab(\inst2|hvsync|HCounterX [5]),
	.datac(\inst2|hvsync|HCounterX [0]),
	.datad(\inst2|hvsync|HCounterX [9]),
	.cin(gnd),
	.combout(\inst2|hvsync|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Equal0~1 .lut_mask = 16'h0800;
defparam \inst2|hvsync|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \inst2|hvsync|Equal0~2 (
// Equation(s):
// \inst2|hvsync|Equal0~2_combout  = (\inst2|hvsync|Equal0~0_combout  & (\inst2|hvsync|Equal0~1_combout  & (!\inst2|hvsync|HCounterX [7] & !\inst2|hvsync|HCounterX [6])))

	.dataa(\inst2|hvsync|Equal0~0_combout ),
	.datab(\inst2|hvsync|Equal0~1_combout ),
	.datac(\inst2|hvsync|HCounterX [7]),
	.datad(\inst2|hvsync|HCounterX [6]),
	.cin(gnd),
	.combout(\inst2|hvsync|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Equal0~2 .lut_mask = 16'h0008;
defparam \inst2|hvsync|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \inst2|hvsync|HCounterY[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[0] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \inst2|hvsync|Add1~2 (
// Equation(s):
// \inst2|hvsync|Add1~2_combout  = (\inst2|hvsync|HCounterY [1] & (!\inst2|hvsync|Add1~1 )) # (!\inst2|hvsync|HCounterY [1] & ((\inst2|hvsync|Add1~1 ) # (GND)))
// \inst2|hvsync|Add1~3  = CARRY((!\inst2|hvsync|Add1~1 ) # (!\inst2|hvsync|HCounterY [1]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~1 ),
	.combout(\inst2|hvsync|Add1~2_combout ),
	.cout(\inst2|hvsync|Add1~3 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst2|hvsync|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \inst2|hvsync|HCounterY~2 (
// Equation(s):
// \inst2|hvsync|HCounterY~2_combout  = (\inst2|hvsync|Add1~2_combout  & (((!\inst2|hvsync|Equal1~2_combout ) # (!\inst2|hvsync|HCounterY [9])) # (!\inst2|hvsync|Equal1~1_combout )))

	.dataa(\inst2|hvsync|Equal1~1_combout ),
	.datab(\inst2|hvsync|HCounterY [9]),
	.datac(\inst2|hvsync|Equal1~2_combout ),
	.datad(\inst2|hvsync|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterY~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterY~2 .lut_mask = 16'h7F00;
defparam \inst2|hvsync|HCounterY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \inst2|hvsync|HCounterY[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterY~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[1] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \inst2|hvsync|Add1~4 (
// Equation(s):
// \inst2|hvsync|Add1~4_combout  = (\inst2|hvsync|HCounterY [2] & (\inst2|hvsync|Add1~3  $ (GND))) # (!\inst2|hvsync|HCounterY [2] & (!\inst2|hvsync|Add1~3  & VCC))
// \inst2|hvsync|Add1~5  = CARRY((\inst2|hvsync|HCounterY [2] & !\inst2|hvsync|Add1~3 ))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~3 ),
	.combout(\inst2|hvsync|Add1~4_combout ),
	.cout(\inst2|hvsync|Add1~5 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~4 .lut_mask = 16'hC30C;
defparam \inst2|hvsync|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \inst2|hvsync|HCounterY~0 (
// Equation(s):
// \inst2|hvsync|HCounterY~0_combout  = (\inst2|hvsync|Add1~4_combout  & (((!\inst2|hvsync|HCounterY [9]) # (!\inst2|hvsync|Equal1~2_combout )) # (!\inst2|hvsync|Equal1~1_combout )))

	.dataa(\inst2|hvsync|Equal1~1_combout ),
	.datab(\inst2|hvsync|Add1~4_combout ),
	.datac(\inst2|hvsync|Equal1~2_combout ),
	.datad(\inst2|hvsync|HCounterY [9]),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterY~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterY~0 .lut_mask = 16'h4CCC;
defparam \inst2|hvsync|HCounterY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \inst2|hvsync|HCounterY[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterY~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[2] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \inst2|hvsync|Add1~6 (
// Equation(s):
// \inst2|hvsync|Add1~6_combout  = (\inst2|hvsync|HCounterY [3] & (!\inst2|hvsync|Add1~5 )) # (!\inst2|hvsync|HCounterY [3] & ((\inst2|hvsync|Add1~5 ) # (GND)))
// \inst2|hvsync|Add1~7  = CARRY((!\inst2|hvsync|Add1~5 ) # (!\inst2|hvsync|HCounterY [3]))

	.dataa(\inst2|hvsync|HCounterY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~5 ),
	.combout(\inst2|hvsync|Add1~6_combout ),
	.cout(\inst2|hvsync|Add1~7 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst2|hvsync|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \inst2|hvsync|Add1~8 (
// Equation(s):
// \inst2|hvsync|Add1~8_combout  = (\inst2|hvsync|HCounterY [4] & (\inst2|hvsync|Add1~7  $ (GND))) # (!\inst2|hvsync|HCounterY [4] & (!\inst2|hvsync|Add1~7  & VCC))
// \inst2|hvsync|Add1~9  = CARRY((\inst2|hvsync|HCounterY [4] & !\inst2|hvsync|Add1~7 ))

	.dataa(\inst2|hvsync|HCounterY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~7 ),
	.combout(\inst2|hvsync|Add1~8_combout ),
	.cout(\inst2|hvsync|Add1~9 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~8 .lut_mask = 16'hA50A;
defparam \inst2|hvsync|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \inst2|hvsync|HCounterY[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[4] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \inst2|hvsync|Add1~10 (
// Equation(s):
// \inst2|hvsync|Add1~10_combout  = (\inst2|hvsync|HCounterY [5] & (!\inst2|hvsync|Add1~9 )) # (!\inst2|hvsync|HCounterY [5] & ((\inst2|hvsync|Add1~9 ) # (GND)))
// \inst2|hvsync|Add1~11  = CARRY((!\inst2|hvsync|Add1~9 ) # (!\inst2|hvsync|HCounterY [5]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~9 ),
	.combout(\inst2|hvsync|Add1~10_combout ),
	.cout(\inst2|hvsync|Add1~11 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~10 .lut_mask = 16'h3C3F;
defparam \inst2|hvsync|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \inst2|hvsync|HCounterY[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[5] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \inst2|hvsync|Add1~12 (
// Equation(s):
// \inst2|hvsync|Add1~12_combout  = (\inst2|hvsync|HCounterY [6] & (\inst2|hvsync|Add1~11  $ (GND))) # (!\inst2|hvsync|HCounterY [6] & (!\inst2|hvsync|Add1~11  & VCC))
// \inst2|hvsync|Add1~13  = CARRY((\inst2|hvsync|HCounterY [6] & !\inst2|hvsync|Add1~11 ))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~11 ),
	.combout(\inst2|hvsync|Add1~12_combout ),
	.cout(\inst2|hvsync|Add1~13 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~12 .lut_mask = 16'hC30C;
defparam \inst2|hvsync|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \inst2|hvsync|HCounterY[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[6] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \inst2|hvsync|Equal1~0 (
// Equation(s):
// \inst2|hvsync|Equal1~0_combout  = (!\inst2|hvsync|HCounterY [1] & (!\inst2|hvsync|HCounterY [5] & (!\inst2|hvsync|HCounterY [4] & !\inst2|hvsync|HCounterY [6])))

	.dataa(\inst2|hvsync|HCounterY [1]),
	.datab(\inst2|hvsync|HCounterY [5]),
	.datac(\inst2|hvsync|HCounterY [4]),
	.datad(\inst2|hvsync|HCounterY [6]),
	.cin(gnd),
	.combout(\inst2|hvsync|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Equal1~0 .lut_mask = 16'h0001;
defparam \inst2|hvsync|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \inst2|hvsync|Add1~14 (
// Equation(s):
// \inst2|hvsync|Add1~14_combout  = (\inst2|hvsync|HCounterY [7] & (!\inst2|hvsync|Add1~13 )) # (!\inst2|hvsync|HCounterY [7] & ((\inst2|hvsync|Add1~13 ) # (GND)))
// \inst2|hvsync|Add1~15  = CARRY((!\inst2|hvsync|Add1~13 ) # (!\inst2|hvsync|HCounterY [7]))

	.dataa(\inst2|hvsync|HCounterY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~13 ),
	.combout(\inst2|hvsync|Add1~14_combout ),
	.cout(\inst2|hvsync|Add1~15 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~14 .lut_mask = 16'h5A5F;
defparam \inst2|hvsync|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \inst2|hvsync|HCounterY[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[7] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \inst2|hvsync|Add1~16 (
// Equation(s):
// \inst2|hvsync|Add1~16_combout  = (\inst2|hvsync|HCounterY [8] & (\inst2|hvsync|Add1~15  $ (GND))) # (!\inst2|hvsync|HCounterY [8] & (!\inst2|hvsync|Add1~15  & VCC))
// \inst2|hvsync|Add1~17  = CARRY((\inst2|hvsync|HCounterY [8] & !\inst2|hvsync|Add1~15 ))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~15 ),
	.combout(\inst2|hvsync|Add1~16_combout ),
	.cout(\inst2|hvsync|Add1~17 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~16 .lut_mask = 16'hC30C;
defparam \inst2|hvsync|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \inst2|hvsync|HCounterY[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[8] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \inst2|hvsync|Equal1~1 (
// Equation(s):
// \inst2|hvsync|Equal1~1_combout  = (\inst2|hvsync|Equal1~0_combout  & (!\inst2|hvsync|HCounterY [8] & !\inst2|hvsync|HCounterY [7]))

	.dataa(\inst2|hvsync|Equal1~0_combout ),
	.datab(\inst2|hvsync|HCounterY [8]),
	.datac(gnd),
	.datad(\inst2|hvsync|HCounterY [7]),
	.cin(gnd),
	.combout(\inst2|hvsync|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Equal1~1 .lut_mask = 16'h0022;
defparam \inst2|hvsync|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \inst2|hvsync|HCounterY~1 (
// Equation(s):
// \inst2|hvsync|HCounterY~1_combout  = (\inst2|hvsync|Add1~6_combout  & (((!\inst2|hvsync|HCounterY [9]) # (!\inst2|hvsync|Equal1~2_combout )) # (!\inst2|hvsync|Equal1~1_combout )))

	.dataa(\inst2|hvsync|Equal1~1_combout ),
	.datab(\inst2|hvsync|Add1~6_combout ),
	.datac(\inst2|hvsync|Equal1~2_combout ),
	.datad(\inst2|hvsync|HCounterY [9]),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterY~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterY~1 .lut_mask = 16'h4CCC;
defparam \inst2|hvsync|HCounterY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \inst2|hvsync|HCounterY[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterY~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[3] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \inst2|hvsync|Equal1~2 (
// Equation(s):
// \inst2|hvsync|Equal1~2_combout  = (\inst2|hvsync|HCounterY [3] & (\inst2|hvsync|HCounterY [0] & \inst2|hvsync|HCounterY [2]))

	.dataa(\inst2|hvsync|HCounterY [3]),
	.datab(gnd),
	.datac(\inst2|hvsync|HCounterY [0]),
	.datad(\inst2|hvsync|HCounterY [2]),
	.cin(gnd),
	.combout(\inst2|hvsync|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Equal1~2 .lut_mask = 16'hA000;
defparam \inst2|hvsync|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \inst2|hvsync|Add1~18 (
// Equation(s):
// \inst2|hvsync|Add1~18_combout  = \inst2|hvsync|Add1~17  $ (\inst2|hvsync|HCounterY [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|hvsync|HCounterY [9]),
	.cin(\inst2|hvsync|Add1~17 ),
	.combout(\inst2|hvsync|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Add1~18 .lut_mask = 16'h0FF0;
defparam \inst2|hvsync|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \inst2|hvsync|HCounterY~3 (
// Equation(s):
// \inst2|hvsync|HCounterY~3_combout  = (\inst2|hvsync|Add1~18_combout  & (((!\inst2|hvsync|Equal1~1_combout ) # (!\inst2|hvsync|HCounterY [9])) # (!\inst2|hvsync|Equal1~2_combout )))

	.dataa(\inst2|hvsync|Equal1~2_combout ),
	.datab(\inst2|hvsync|Add1~18_combout ),
	.datac(\inst2|hvsync|HCounterY [9]),
	.datad(\inst2|hvsync|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterY~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterY~3 .lut_mask = 16'h4CCC;
defparam \inst2|hvsync|HCounterY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \inst2|hvsync|HCounterY[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterY~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[9] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \inst2|hvsync|LessThan5~0 (
// Equation(s):
// \inst2|hvsync|LessThan5~0_combout  = (\inst2|hvsync|HCounterY [5] & (\inst2|hvsync|HCounterY [8] & (\inst2|hvsync|HCounterY [6] & \inst2|hvsync|HCounterY [7])))

	.dataa(\inst2|hvsync|HCounterY [5]),
	.datab(\inst2|hvsync|HCounterY [8]),
	.datac(\inst2|hvsync|HCounterY [6]),
	.datad(\inst2|hvsync|HCounterY [7]),
	.cin(gnd),
	.combout(\inst2|hvsync|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|LessThan5~0 .lut_mask = 16'h8000;
defparam \inst2|hvsync|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \inst2|hvsync|vga_VS~0 (
// Equation(s):
// \inst2|hvsync|vga_VS~0_combout  = (((\inst2|hvsync|HCounterY [2]) # (!\inst2|hvsync|HCounterY [3])) # (!\inst2|hvsync|HCounterY [1])) # (!\inst2|hvsync|HCounterY [0])

	.dataa(\inst2|hvsync|HCounterY [0]),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(\inst2|hvsync|HCounterY [2]),
	.datad(\inst2|hvsync|HCounterY [3]),
	.cin(gnd),
	.combout(\inst2|hvsync|vga_VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|vga_VS~0 .lut_mask = 16'hF7FF;
defparam \inst2|hvsync|vga_VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \inst2|hvsync|vga_VS~1 (
// Equation(s):
// \inst2|hvsync|vga_VS~1_combout  = (!\inst2|hvsync|HCounterY [9] & (\inst2|hvsync|LessThan5~0_combout  & (!\inst2|hvsync|vga_VS~0_combout  & !\inst2|hvsync|HCounterY [4])))

	.dataa(\inst2|hvsync|HCounterY [9]),
	.datab(\inst2|hvsync|LessThan5~0_combout ),
	.datac(\inst2|hvsync|vga_VS~0_combout ),
	.datad(\inst2|hvsync|HCounterY [4]),
	.cin(gnd),
	.combout(\inst2|hvsync|vga_VS~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|vga_VS~1 .lut_mask = 16'h0004;
defparam \inst2|hvsync|vga_VS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \inst2|hvsync|vga_VS (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|vga_VS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|vga_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|vga_VS .is_wysiwyg = "true";
defparam \inst2|hvsync|vga_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \inst2|hvsync|vga_HS~0 (
// Equation(s):
// \inst2|hvsync|vga_HS~0_combout  = (!\inst2|hvsync|HCounterX [2] & (!\inst2|hvsync|HCounterX [3] & (!\inst2|hvsync|HCounterX [1] & !\inst2|hvsync|HCounterX [0])))

	.dataa(\inst2|hvsync|HCounterX [2]),
	.datab(\inst2|hvsync|HCounterX [3]),
	.datac(\inst2|hvsync|HCounterX [1]),
	.datad(\inst2|hvsync|HCounterX [0]),
	.cin(gnd),
	.combout(\inst2|hvsync|vga_HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|vga_HS~0 .lut_mask = 16'h0001;
defparam \inst2|hvsync|vga_HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \inst2|hvsync|vga_HS~1 (
// Equation(s):
// \inst2|hvsync|vga_HS~1_combout  = (\inst2|hvsync|HCounterX [6] & (((!\inst2|hvsync|HCounterX [4]) # (!\inst2|hvsync|HCounterX [5])))) # (!\inst2|hvsync|HCounterX [6] & ((\inst2|hvsync|HCounterX [5]) # ((!\inst2|hvsync|vga_HS~0_combout  & 
// \inst2|hvsync|HCounterX [4]))))

	.dataa(\inst2|hvsync|HCounterX [6]),
	.datab(\inst2|hvsync|vga_HS~0_combout ),
	.datac(\inst2|hvsync|HCounterX [5]),
	.datad(\inst2|hvsync|HCounterX [4]),
	.cin(gnd),
	.combout(\inst2|hvsync|vga_HS~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|vga_HS~1 .lut_mask = 16'h5BFA;
defparam \inst2|hvsync|vga_HS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \inst2|hvsync|vga_HS~2 (
// Equation(s):
// \inst2|hvsync|vga_HS~2_combout  = (!\inst2|hvsync|HCounterX [8] & (\inst2|hvsync|HCounterX [7] & (\inst2|hvsync|HCounterX [9] & \inst2|hvsync|vga_HS~1_combout )))

	.dataa(\inst2|hvsync|HCounterX [8]),
	.datab(\inst2|hvsync|HCounterX [7]),
	.datac(\inst2|hvsync|HCounterX [9]),
	.datad(\inst2|hvsync|vga_HS~1_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|vga_HS~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|vga_HS~2 .lut_mask = 16'h4000;
defparam \inst2|hvsync|vga_HS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \inst2|hvsync|vga_HS (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|vga_HS~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|vga_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|vga_HS .is_wysiwyg = "true";
defparam \inst2|hvsync|vga_HS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \m4_dotclk~input (
	.i(m4_dotclk),
	.ibar(gnd),
	.o(\m4_dotclk~input_o ));
// synopsys translate_off
defparam \m4_dotclk~input .bus_hold = "false";
defparam \m4_dotclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \m4_dotclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\m4_dotclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\m4_dotclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \m4_dotclk~inputclkctrl .clock_type = "global clock";
defparam \m4_dotclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \m4_video~input (
	.i(m4_video),
	.ibar(gnd),
	.o(\m4_video~input_o ));
// synopsys translate_off
defparam \m4_video~input .bus_hold = "false";
defparam \m4_video~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y22_N19
dffeas \inst5|ledsreg[20] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[20] .is_wysiwyg = "true";
defparam \inst5|ledsreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N8
cycloneive_lcell_comb \inst5|ledsreg[0]~0 (
// Equation(s):
// \inst5|ledsreg[0]~0_combout  = !\inst5|ledsreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|ledsreg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ledsreg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ledsreg[0]~0 .lut_mask = 16'h0F0F;
defparam \inst5|ledsreg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N9
dffeas \inst5|ledsreg[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|ledsreg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[0] .is_wysiwyg = "true";
defparam \inst5|ledsreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N12
cycloneive_lcell_comb \inst5|Add5~0 (
// Equation(s):
// \inst5|Add5~0_combout  = (\inst5|ledsreg [1] & (\inst5|ledsreg [0] $ (VCC))) # (!\inst5|ledsreg [1] & (\inst5|ledsreg [0] & VCC))
// \inst5|Add5~1  = CARRY((\inst5|ledsreg [1] & \inst5|ledsreg [0]))

	.dataa(\inst5|ledsreg [1]),
	.datab(\inst5|ledsreg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add5~0_combout ),
	.cout(\inst5|Add5~1 ));
// synopsys translate_off
defparam \inst5|Add5~0 .lut_mask = 16'h6688;
defparam \inst5|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N13
dffeas \inst5|ledsreg[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[1] .is_wysiwyg = "true";
defparam \inst5|ledsreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N14
cycloneive_lcell_comb \inst5|Add5~2 (
// Equation(s):
// \inst5|Add5~2_combout  = (\inst5|ledsreg [2] & (!\inst5|Add5~1 )) # (!\inst5|ledsreg [2] & ((\inst5|Add5~1 ) # (GND)))
// \inst5|Add5~3  = CARRY((!\inst5|Add5~1 ) # (!\inst5|ledsreg [2]))

	.dataa(gnd),
	.datab(\inst5|ledsreg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~1 ),
	.combout(\inst5|Add5~2_combout ),
	.cout(\inst5|Add5~3 ));
// synopsys translate_off
defparam \inst5|Add5~2 .lut_mask = 16'h3C3F;
defparam \inst5|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y23_N15
dffeas \inst5|ledsreg[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[2] .is_wysiwyg = "true";
defparam \inst5|ledsreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N16
cycloneive_lcell_comb \inst5|Add5~4 (
// Equation(s):
// \inst5|Add5~4_combout  = (\inst5|ledsreg [3] & (\inst5|Add5~3  $ (GND))) # (!\inst5|ledsreg [3] & (!\inst5|Add5~3  & VCC))
// \inst5|Add5~5  = CARRY((\inst5|ledsreg [3] & !\inst5|Add5~3 ))

	.dataa(gnd),
	.datab(\inst5|ledsreg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~3 ),
	.combout(\inst5|Add5~4_combout ),
	.cout(\inst5|Add5~5 ));
// synopsys translate_off
defparam \inst5|Add5~4 .lut_mask = 16'hC30C;
defparam \inst5|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y23_N17
dffeas \inst5|ledsreg[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[3] .is_wysiwyg = "true";
defparam \inst5|ledsreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N18
cycloneive_lcell_comb \inst5|Add5~6 (
// Equation(s):
// \inst5|Add5~6_combout  = (\inst5|ledsreg [4] & (!\inst5|Add5~5 )) # (!\inst5|ledsreg [4] & ((\inst5|Add5~5 ) # (GND)))
// \inst5|Add5~7  = CARRY((!\inst5|Add5~5 ) # (!\inst5|ledsreg [4]))

	.dataa(gnd),
	.datab(\inst5|ledsreg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~5 ),
	.combout(\inst5|Add5~6_combout ),
	.cout(\inst5|Add5~7 ));
// synopsys translate_off
defparam \inst5|Add5~6 .lut_mask = 16'h3C3F;
defparam \inst5|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y23_N19
dffeas \inst5|ledsreg[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[4] .is_wysiwyg = "true";
defparam \inst5|ledsreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N20
cycloneive_lcell_comb \inst5|Add5~8 (
// Equation(s):
// \inst5|Add5~8_combout  = (\inst5|ledsreg [5] & (\inst5|Add5~7  $ (GND))) # (!\inst5|ledsreg [5] & (!\inst5|Add5~7  & VCC))
// \inst5|Add5~9  = CARRY((\inst5|ledsreg [5] & !\inst5|Add5~7 ))

	.dataa(gnd),
	.datab(\inst5|ledsreg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~7 ),
	.combout(\inst5|Add5~8_combout ),
	.cout(\inst5|Add5~9 ));
// synopsys translate_off
defparam \inst5|Add5~8 .lut_mask = 16'hC30C;
defparam \inst5|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y23_N21
dffeas \inst5|ledsreg[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[5] .is_wysiwyg = "true";
defparam \inst5|ledsreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N22
cycloneive_lcell_comb \inst5|Add5~10 (
// Equation(s):
// \inst5|Add5~10_combout  = (\inst5|ledsreg [6] & (!\inst5|Add5~9 )) # (!\inst5|ledsreg [6] & ((\inst5|Add5~9 ) # (GND)))
// \inst5|Add5~11  = CARRY((!\inst5|Add5~9 ) # (!\inst5|ledsreg [6]))

	.dataa(\inst5|ledsreg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~9 ),
	.combout(\inst5|Add5~10_combout ),
	.cout(\inst5|Add5~11 ));
// synopsys translate_off
defparam \inst5|Add5~10 .lut_mask = 16'h5A5F;
defparam \inst5|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y23_N23
dffeas \inst5|ledsreg[6] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[6] .is_wysiwyg = "true";
defparam \inst5|ledsreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N24
cycloneive_lcell_comb \inst5|Add5~12 (
// Equation(s):
// \inst5|Add5~12_combout  = (\inst5|ledsreg [7] & (\inst5|Add5~11  $ (GND))) # (!\inst5|ledsreg [7] & (!\inst5|Add5~11  & VCC))
// \inst5|Add5~13  = CARRY((\inst5|ledsreg [7] & !\inst5|Add5~11 ))

	.dataa(gnd),
	.datab(\inst5|ledsreg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~11 ),
	.combout(\inst5|Add5~12_combout ),
	.cout(\inst5|Add5~13 ));
// synopsys translate_off
defparam \inst5|Add5~12 .lut_mask = 16'hC30C;
defparam \inst5|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y23_N25
dffeas \inst5|ledsreg[7] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[7] .is_wysiwyg = "true";
defparam \inst5|ledsreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N26
cycloneive_lcell_comb \inst5|Add5~14 (
// Equation(s):
// \inst5|Add5~14_combout  = (\inst5|ledsreg [8] & (!\inst5|Add5~13 )) # (!\inst5|ledsreg [8] & ((\inst5|Add5~13 ) # (GND)))
// \inst5|Add5~15  = CARRY((!\inst5|Add5~13 ) # (!\inst5|ledsreg [8]))

	.dataa(\inst5|ledsreg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~13 ),
	.combout(\inst5|Add5~14_combout ),
	.cout(\inst5|Add5~15 ));
// synopsys translate_off
defparam \inst5|Add5~14 .lut_mask = 16'h5A5F;
defparam \inst5|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y23_N27
dffeas \inst5|ledsreg[8] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[8] .is_wysiwyg = "true";
defparam \inst5|ledsreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N28
cycloneive_lcell_comb \inst5|Add5~16 (
// Equation(s):
// \inst5|Add5~16_combout  = (\inst5|ledsreg [9] & (\inst5|Add5~15  $ (GND))) # (!\inst5|ledsreg [9] & (!\inst5|Add5~15  & VCC))
// \inst5|Add5~17  = CARRY((\inst5|ledsreg [9] & !\inst5|Add5~15 ))

	.dataa(gnd),
	.datab(\inst5|ledsreg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~15 ),
	.combout(\inst5|Add5~16_combout ),
	.cout(\inst5|Add5~17 ));
// synopsys translate_off
defparam \inst5|Add5~16 .lut_mask = 16'hC30C;
defparam \inst5|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y23_N29
dffeas \inst5|ledsreg[9] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[9] .is_wysiwyg = "true";
defparam \inst5|ledsreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N30
cycloneive_lcell_comb \inst5|Add5~18 (
// Equation(s):
// \inst5|Add5~18_combout  = (\inst5|ledsreg [10] & (!\inst5|Add5~17 )) # (!\inst5|ledsreg [10] & ((\inst5|Add5~17 ) # (GND)))
// \inst5|Add5~19  = CARRY((!\inst5|Add5~17 ) # (!\inst5|ledsreg [10]))

	.dataa(\inst5|ledsreg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~17 ),
	.combout(\inst5|Add5~18_combout ),
	.cout(\inst5|Add5~19 ));
// synopsys translate_off
defparam \inst5|Add5~18 .lut_mask = 16'h5A5F;
defparam \inst5|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y23_N31
dffeas \inst5|ledsreg[10] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[10] .is_wysiwyg = "true";
defparam \inst5|ledsreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N0
cycloneive_lcell_comb \inst5|Add5~20 (
// Equation(s):
// \inst5|Add5~20_combout  = (\inst5|ledsreg [11] & (\inst5|Add5~19  $ (GND))) # (!\inst5|ledsreg [11] & (!\inst5|Add5~19  & VCC))
// \inst5|Add5~21  = CARRY((\inst5|ledsreg [11] & !\inst5|Add5~19 ))

	.dataa(gnd),
	.datab(\inst5|ledsreg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~19 ),
	.combout(\inst5|Add5~20_combout ),
	.cout(\inst5|Add5~21 ));
// synopsys translate_off
defparam \inst5|Add5~20 .lut_mask = 16'hC30C;
defparam \inst5|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N1
dffeas \inst5|ledsreg[11] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[11] .is_wysiwyg = "true";
defparam \inst5|ledsreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N2
cycloneive_lcell_comb \inst5|Add5~22 (
// Equation(s):
// \inst5|Add5~22_combout  = (\inst5|ledsreg [12] & (!\inst5|Add5~21 )) # (!\inst5|ledsreg [12] & ((\inst5|Add5~21 ) # (GND)))
// \inst5|Add5~23  = CARRY((!\inst5|Add5~21 ) # (!\inst5|ledsreg [12]))

	.dataa(gnd),
	.datab(\inst5|ledsreg [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~21 ),
	.combout(\inst5|Add5~22_combout ),
	.cout(\inst5|Add5~23 ));
// synopsys translate_off
defparam \inst5|Add5~22 .lut_mask = 16'h3C3F;
defparam \inst5|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N3
dffeas \inst5|ledsreg[12] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[12] .is_wysiwyg = "true";
defparam \inst5|ledsreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N4
cycloneive_lcell_comb \inst5|Add5~24 (
// Equation(s):
// \inst5|Add5~24_combout  = (\inst5|ledsreg [13] & (\inst5|Add5~23  $ (GND))) # (!\inst5|ledsreg [13] & (!\inst5|Add5~23  & VCC))
// \inst5|Add5~25  = CARRY((\inst5|ledsreg [13] & !\inst5|Add5~23 ))

	.dataa(gnd),
	.datab(\inst5|ledsreg [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~23 ),
	.combout(\inst5|Add5~24_combout ),
	.cout(\inst5|Add5~25 ));
// synopsys translate_off
defparam \inst5|Add5~24 .lut_mask = 16'hC30C;
defparam \inst5|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N5
dffeas \inst5|ledsreg[13] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[13] .is_wysiwyg = "true";
defparam \inst5|ledsreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N6
cycloneive_lcell_comb \inst5|Add5~26 (
// Equation(s):
// \inst5|Add5~26_combout  = (\inst5|ledsreg [14] & (!\inst5|Add5~25 )) # (!\inst5|ledsreg [14] & ((\inst5|Add5~25 ) # (GND)))
// \inst5|Add5~27  = CARRY((!\inst5|Add5~25 ) # (!\inst5|ledsreg [14]))

	.dataa(\inst5|ledsreg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~25 ),
	.combout(\inst5|Add5~26_combout ),
	.cout(\inst5|Add5~27 ));
// synopsys translate_off
defparam \inst5|Add5~26 .lut_mask = 16'h5A5F;
defparam \inst5|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N7
dffeas \inst5|ledsreg[14] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[14] .is_wysiwyg = "true";
defparam \inst5|ledsreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N8
cycloneive_lcell_comb \inst5|Add5~28 (
// Equation(s):
// \inst5|Add5~28_combout  = (\inst5|ledsreg [15] & (\inst5|Add5~27  $ (GND))) # (!\inst5|ledsreg [15] & (!\inst5|Add5~27  & VCC))
// \inst5|Add5~29  = CARRY((\inst5|ledsreg [15] & !\inst5|Add5~27 ))

	.dataa(gnd),
	.datab(\inst5|ledsreg [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~27 ),
	.combout(\inst5|Add5~28_combout ),
	.cout(\inst5|Add5~29 ));
// synopsys translate_off
defparam \inst5|Add5~28 .lut_mask = 16'hC30C;
defparam \inst5|Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N9
dffeas \inst5|ledsreg[15] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[15] .is_wysiwyg = "true";
defparam \inst5|ledsreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N10
cycloneive_lcell_comb \inst5|Add5~30 (
// Equation(s):
// \inst5|Add5~30_combout  = (\inst5|ledsreg [16] & (!\inst5|Add5~29 )) # (!\inst5|ledsreg [16] & ((\inst5|Add5~29 ) # (GND)))
// \inst5|Add5~31  = CARRY((!\inst5|Add5~29 ) # (!\inst5|ledsreg [16]))

	.dataa(\inst5|ledsreg [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~29 ),
	.combout(\inst5|Add5~30_combout ),
	.cout(\inst5|Add5~31 ));
// synopsys translate_off
defparam \inst5|Add5~30 .lut_mask = 16'h5A5F;
defparam \inst5|Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N11
dffeas \inst5|ledsreg[16] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[16] .is_wysiwyg = "true";
defparam \inst5|ledsreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N12
cycloneive_lcell_comb \inst5|Add5~32 (
// Equation(s):
// \inst5|Add5~32_combout  = (\inst5|ledsreg [17] & (\inst5|Add5~31  $ (GND))) # (!\inst5|ledsreg [17] & (!\inst5|Add5~31  & VCC))
// \inst5|Add5~33  = CARRY((\inst5|ledsreg [17] & !\inst5|Add5~31 ))

	.dataa(\inst5|ledsreg [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~31 ),
	.combout(\inst5|Add5~32_combout ),
	.cout(\inst5|Add5~33 ));
// synopsys translate_off
defparam \inst5|Add5~32 .lut_mask = 16'hA50A;
defparam \inst5|Add5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N13
dffeas \inst5|ledsreg[17] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[17] .is_wysiwyg = "true";
defparam \inst5|ledsreg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N14
cycloneive_lcell_comb \inst5|Add5~34 (
// Equation(s):
// \inst5|Add5~34_combout  = (\inst5|ledsreg [18] & (!\inst5|Add5~33 )) # (!\inst5|ledsreg [18] & ((\inst5|Add5~33 ) # (GND)))
// \inst5|Add5~35  = CARRY((!\inst5|Add5~33 ) # (!\inst5|ledsreg [18]))

	.dataa(gnd),
	.datab(\inst5|ledsreg [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~33 ),
	.combout(\inst5|Add5~34_combout ),
	.cout(\inst5|Add5~35 ));
// synopsys translate_off
defparam \inst5|Add5~34 .lut_mask = 16'h3C3F;
defparam \inst5|Add5~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N15
dffeas \inst5|ledsreg[18] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[18] .is_wysiwyg = "true";
defparam \inst5|ledsreg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N16
cycloneive_lcell_comb \inst5|Add5~36 (
// Equation(s):
// \inst5|Add5~36_combout  = (\inst5|ledsreg [19] & (\inst5|Add5~35  $ (GND))) # (!\inst5|ledsreg [19] & (!\inst5|Add5~35  & VCC))
// \inst5|Add5~37  = CARRY((\inst5|ledsreg [19] & !\inst5|Add5~35 ))

	.dataa(gnd),
	.datab(\inst5|ledsreg [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add5~35 ),
	.combout(\inst5|Add5~36_combout ),
	.cout(\inst5|Add5~37 ));
// synopsys translate_off
defparam \inst5|Add5~36 .lut_mask = 16'hC30C;
defparam \inst5|Add5~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N17
dffeas \inst5|ledsreg[19] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|Add5~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ledsreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ledsreg[19] .is_wysiwyg = "true";
defparam \inst5|ledsreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N18
cycloneive_lcell_comb \inst5|Add5~38 (
// Equation(s):
// \inst5|Add5~38_combout  = \inst5|ledsreg [20] $ (\inst5|Add5~37 )

	.dataa(\inst5|ledsreg [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|Add5~37 ),
	.combout(\inst5|Add5~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add5~38 .lut_mask = 16'h5A5A;
defparam \inst5|Add5~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N20
cycloneive_lcell_comb \inst5|leds3~feeder (
// Equation(s):
// \inst5|leds3~feeder_combout  = \inst5|Add5~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|Add5~38_combout ),
	.cin(gnd),
	.combout(\inst5|leds3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|leds3~feeder .lut_mask = 16'hFF00;
defparam \inst5|leds3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N21
dffeas \inst5|leds3 (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|leds3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|leds3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|leds3 .is_wysiwyg = "true";
defparam \inst5|leds3 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N8
cycloneive_io_ibuf \m4_hsync~input (
	.i(m4_hsync),
	.ibar(gnd),
	.o(\m4_hsync~input_o ));
// synopsys translate_off
defparam \m4_hsync~input .bus_hold = "false";
defparam \m4_hsync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N12
cycloneive_lcell_comb \inst5|nextline_r[0]~189 (
// Equation(s):
// \inst5|nextline_r[0]~189_combout  = !\inst5|nextline_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|nextline_r [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|nextline_r[0]~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r[0]~189 .lut_mask = 16'h0F0F;
defparam \inst5|nextline_r[0]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y22_N13
dffeas \inst5|nextline_r[0] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[0]~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[0] .is_wysiwyg = "true";
defparam \inst5|nextline_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N2
cycloneive_lcell_comb \inst5|nextline_r[1]~63 (
// Equation(s):
// \inst5|nextline_r[1]~63_combout  = (\inst5|nextline_r [0] & (\inst5|nextline_r [1] $ (VCC))) # (!\inst5|nextline_r [0] & (\inst5|nextline_r [1] & VCC))
// \inst5|nextline_r[1]~64  = CARRY((\inst5|nextline_r [0] & \inst5|nextline_r [1]))

	.dataa(\inst5|nextline_r [0]),
	.datab(\inst5|nextline_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|nextline_r[1]~63_combout ),
	.cout(\inst5|nextline_r[1]~64 ));
// synopsys translate_off
defparam \inst5|nextline_r[1]~63 .lut_mask = 16'h6688;
defparam \inst5|nextline_r[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N3
dffeas \inst5|nextline_r[1] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[1]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[1] .is_wysiwyg = "true";
defparam \inst5|nextline_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N4
cycloneive_lcell_comb \inst5|nextline_r[2]~65 (
// Equation(s):
// \inst5|nextline_r[2]~65_combout  = (\inst5|nextline_r [2] & (!\inst5|nextline_r[1]~64 )) # (!\inst5|nextline_r [2] & ((\inst5|nextline_r[1]~64 ) # (GND)))
// \inst5|nextline_r[2]~66  = CARRY((!\inst5|nextline_r[1]~64 ) # (!\inst5|nextline_r [2]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[1]~64 ),
	.combout(\inst5|nextline_r[2]~65_combout ),
	.cout(\inst5|nextline_r[2]~66 ));
// synopsys translate_off
defparam \inst5|nextline_r[2]~65 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[2]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N5
dffeas \inst5|nextline_r[2] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[2]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[2] .is_wysiwyg = "true";
defparam \inst5|nextline_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N6
cycloneive_lcell_comb \inst5|nextline_r[3]~67 (
// Equation(s):
// \inst5|nextline_r[3]~67_combout  = (\inst5|nextline_r [3] & (\inst5|nextline_r[2]~66  $ (GND))) # (!\inst5|nextline_r [3] & (!\inst5|nextline_r[2]~66  & VCC))
// \inst5|nextline_r[3]~68  = CARRY((\inst5|nextline_r [3] & !\inst5|nextline_r[2]~66 ))

	.dataa(\inst5|nextline_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[2]~66 ),
	.combout(\inst5|nextline_r[3]~67_combout ),
	.cout(\inst5|nextline_r[3]~68 ));
// synopsys translate_off
defparam \inst5|nextline_r[3]~67 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[3]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N7
dffeas \inst5|nextline_r[3] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[3]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[3] .is_wysiwyg = "true";
defparam \inst5|nextline_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N8
cycloneive_lcell_comb \inst5|nextline_r[4]~69 (
// Equation(s):
// \inst5|nextline_r[4]~69_combout  = (\inst5|nextline_r [4] & (!\inst5|nextline_r[3]~68 )) # (!\inst5|nextline_r [4] & ((\inst5|nextline_r[3]~68 ) # (GND)))
// \inst5|nextline_r[4]~70  = CARRY((!\inst5|nextline_r[3]~68 ) # (!\inst5|nextline_r [4]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[3]~68 ),
	.combout(\inst5|nextline_r[4]~69_combout ),
	.cout(\inst5|nextline_r[4]~70 ));
// synopsys translate_off
defparam \inst5|nextline_r[4]~69 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[4]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N9
dffeas \inst5|nextline_r[4] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[4]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[4] .is_wysiwyg = "true";
defparam \inst5|nextline_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N10
cycloneive_lcell_comb \inst5|nextline_r[5]~71 (
// Equation(s):
// \inst5|nextline_r[5]~71_combout  = (\inst5|nextline_r [5] & (\inst5|nextline_r[4]~70  $ (GND))) # (!\inst5|nextline_r [5] & (!\inst5|nextline_r[4]~70  & VCC))
// \inst5|nextline_r[5]~72  = CARRY((\inst5|nextline_r [5] & !\inst5|nextline_r[4]~70 ))

	.dataa(\inst5|nextline_r [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[4]~70 ),
	.combout(\inst5|nextline_r[5]~71_combout ),
	.cout(\inst5|nextline_r[5]~72 ));
// synopsys translate_off
defparam \inst5|nextline_r[5]~71 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[5]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N11
dffeas \inst5|nextline_r[5] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[5]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[5] .is_wysiwyg = "true";
defparam \inst5|nextline_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N12
cycloneive_lcell_comb \inst5|nextline_r[6]~73 (
// Equation(s):
// \inst5|nextline_r[6]~73_combout  = (\inst5|nextline_r [6] & (!\inst5|nextline_r[5]~72 )) # (!\inst5|nextline_r [6] & ((\inst5|nextline_r[5]~72 ) # (GND)))
// \inst5|nextline_r[6]~74  = CARRY((!\inst5|nextline_r[5]~72 ) # (!\inst5|nextline_r [6]))

	.dataa(\inst5|nextline_r [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[5]~72 ),
	.combout(\inst5|nextline_r[6]~73_combout ),
	.cout(\inst5|nextline_r[6]~74 ));
// synopsys translate_off
defparam \inst5|nextline_r[6]~73 .lut_mask = 16'h5A5F;
defparam \inst5|nextline_r[6]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N13
dffeas \inst5|nextline_r[6] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[6]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[6] .is_wysiwyg = "true";
defparam \inst5|nextline_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N14
cycloneive_lcell_comb \inst5|nextline_r[7]~75 (
// Equation(s):
// \inst5|nextline_r[7]~75_combout  = (\inst5|nextline_r [7] & (\inst5|nextline_r[6]~74  $ (GND))) # (!\inst5|nextline_r [7] & (!\inst5|nextline_r[6]~74  & VCC))
// \inst5|nextline_r[7]~76  = CARRY((\inst5|nextline_r [7] & !\inst5|nextline_r[6]~74 ))

	.dataa(gnd),
	.datab(\inst5|nextline_r [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[6]~74 ),
	.combout(\inst5|nextline_r[7]~75_combout ),
	.cout(\inst5|nextline_r[7]~76 ));
// synopsys translate_off
defparam \inst5|nextline_r[7]~75 .lut_mask = 16'hC30C;
defparam \inst5|nextline_r[7]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N15
dffeas \inst5|nextline_r[7] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[7]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[7] .is_wysiwyg = "true";
defparam \inst5|nextline_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N16
cycloneive_lcell_comb \inst5|nextline_r[8]~77 (
// Equation(s):
// \inst5|nextline_r[8]~77_combout  = (\inst5|nextline_r [8] & (!\inst5|nextline_r[7]~76 )) # (!\inst5|nextline_r [8] & ((\inst5|nextline_r[7]~76 ) # (GND)))
// \inst5|nextline_r[8]~78  = CARRY((!\inst5|nextline_r[7]~76 ) # (!\inst5|nextline_r [8]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[7]~76 ),
	.combout(\inst5|nextline_r[8]~77_combout ),
	.cout(\inst5|nextline_r[8]~78 ));
// synopsys translate_off
defparam \inst5|nextline_r[8]~77 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[8]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N17
dffeas \inst5|nextline_r[8] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[8]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[8] .is_wysiwyg = "true";
defparam \inst5|nextline_r[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N18
cycloneive_lcell_comb \inst5|nextline_r[9]~79 (
// Equation(s):
// \inst5|nextline_r[9]~79_combout  = (\inst5|nextline_r [9] & (\inst5|nextline_r[8]~78  $ (GND))) # (!\inst5|nextline_r [9] & (!\inst5|nextline_r[8]~78  & VCC))
// \inst5|nextline_r[9]~80  = CARRY((\inst5|nextline_r [9] & !\inst5|nextline_r[8]~78 ))

	.dataa(gnd),
	.datab(\inst5|nextline_r [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[8]~78 ),
	.combout(\inst5|nextline_r[9]~79_combout ),
	.cout(\inst5|nextline_r[9]~80 ));
// synopsys translate_off
defparam \inst5|nextline_r[9]~79 .lut_mask = 16'hC30C;
defparam \inst5|nextline_r[9]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N19
dffeas \inst5|nextline_r[9] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[9]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[9] .is_wysiwyg = "true";
defparam \inst5|nextline_r[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N20
cycloneive_lcell_comb \inst5|nextline_r[10]~81 (
// Equation(s):
// \inst5|nextline_r[10]~81_combout  = (\inst5|nextline_r [10] & (!\inst5|nextline_r[9]~80 )) # (!\inst5|nextline_r [10] & ((\inst5|nextline_r[9]~80 ) # (GND)))
// \inst5|nextline_r[10]~82  = CARRY((!\inst5|nextline_r[9]~80 ) # (!\inst5|nextline_r [10]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[9]~80 ),
	.combout(\inst5|nextline_r[10]~81_combout ),
	.cout(\inst5|nextline_r[10]~82 ));
// synopsys translate_off
defparam \inst5|nextline_r[10]~81 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[10]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N21
dffeas \inst5|nextline_r[10] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[10]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[10] .is_wysiwyg = "true";
defparam \inst5|nextline_r[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N22
cycloneive_lcell_comb \inst5|nextline_r[11]~83 (
// Equation(s):
// \inst5|nextline_r[11]~83_combout  = (\inst5|nextline_r [11] & (\inst5|nextline_r[10]~82  $ (GND))) # (!\inst5|nextline_r [11] & (!\inst5|nextline_r[10]~82  & VCC))
// \inst5|nextline_r[11]~84  = CARRY((\inst5|nextline_r [11] & !\inst5|nextline_r[10]~82 ))

	.dataa(\inst5|nextline_r [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[10]~82 ),
	.combout(\inst5|nextline_r[11]~83_combout ),
	.cout(\inst5|nextline_r[11]~84 ));
// synopsys translate_off
defparam \inst5|nextline_r[11]~83 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[11]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N23
dffeas \inst5|nextline_r[11] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[11]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[11] .is_wysiwyg = "true";
defparam \inst5|nextline_r[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N24
cycloneive_lcell_comb \inst5|nextline_r[12]~85 (
// Equation(s):
// \inst5|nextline_r[12]~85_combout  = (\inst5|nextline_r [12] & (!\inst5|nextline_r[11]~84 )) # (!\inst5|nextline_r [12] & ((\inst5|nextline_r[11]~84 ) # (GND)))
// \inst5|nextline_r[12]~86  = CARRY((!\inst5|nextline_r[11]~84 ) # (!\inst5|nextline_r [12]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[11]~84 ),
	.combout(\inst5|nextline_r[12]~85_combout ),
	.cout(\inst5|nextline_r[12]~86 ));
// synopsys translate_off
defparam \inst5|nextline_r[12]~85 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[12]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N25
dffeas \inst5|nextline_r[12] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[12]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[12] .is_wysiwyg = "true";
defparam \inst5|nextline_r[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N26
cycloneive_lcell_comb \inst5|nextline_r[13]~87 (
// Equation(s):
// \inst5|nextline_r[13]~87_combout  = (\inst5|nextline_r [13] & (\inst5|nextline_r[12]~86  $ (GND))) # (!\inst5|nextline_r [13] & (!\inst5|nextline_r[12]~86  & VCC))
// \inst5|nextline_r[13]~88  = CARRY((\inst5|nextline_r [13] & !\inst5|nextline_r[12]~86 ))

	.dataa(\inst5|nextline_r [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[12]~86 ),
	.combout(\inst5|nextline_r[13]~87_combout ),
	.cout(\inst5|nextline_r[13]~88 ));
// synopsys translate_off
defparam \inst5|nextline_r[13]~87 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[13]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N27
dffeas \inst5|nextline_r[13] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[13]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[13] .is_wysiwyg = "true";
defparam \inst5|nextline_r[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N28
cycloneive_lcell_comb \inst5|nextline_r[14]~89 (
// Equation(s):
// \inst5|nextline_r[14]~89_combout  = (\inst5|nextline_r [14] & (!\inst5|nextline_r[13]~88 )) # (!\inst5|nextline_r [14] & ((\inst5|nextline_r[13]~88 ) # (GND)))
// \inst5|nextline_r[14]~90  = CARRY((!\inst5|nextline_r[13]~88 ) # (!\inst5|nextline_r [14]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[13]~88 ),
	.combout(\inst5|nextline_r[14]~89_combout ),
	.cout(\inst5|nextline_r[14]~90 ));
// synopsys translate_off
defparam \inst5|nextline_r[14]~89 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[14]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N29
dffeas \inst5|nextline_r[14] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[14]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[14] .is_wysiwyg = "true";
defparam \inst5|nextline_r[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N30
cycloneive_lcell_comb \inst5|nextline_r[15]~91 (
// Equation(s):
// \inst5|nextline_r[15]~91_combout  = (\inst5|nextline_r [15] & (\inst5|nextline_r[14]~90  $ (GND))) # (!\inst5|nextline_r [15] & (!\inst5|nextline_r[14]~90  & VCC))
// \inst5|nextline_r[15]~92  = CARRY((\inst5|nextline_r [15] & !\inst5|nextline_r[14]~90 ))

	.dataa(\inst5|nextline_r [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[14]~90 ),
	.combout(\inst5|nextline_r[15]~91_combout ),
	.cout(\inst5|nextline_r[15]~92 ));
// synopsys translate_off
defparam \inst5|nextline_r[15]~91 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[15]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y23_N31
dffeas \inst5|nextline_r[15] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[15]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[15] .is_wysiwyg = "true";
defparam \inst5|nextline_r[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N0
cycloneive_lcell_comb \inst5|nextline_r[16]~93 (
// Equation(s):
// \inst5|nextline_r[16]~93_combout  = (\inst5|nextline_r [16] & (!\inst5|nextline_r[15]~92 )) # (!\inst5|nextline_r [16] & ((\inst5|nextline_r[15]~92 ) # (GND)))
// \inst5|nextline_r[16]~94  = CARRY((!\inst5|nextline_r[15]~92 ) # (!\inst5|nextline_r [16]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[15]~92 ),
	.combout(\inst5|nextline_r[16]~93_combout ),
	.cout(\inst5|nextline_r[16]~94 ));
// synopsys translate_off
defparam \inst5|nextline_r[16]~93 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[16]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N1
dffeas \inst5|nextline_r[16] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[16]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[16] .is_wysiwyg = "true";
defparam \inst5|nextline_r[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N2
cycloneive_lcell_comb \inst5|nextline_r[17]~95 (
// Equation(s):
// \inst5|nextline_r[17]~95_combout  = (\inst5|nextline_r [17] & (\inst5|nextline_r[16]~94  $ (GND))) # (!\inst5|nextline_r [17] & (!\inst5|nextline_r[16]~94  & VCC))
// \inst5|nextline_r[17]~96  = CARRY((\inst5|nextline_r [17] & !\inst5|nextline_r[16]~94 ))

	.dataa(gnd),
	.datab(\inst5|nextline_r [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[16]~94 ),
	.combout(\inst5|nextline_r[17]~95_combout ),
	.cout(\inst5|nextline_r[17]~96 ));
// synopsys translate_off
defparam \inst5|nextline_r[17]~95 .lut_mask = 16'hC30C;
defparam \inst5|nextline_r[17]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N3
dffeas \inst5|nextline_r[17] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[17]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[17] .is_wysiwyg = "true";
defparam \inst5|nextline_r[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N4
cycloneive_lcell_comb \inst5|nextline_r[18]~97 (
// Equation(s):
// \inst5|nextline_r[18]~97_combout  = (\inst5|nextline_r [18] & (!\inst5|nextline_r[17]~96 )) # (!\inst5|nextline_r [18] & ((\inst5|nextline_r[17]~96 ) # (GND)))
// \inst5|nextline_r[18]~98  = CARRY((!\inst5|nextline_r[17]~96 ) # (!\inst5|nextline_r [18]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[17]~96 ),
	.combout(\inst5|nextline_r[18]~97_combout ),
	.cout(\inst5|nextline_r[18]~98 ));
// synopsys translate_off
defparam \inst5|nextline_r[18]~97 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[18]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N5
dffeas \inst5|nextline_r[18] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[18]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[18] .is_wysiwyg = "true";
defparam \inst5|nextline_r[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N6
cycloneive_lcell_comb \inst5|nextline_r[19]~99 (
// Equation(s):
// \inst5|nextline_r[19]~99_combout  = (\inst5|nextline_r [19] & (\inst5|nextline_r[18]~98  $ (GND))) # (!\inst5|nextline_r [19] & (!\inst5|nextline_r[18]~98  & VCC))
// \inst5|nextline_r[19]~100  = CARRY((\inst5|nextline_r [19] & !\inst5|nextline_r[18]~98 ))

	.dataa(\inst5|nextline_r [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[18]~98 ),
	.combout(\inst5|nextline_r[19]~99_combout ),
	.cout(\inst5|nextline_r[19]~100 ));
// synopsys translate_off
defparam \inst5|nextline_r[19]~99 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[19]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N7
dffeas \inst5|nextline_r[19] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[19]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[19] .is_wysiwyg = "true";
defparam \inst5|nextline_r[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N8
cycloneive_lcell_comb \inst5|nextline_r[20]~101 (
// Equation(s):
// \inst5|nextline_r[20]~101_combout  = (\inst5|nextline_r [20] & (!\inst5|nextline_r[19]~100 )) # (!\inst5|nextline_r [20] & ((\inst5|nextline_r[19]~100 ) # (GND)))
// \inst5|nextline_r[20]~102  = CARRY((!\inst5|nextline_r[19]~100 ) # (!\inst5|nextline_r [20]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[19]~100 ),
	.combout(\inst5|nextline_r[20]~101_combout ),
	.cout(\inst5|nextline_r[20]~102 ));
// synopsys translate_off
defparam \inst5|nextline_r[20]~101 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[20]~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N9
dffeas \inst5|nextline_r[20] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[20]~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[20] .is_wysiwyg = "true";
defparam \inst5|nextline_r[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N10
cycloneive_lcell_comb \inst5|nextline_r[21]~103 (
// Equation(s):
// \inst5|nextline_r[21]~103_combout  = (\inst5|nextline_r [21] & (\inst5|nextline_r[20]~102  $ (GND))) # (!\inst5|nextline_r [21] & (!\inst5|nextline_r[20]~102  & VCC))
// \inst5|nextline_r[21]~104  = CARRY((\inst5|nextline_r [21] & !\inst5|nextline_r[20]~102 ))

	.dataa(\inst5|nextline_r [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[20]~102 ),
	.combout(\inst5|nextline_r[21]~103_combout ),
	.cout(\inst5|nextline_r[21]~104 ));
// synopsys translate_off
defparam \inst5|nextline_r[21]~103 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[21]~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N11
dffeas \inst5|nextline_r[21] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[21]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[21] .is_wysiwyg = "true";
defparam \inst5|nextline_r[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N12
cycloneive_lcell_comb \inst5|nextline_r[22]~105 (
// Equation(s):
// \inst5|nextline_r[22]~105_combout  = (\inst5|nextline_r [22] & (!\inst5|nextline_r[21]~104 )) # (!\inst5|nextline_r [22] & ((\inst5|nextline_r[21]~104 ) # (GND)))
// \inst5|nextline_r[22]~106  = CARRY((!\inst5|nextline_r[21]~104 ) # (!\inst5|nextline_r [22]))

	.dataa(\inst5|nextline_r [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[21]~104 ),
	.combout(\inst5|nextline_r[22]~105_combout ),
	.cout(\inst5|nextline_r[22]~106 ));
// synopsys translate_off
defparam \inst5|nextline_r[22]~105 .lut_mask = 16'h5A5F;
defparam \inst5|nextline_r[22]~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N13
dffeas \inst5|nextline_r[22] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[22]~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[22] .is_wysiwyg = "true";
defparam \inst5|nextline_r[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N14
cycloneive_lcell_comb \inst5|nextline_r[23]~107 (
// Equation(s):
// \inst5|nextline_r[23]~107_combout  = (\inst5|nextline_r [23] & (\inst5|nextline_r[22]~106  $ (GND))) # (!\inst5|nextline_r [23] & (!\inst5|nextline_r[22]~106  & VCC))
// \inst5|nextline_r[23]~108  = CARRY((\inst5|nextline_r [23] & !\inst5|nextline_r[22]~106 ))

	.dataa(gnd),
	.datab(\inst5|nextline_r [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[22]~106 ),
	.combout(\inst5|nextline_r[23]~107_combout ),
	.cout(\inst5|nextline_r[23]~108 ));
// synopsys translate_off
defparam \inst5|nextline_r[23]~107 .lut_mask = 16'hC30C;
defparam \inst5|nextline_r[23]~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N15
dffeas \inst5|nextline_r[23] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[23]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[23] .is_wysiwyg = "true";
defparam \inst5|nextline_r[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N16
cycloneive_lcell_comb \inst5|nextline_r[24]~109 (
// Equation(s):
// \inst5|nextline_r[24]~109_combout  = (\inst5|nextline_r [24] & (!\inst5|nextline_r[23]~108 )) # (!\inst5|nextline_r [24] & ((\inst5|nextline_r[23]~108 ) # (GND)))
// \inst5|nextline_r[24]~110  = CARRY((!\inst5|nextline_r[23]~108 ) # (!\inst5|nextline_r [24]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[23]~108 ),
	.combout(\inst5|nextline_r[24]~109_combout ),
	.cout(\inst5|nextline_r[24]~110 ));
// synopsys translate_off
defparam \inst5|nextline_r[24]~109 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[24]~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N17
dffeas \inst5|nextline_r[24] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[24]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[24] .is_wysiwyg = "true";
defparam \inst5|nextline_r[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N18
cycloneive_lcell_comb \inst5|nextline_r[25]~111 (
// Equation(s):
// \inst5|nextline_r[25]~111_combout  = (\inst5|nextline_r [25] & (\inst5|nextline_r[24]~110  $ (GND))) # (!\inst5|nextline_r [25] & (!\inst5|nextline_r[24]~110  & VCC))
// \inst5|nextline_r[25]~112  = CARRY((\inst5|nextline_r [25] & !\inst5|nextline_r[24]~110 ))

	.dataa(gnd),
	.datab(\inst5|nextline_r [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[24]~110 ),
	.combout(\inst5|nextline_r[25]~111_combout ),
	.cout(\inst5|nextline_r[25]~112 ));
// synopsys translate_off
defparam \inst5|nextline_r[25]~111 .lut_mask = 16'hC30C;
defparam \inst5|nextline_r[25]~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N19
dffeas \inst5|nextline_r[25] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[25]~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[25] .is_wysiwyg = "true";
defparam \inst5|nextline_r[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N20
cycloneive_lcell_comb \inst5|nextline_r[26]~113 (
// Equation(s):
// \inst5|nextline_r[26]~113_combout  = (\inst5|nextline_r [26] & (!\inst5|nextline_r[25]~112 )) # (!\inst5|nextline_r [26] & ((\inst5|nextline_r[25]~112 ) # (GND)))
// \inst5|nextline_r[26]~114  = CARRY((!\inst5|nextline_r[25]~112 ) # (!\inst5|nextline_r [26]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[25]~112 ),
	.combout(\inst5|nextline_r[26]~113_combout ),
	.cout(\inst5|nextline_r[26]~114 ));
// synopsys translate_off
defparam \inst5|nextline_r[26]~113 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[26]~113 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N21
dffeas \inst5|nextline_r[26] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[26]~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[26] .is_wysiwyg = "true";
defparam \inst5|nextline_r[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N22
cycloneive_lcell_comb \inst5|nextline_r[27]~115 (
// Equation(s):
// \inst5|nextline_r[27]~115_combout  = (\inst5|nextline_r [27] & (\inst5|nextline_r[26]~114  $ (GND))) # (!\inst5|nextline_r [27] & (!\inst5|nextline_r[26]~114  & VCC))
// \inst5|nextline_r[27]~116  = CARRY((\inst5|nextline_r [27] & !\inst5|nextline_r[26]~114 ))

	.dataa(\inst5|nextline_r [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[26]~114 ),
	.combout(\inst5|nextline_r[27]~115_combout ),
	.cout(\inst5|nextline_r[27]~116 ));
// synopsys translate_off
defparam \inst5|nextline_r[27]~115 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[27]~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N23
dffeas \inst5|nextline_r[27] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[27]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[27] .is_wysiwyg = "true";
defparam \inst5|nextline_r[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N24
cycloneive_lcell_comb \inst5|nextline_r[28]~117 (
// Equation(s):
// \inst5|nextline_r[28]~117_combout  = (\inst5|nextline_r [28] & (!\inst5|nextline_r[27]~116 )) # (!\inst5|nextline_r [28] & ((\inst5|nextline_r[27]~116 ) # (GND)))
// \inst5|nextline_r[28]~118  = CARRY((!\inst5|nextline_r[27]~116 ) # (!\inst5|nextline_r [28]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[27]~116 ),
	.combout(\inst5|nextline_r[28]~117_combout ),
	.cout(\inst5|nextline_r[28]~118 ));
// synopsys translate_off
defparam \inst5|nextline_r[28]~117 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[28]~117 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N25
dffeas \inst5|nextline_r[28] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[28]~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[28] .is_wysiwyg = "true";
defparam \inst5|nextline_r[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N26
cycloneive_lcell_comb \inst5|nextline_r[29]~119 (
// Equation(s):
// \inst5|nextline_r[29]~119_combout  = (\inst5|nextline_r [29] & (\inst5|nextline_r[28]~118  $ (GND))) # (!\inst5|nextline_r [29] & (!\inst5|nextline_r[28]~118  & VCC))
// \inst5|nextline_r[29]~120  = CARRY((\inst5|nextline_r [29] & !\inst5|nextline_r[28]~118 ))

	.dataa(\inst5|nextline_r [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[28]~118 ),
	.combout(\inst5|nextline_r[29]~119_combout ),
	.cout(\inst5|nextline_r[29]~120 ));
// synopsys translate_off
defparam \inst5|nextline_r[29]~119 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[29]~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N27
dffeas \inst5|nextline_r[29] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[29]~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[29] .is_wysiwyg = "true";
defparam \inst5|nextline_r[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N28
cycloneive_lcell_comb \inst5|nextline_r[30]~121 (
// Equation(s):
// \inst5|nextline_r[30]~121_combout  = (\inst5|nextline_r [30] & (!\inst5|nextline_r[29]~120 )) # (!\inst5|nextline_r [30] & ((\inst5|nextline_r[29]~120 ) # (GND)))
// \inst5|nextline_r[30]~122  = CARRY((!\inst5|nextline_r[29]~120 ) # (!\inst5|nextline_r [30]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[29]~120 ),
	.combout(\inst5|nextline_r[30]~121_combout ),
	.cout(\inst5|nextline_r[30]~122 ));
// synopsys translate_off
defparam \inst5|nextline_r[30]~121 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[30]~121 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N29
dffeas \inst5|nextline_r[30] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[30]~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[30] .is_wysiwyg = "true";
defparam \inst5|nextline_r[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N30
cycloneive_lcell_comb \inst5|nextline_r[31]~123 (
// Equation(s):
// \inst5|nextline_r[31]~123_combout  = (\inst5|nextline_r [31] & (\inst5|nextline_r[30]~122  $ (GND))) # (!\inst5|nextline_r [31] & (!\inst5|nextline_r[30]~122  & VCC))
// \inst5|nextline_r[31]~124  = CARRY((\inst5|nextline_r [31] & !\inst5|nextline_r[30]~122 ))

	.dataa(\inst5|nextline_r [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[30]~122 ),
	.combout(\inst5|nextline_r[31]~123_combout ),
	.cout(\inst5|nextline_r[31]~124 ));
// synopsys translate_off
defparam \inst5|nextline_r[31]~123 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[31]~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y22_N31
dffeas \inst5|nextline_r[31] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[31]~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[31] .is_wysiwyg = "true";
defparam \inst5|nextline_r[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N0
cycloneive_lcell_comb \inst5|nextline_r[32]~125 (
// Equation(s):
// \inst5|nextline_r[32]~125_combout  = (\inst5|nextline_r [32] & (!\inst5|nextline_r[31]~124 )) # (!\inst5|nextline_r [32] & ((\inst5|nextline_r[31]~124 ) # (GND)))
// \inst5|nextline_r[32]~126  = CARRY((!\inst5|nextline_r[31]~124 ) # (!\inst5|nextline_r [32]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[31]~124 ),
	.combout(\inst5|nextline_r[32]~125_combout ),
	.cout(\inst5|nextline_r[32]~126 ));
// synopsys translate_off
defparam \inst5|nextline_r[32]~125 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[32]~125 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N1
dffeas \inst5|nextline_r[32] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[32]~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[32] .is_wysiwyg = "true";
defparam \inst5|nextline_r[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N2
cycloneive_lcell_comb \inst5|nextline_r[33]~127 (
// Equation(s):
// \inst5|nextline_r[33]~127_combout  = (\inst5|nextline_r [33] & (\inst5|nextline_r[32]~126  $ (GND))) # (!\inst5|nextline_r [33] & (!\inst5|nextline_r[32]~126  & VCC))
// \inst5|nextline_r[33]~128  = CARRY((\inst5|nextline_r [33] & !\inst5|nextline_r[32]~126 ))

	.dataa(gnd),
	.datab(\inst5|nextline_r [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[32]~126 ),
	.combout(\inst5|nextline_r[33]~127_combout ),
	.cout(\inst5|nextline_r[33]~128 ));
// synopsys translate_off
defparam \inst5|nextline_r[33]~127 .lut_mask = 16'hC30C;
defparam \inst5|nextline_r[33]~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N3
dffeas \inst5|nextline_r[33] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[33]~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[33] .is_wysiwyg = "true";
defparam \inst5|nextline_r[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N4
cycloneive_lcell_comb \inst5|nextline_r[34]~129 (
// Equation(s):
// \inst5|nextline_r[34]~129_combout  = (\inst5|nextline_r [34] & (!\inst5|nextline_r[33]~128 )) # (!\inst5|nextline_r [34] & ((\inst5|nextline_r[33]~128 ) # (GND)))
// \inst5|nextline_r[34]~130  = CARRY((!\inst5|nextline_r[33]~128 ) # (!\inst5|nextline_r [34]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[33]~128 ),
	.combout(\inst5|nextline_r[34]~129_combout ),
	.cout(\inst5|nextline_r[34]~130 ));
// synopsys translate_off
defparam \inst5|nextline_r[34]~129 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[34]~129 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N5
dffeas \inst5|nextline_r[34] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[34]~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[34] .is_wysiwyg = "true";
defparam \inst5|nextline_r[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N6
cycloneive_lcell_comb \inst5|nextline_r[35]~131 (
// Equation(s):
// \inst5|nextline_r[35]~131_combout  = (\inst5|nextline_r [35] & (\inst5|nextline_r[34]~130  $ (GND))) # (!\inst5|nextline_r [35] & (!\inst5|nextline_r[34]~130  & VCC))
// \inst5|nextline_r[35]~132  = CARRY((\inst5|nextline_r [35] & !\inst5|nextline_r[34]~130 ))

	.dataa(\inst5|nextline_r [35]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[34]~130 ),
	.combout(\inst5|nextline_r[35]~131_combout ),
	.cout(\inst5|nextline_r[35]~132 ));
// synopsys translate_off
defparam \inst5|nextline_r[35]~131 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[35]~131 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N7
dffeas \inst5|nextline_r[35] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[35]~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[35] .is_wysiwyg = "true";
defparam \inst5|nextline_r[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N8
cycloneive_lcell_comb \inst5|nextline_r[36]~133 (
// Equation(s):
// \inst5|nextline_r[36]~133_combout  = (\inst5|nextline_r [36] & (!\inst5|nextline_r[35]~132 )) # (!\inst5|nextline_r [36] & ((\inst5|nextline_r[35]~132 ) # (GND)))
// \inst5|nextline_r[36]~134  = CARRY((!\inst5|nextline_r[35]~132 ) # (!\inst5|nextline_r [36]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [36]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[35]~132 ),
	.combout(\inst5|nextline_r[36]~133_combout ),
	.cout(\inst5|nextline_r[36]~134 ));
// synopsys translate_off
defparam \inst5|nextline_r[36]~133 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[36]~133 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N9
dffeas \inst5|nextline_r[36] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[36]~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[36] .is_wysiwyg = "true";
defparam \inst5|nextline_r[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N10
cycloneive_lcell_comb \inst5|nextline_r[37]~135 (
// Equation(s):
// \inst5|nextline_r[37]~135_combout  = (\inst5|nextline_r [37] & (\inst5|nextline_r[36]~134  $ (GND))) # (!\inst5|nextline_r [37] & (!\inst5|nextline_r[36]~134  & VCC))
// \inst5|nextline_r[37]~136  = CARRY((\inst5|nextline_r [37] & !\inst5|nextline_r[36]~134 ))

	.dataa(\inst5|nextline_r [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[36]~134 ),
	.combout(\inst5|nextline_r[37]~135_combout ),
	.cout(\inst5|nextline_r[37]~136 ));
// synopsys translate_off
defparam \inst5|nextline_r[37]~135 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[37]~135 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N11
dffeas \inst5|nextline_r[37] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[37]~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[37] .is_wysiwyg = "true";
defparam \inst5|nextline_r[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N12
cycloneive_lcell_comb \inst5|nextline_r[38]~137 (
// Equation(s):
// \inst5|nextline_r[38]~137_combout  = (\inst5|nextline_r [38] & (!\inst5|nextline_r[37]~136 )) # (!\inst5|nextline_r [38] & ((\inst5|nextline_r[37]~136 ) # (GND)))
// \inst5|nextline_r[38]~138  = CARRY((!\inst5|nextline_r[37]~136 ) # (!\inst5|nextline_r [38]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [38]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[37]~136 ),
	.combout(\inst5|nextline_r[38]~137_combout ),
	.cout(\inst5|nextline_r[38]~138 ));
// synopsys translate_off
defparam \inst5|nextline_r[38]~137 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[38]~137 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N13
dffeas \inst5|nextline_r[38] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[38]~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[38] .is_wysiwyg = "true";
defparam \inst5|nextline_r[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N14
cycloneive_lcell_comb \inst5|nextline_r[39]~139 (
// Equation(s):
// \inst5|nextline_r[39]~139_combout  = (\inst5|nextline_r [39] & (\inst5|nextline_r[38]~138  $ (GND))) # (!\inst5|nextline_r [39] & (!\inst5|nextline_r[38]~138  & VCC))
// \inst5|nextline_r[39]~140  = CARRY((\inst5|nextline_r [39] & !\inst5|nextline_r[38]~138 ))

	.dataa(gnd),
	.datab(\inst5|nextline_r [39]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[38]~138 ),
	.combout(\inst5|nextline_r[39]~139_combout ),
	.cout(\inst5|nextline_r[39]~140 ));
// synopsys translate_off
defparam \inst5|nextline_r[39]~139 .lut_mask = 16'hC30C;
defparam \inst5|nextline_r[39]~139 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N15
dffeas \inst5|nextline_r[39] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[39]~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[39] .is_wysiwyg = "true";
defparam \inst5|nextline_r[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N16
cycloneive_lcell_comb \inst5|nextline_r[40]~141 (
// Equation(s):
// \inst5|nextline_r[40]~141_combout  = (\inst5|nextline_r [40] & (!\inst5|nextline_r[39]~140 )) # (!\inst5|nextline_r [40] & ((\inst5|nextline_r[39]~140 ) # (GND)))
// \inst5|nextline_r[40]~142  = CARRY((!\inst5|nextline_r[39]~140 ) # (!\inst5|nextline_r [40]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [40]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[39]~140 ),
	.combout(\inst5|nextline_r[40]~141_combout ),
	.cout(\inst5|nextline_r[40]~142 ));
// synopsys translate_off
defparam \inst5|nextline_r[40]~141 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[40]~141 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N17
dffeas \inst5|nextline_r[40] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[40]~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[40] .is_wysiwyg = "true";
defparam \inst5|nextline_r[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N18
cycloneive_lcell_comb \inst5|nextline_r[41]~143 (
// Equation(s):
// \inst5|nextline_r[41]~143_combout  = (\inst5|nextline_r [41] & (\inst5|nextline_r[40]~142  $ (GND))) # (!\inst5|nextline_r [41] & (!\inst5|nextline_r[40]~142  & VCC))
// \inst5|nextline_r[41]~144  = CARRY((\inst5|nextline_r [41] & !\inst5|nextline_r[40]~142 ))

	.dataa(gnd),
	.datab(\inst5|nextline_r [41]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[40]~142 ),
	.combout(\inst5|nextline_r[41]~143_combout ),
	.cout(\inst5|nextline_r[41]~144 ));
// synopsys translate_off
defparam \inst5|nextline_r[41]~143 .lut_mask = 16'hC30C;
defparam \inst5|nextline_r[41]~143 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N19
dffeas \inst5|nextline_r[41] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[41]~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[41] .is_wysiwyg = "true";
defparam \inst5|nextline_r[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N20
cycloneive_lcell_comb \inst5|nextline_r[42]~145 (
// Equation(s):
// \inst5|nextline_r[42]~145_combout  = (\inst5|nextline_r [42] & (!\inst5|nextline_r[41]~144 )) # (!\inst5|nextline_r [42] & ((\inst5|nextline_r[41]~144 ) # (GND)))
// \inst5|nextline_r[42]~146  = CARRY((!\inst5|nextline_r[41]~144 ) # (!\inst5|nextline_r [42]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [42]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[41]~144 ),
	.combout(\inst5|nextline_r[42]~145_combout ),
	.cout(\inst5|nextline_r[42]~146 ));
// synopsys translate_off
defparam \inst5|nextline_r[42]~145 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[42]~145 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N21
dffeas \inst5|nextline_r[42] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[42]~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[42] .is_wysiwyg = "true";
defparam \inst5|nextline_r[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N22
cycloneive_lcell_comb \inst5|nextline_r[43]~147 (
// Equation(s):
// \inst5|nextline_r[43]~147_combout  = (\inst5|nextline_r [43] & (\inst5|nextline_r[42]~146  $ (GND))) # (!\inst5|nextline_r [43] & (!\inst5|nextline_r[42]~146  & VCC))
// \inst5|nextline_r[43]~148  = CARRY((\inst5|nextline_r [43] & !\inst5|nextline_r[42]~146 ))

	.dataa(\inst5|nextline_r [43]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[42]~146 ),
	.combout(\inst5|nextline_r[43]~147_combout ),
	.cout(\inst5|nextline_r[43]~148 ));
// synopsys translate_off
defparam \inst5|nextline_r[43]~147 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[43]~147 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N23
dffeas \inst5|nextline_r[43] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[43]~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[43] .is_wysiwyg = "true";
defparam \inst5|nextline_r[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N24
cycloneive_lcell_comb \inst5|nextline_r[44]~149 (
// Equation(s):
// \inst5|nextline_r[44]~149_combout  = (\inst5|nextline_r [44] & (!\inst5|nextline_r[43]~148 )) # (!\inst5|nextline_r [44] & ((\inst5|nextline_r[43]~148 ) # (GND)))
// \inst5|nextline_r[44]~150  = CARRY((!\inst5|nextline_r[43]~148 ) # (!\inst5|nextline_r [44]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [44]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[43]~148 ),
	.combout(\inst5|nextline_r[44]~149_combout ),
	.cout(\inst5|nextline_r[44]~150 ));
// synopsys translate_off
defparam \inst5|nextline_r[44]~149 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[44]~149 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N25
dffeas \inst5|nextline_r[44] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[44]~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[44] .is_wysiwyg = "true";
defparam \inst5|nextline_r[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N26
cycloneive_lcell_comb \inst5|nextline_r[45]~151 (
// Equation(s):
// \inst5|nextline_r[45]~151_combout  = (\inst5|nextline_r [45] & (\inst5|nextline_r[44]~150  $ (GND))) # (!\inst5|nextline_r [45] & (!\inst5|nextline_r[44]~150  & VCC))
// \inst5|nextline_r[45]~152  = CARRY((\inst5|nextline_r [45] & !\inst5|nextline_r[44]~150 ))

	.dataa(gnd),
	.datab(\inst5|nextline_r [45]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[44]~150 ),
	.combout(\inst5|nextline_r[45]~151_combout ),
	.cout(\inst5|nextline_r[45]~152 ));
// synopsys translate_off
defparam \inst5|nextline_r[45]~151 .lut_mask = 16'hC30C;
defparam \inst5|nextline_r[45]~151 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N0
cycloneive_lcell_comb \inst5|nextline_r[45]~feeder (
// Equation(s):
// \inst5|nextline_r[45]~feeder_combout  = \inst5|nextline_r[45]~151_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r[45]~151_combout ),
	.cin(gnd),
	.combout(\inst5|nextline_r[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r[45]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N1
dffeas \inst5|nextline_r[45] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[45] .is_wysiwyg = "true";
defparam \inst5|nextline_r[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N28
cycloneive_lcell_comb \inst5|nextline_r[46]~153 (
// Equation(s):
// \inst5|nextline_r[46]~153_combout  = (\inst5|nextline_r [46] & (!\inst5|nextline_r[45]~152 )) # (!\inst5|nextline_r [46] & ((\inst5|nextline_r[45]~152 ) # (GND)))
// \inst5|nextline_r[46]~154  = CARRY((!\inst5|nextline_r[45]~152 ) # (!\inst5|nextline_r [46]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [46]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[45]~152 ),
	.combout(\inst5|nextline_r[46]~153_combout ),
	.cout(\inst5|nextline_r[46]~154 ));
// synopsys translate_off
defparam \inst5|nextline_r[46]~153 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[46]~153 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N29
dffeas \inst5|nextline_r[46] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[46]~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[46] .is_wysiwyg = "true";
defparam \inst5|nextline_r[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N30
cycloneive_lcell_comb \inst5|nextline_r[47]~155 (
// Equation(s):
// \inst5|nextline_r[47]~155_combout  = (\inst5|nextline_r [47] & (\inst5|nextline_r[46]~154  $ (GND))) # (!\inst5|nextline_r [47] & (!\inst5|nextline_r[46]~154  & VCC))
// \inst5|nextline_r[47]~156  = CARRY((\inst5|nextline_r [47] & !\inst5|nextline_r[46]~154 ))

	.dataa(\inst5|nextline_r [47]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[46]~154 ),
	.combout(\inst5|nextline_r[47]~155_combout ),
	.cout(\inst5|nextline_r[47]~156 ));
// synopsys translate_off
defparam \inst5|nextline_r[47]~155 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[47]~155 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y21_N31
dffeas \inst5|nextline_r[47] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[47]~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[47] .is_wysiwyg = "true";
defparam \inst5|nextline_r[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N0
cycloneive_lcell_comb \inst5|nextline_r[48]~157 (
// Equation(s):
// \inst5|nextline_r[48]~157_combout  = (\inst5|nextline_r [48] & (!\inst5|nextline_r[47]~156 )) # (!\inst5|nextline_r [48] & ((\inst5|nextline_r[47]~156 ) # (GND)))
// \inst5|nextline_r[48]~158  = CARRY((!\inst5|nextline_r[47]~156 ) # (!\inst5|nextline_r [48]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [48]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[47]~156 ),
	.combout(\inst5|nextline_r[48]~157_combout ),
	.cout(\inst5|nextline_r[48]~158 ));
// synopsys translate_off
defparam \inst5|nextline_r[48]~157 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[48]~157 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N1
dffeas \inst5|nextline_r[48] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[48]~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[48] .is_wysiwyg = "true";
defparam \inst5|nextline_r[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N2
cycloneive_lcell_comb \inst5|nextline_r[49]~159 (
// Equation(s):
// \inst5|nextline_r[49]~159_combout  = (\inst5|nextline_r [49] & (\inst5|nextline_r[48]~158  $ (GND))) # (!\inst5|nextline_r [49] & (!\inst5|nextline_r[48]~158  & VCC))
// \inst5|nextline_r[49]~160  = CARRY((\inst5|nextline_r [49] & !\inst5|nextline_r[48]~158 ))

	.dataa(gnd),
	.datab(\inst5|nextline_r [49]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[48]~158 ),
	.combout(\inst5|nextline_r[49]~159_combout ),
	.cout(\inst5|nextline_r[49]~160 ));
// synopsys translate_off
defparam \inst5|nextline_r[49]~159 .lut_mask = 16'hC30C;
defparam \inst5|nextline_r[49]~159 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N3
dffeas \inst5|nextline_r[49] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[49]~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[49] .is_wysiwyg = "true";
defparam \inst5|nextline_r[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N4
cycloneive_lcell_comb \inst5|nextline_r[50]~161 (
// Equation(s):
// \inst5|nextline_r[50]~161_combout  = (\inst5|nextline_r [50] & (!\inst5|nextline_r[49]~160 )) # (!\inst5|nextline_r [50] & ((\inst5|nextline_r[49]~160 ) # (GND)))
// \inst5|nextline_r[50]~162  = CARRY((!\inst5|nextline_r[49]~160 ) # (!\inst5|nextline_r [50]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [50]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[49]~160 ),
	.combout(\inst5|nextline_r[50]~161_combout ),
	.cout(\inst5|nextline_r[50]~162 ));
// synopsys translate_off
defparam \inst5|nextline_r[50]~161 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[50]~161 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N5
dffeas \inst5|nextline_r[50] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[50]~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[50] .is_wysiwyg = "true";
defparam \inst5|nextline_r[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N6
cycloneive_lcell_comb \inst5|nextline_r[51]~163 (
// Equation(s):
// \inst5|nextline_r[51]~163_combout  = (\inst5|nextline_r [51] & (\inst5|nextline_r[50]~162  $ (GND))) # (!\inst5|nextline_r [51] & (!\inst5|nextline_r[50]~162  & VCC))
// \inst5|nextline_r[51]~164  = CARRY((\inst5|nextline_r [51] & !\inst5|nextline_r[50]~162 ))

	.dataa(\inst5|nextline_r [51]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[50]~162 ),
	.combout(\inst5|nextline_r[51]~163_combout ),
	.cout(\inst5|nextline_r[51]~164 ));
// synopsys translate_off
defparam \inst5|nextline_r[51]~163 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[51]~163 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N7
dffeas \inst5|nextline_r[51] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[51]~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[51] .is_wysiwyg = "true";
defparam \inst5|nextline_r[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N8
cycloneive_lcell_comb \inst5|nextline_r[52]~165 (
// Equation(s):
// \inst5|nextline_r[52]~165_combout  = (\inst5|nextline_r [52] & (!\inst5|nextline_r[51]~164 )) # (!\inst5|nextline_r [52] & ((\inst5|nextline_r[51]~164 ) # (GND)))
// \inst5|nextline_r[52]~166  = CARRY((!\inst5|nextline_r[51]~164 ) # (!\inst5|nextline_r [52]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [52]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[51]~164 ),
	.combout(\inst5|nextline_r[52]~165_combout ),
	.cout(\inst5|nextline_r[52]~166 ));
// synopsys translate_off
defparam \inst5|nextline_r[52]~165 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[52]~165 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N9
dffeas \inst5|nextline_r[52] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[52]~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[52] .is_wysiwyg = "true";
defparam \inst5|nextline_r[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N10
cycloneive_lcell_comb \inst5|nextline_r[53]~167 (
// Equation(s):
// \inst5|nextline_r[53]~167_combout  = (\inst5|nextline_r [53] & (\inst5|nextline_r[52]~166  $ (GND))) # (!\inst5|nextline_r [53] & (!\inst5|nextline_r[52]~166  & VCC))
// \inst5|nextline_r[53]~168  = CARRY((\inst5|nextline_r [53] & !\inst5|nextline_r[52]~166 ))

	.dataa(\inst5|nextline_r [53]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[52]~166 ),
	.combout(\inst5|nextline_r[53]~167_combout ),
	.cout(\inst5|nextline_r[53]~168 ));
// synopsys translate_off
defparam \inst5|nextline_r[53]~167 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[53]~167 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N11
dffeas \inst5|nextline_r[53] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[53]~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[53] .is_wysiwyg = "true";
defparam \inst5|nextline_r[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N12
cycloneive_lcell_comb \inst5|nextline_r[54]~169 (
// Equation(s):
// \inst5|nextline_r[54]~169_combout  = (\inst5|nextline_r [54] & (!\inst5|nextline_r[53]~168 )) # (!\inst5|nextline_r [54] & ((\inst5|nextline_r[53]~168 ) # (GND)))
// \inst5|nextline_r[54]~170  = CARRY((!\inst5|nextline_r[53]~168 ) # (!\inst5|nextline_r [54]))

	.dataa(\inst5|nextline_r [54]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[53]~168 ),
	.combout(\inst5|nextline_r[54]~169_combout ),
	.cout(\inst5|nextline_r[54]~170 ));
// synopsys translate_off
defparam \inst5|nextline_r[54]~169 .lut_mask = 16'h5A5F;
defparam \inst5|nextline_r[54]~169 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N13
dffeas \inst5|nextline_r[54] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[54]~169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[54] .is_wysiwyg = "true";
defparam \inst5|nextline_r[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N14
cycloneive_lcell_comb \inst5|nextline_r[55]~171 (
// Equation(s):
// \inst5|nextline_r[55]~171_combout  = (\inst5|nextline_r [55] & (\inst5|nextline_r[54]~170  $ (GND))) # (!\inst5|nextline_r [55] & (!\inst5|nextline_r[54]~170  & VCC))
// \inst5|nextline_r[55]~172  = CARRY((\inst5|nextline_r [55] & !\inst5|nextline_r[54]~170 ))

	.dataa(gnd),
	.datab(\inst5|nextline_r [55]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[54]~170 ),
	.combout(\inst5|nextline_r[55]~171_combout ),
	.cout(\inst5|nextline_r[55]~172 ));
// synopsys translate_off
defparam \inst5|nextline_r[55]~171 .lut_mask = 16'hC30C;
defparam \inst5|nextline_r[55]~171 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N15
dffeas \inst5|nextline_r[55] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[55]~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[55] .is_wysiwyg = "true";
defparam \inst5|nextline_r[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N16
cycloneive_lcell_comb \inst5|nextline_r[56]~173 (
// Equation(s):
// \inst5|nextline_r[56]~173_combout  = (\inst5|nextline_r [56] & (!\inst5|nextline_r[55]~172 )) # (!\inst5|nextline_r [56] & ((\inst5|nextline_r[55]~172 ) # (GND)))
// \inst5|nextline_r[56]~174  = CARRY((!\inst5|nextline_r[55]~172 ) # (!\inst5|nextline_r [56]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [56]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[55]~172 ),
	.combout(\inst5|nextline_r[56]~173_combout ),
	.cout(\inst5|nextline_r[56]~174 ));
// synopsys translate_off
defparam \inst5|nextline_r[56]~173 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[56]~173 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N17
dffeas \inst5|nextline_r[56] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[56]~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[56] .is_wysiwyg = "true";
defparam \inst5|nextline_r[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N18
cycloneive_lcell_comb \inst5|nextline_r[57]~175 (
// Equation(s):
// \inst5|nextline_r[57]~175_combout  = (\inst5|nextline_r [57] & (\inst5|nextline_r[56]~174  $ (GND))) # (!\inst5|nextline_r [57] & (!\inst5|nextline_r[56]~174  & VCC))
// \inst5|nextline_r[57]~176  = CARRY((\inst5|nextline_r [57] & !\inst5|nextline_r[56]~174 ))

	.dataa(gnd),
	.datab(\inst5|nextline_r [57]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[56]~174 ),
	.combout(\inst5|nextline_r[57]~175_combout ),
	.cout(\inst5|nextline_r[57]~176 ));
// synopsys translate_off
defparam \inst5|nextline_r[57]~175 .lut_mask = 16'hC30C;
defparam \inst5|nextline_r[57]~175 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N19
dffeas \inst5|nextline_r[57] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[57]~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[57] .is_wysiwyg = "true";
defparam \inst5|nextline_r[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N20
cycloneive_lcell_comb \inst5|nextline_r[58]~177 (
// Equation(s):
// \inst5|nextline_r[58]~177_combout  = (\inst5|nextline_r [58] & (!\inst5|nextline_r[57]~176 )) # (!\inst5|nextline_r [58] & ((\inst5|nextline_r[57]~176 ) # (GND)))
// \inst5|nextline_r[58]~178  = CARRY((!\inst5|nextline_r[57]~176 ) # (!\inst5|nextline_r [58]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [58]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[57]~176 ),
	.combout(\inst5|nextline_r[58]~177_combout ),
	.cout(\inst5|nextline_r[58]~178 ));
// synopsys translate_off
defparam \inst5|nextline_r[58]~177 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[58]~177 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N21
dffeas \inst5|nextline_r[58] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[58]~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[58] .is_wysiwyg = "true";
defparam \inst5|nextline_r[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N22
cycloneive_lcell_comb \inst5|nextline_r[59]~179 (
// Equation(s):
// \inst5|nextline_r[59]~179_combout  = (\inst5|nextline_r [59] & (\inst5|nextline_r[58]~178  $ (GND))) # (!\inst5|nextline_r [59] & (!\inst5|nextline_r[58]~178  & VCC))
// \inst5|nextline_r[59]~180  = CARRY((\inst5|nextline_r [59] & !\inst5|nextline_r[58]~178 ))

	.dataa(\inst5|nextline_r [59]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[58]~178 ),
	.combout(\inst5|nextline_r[59]~179_combout ),
	.cout(\inst5|nextline_r[59]~180 ));
// synopsys translate_off
defparam \inst5|nextline_r[59]~179 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[59]~179 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N23
dffeas \inst5|nextline_r[59] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[59]~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[59] .is_wysiwyg = "true";
defparam \inst5|nextline_r[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y21_N15
dffeas \inst5|nextline_r2[59] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[59] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N16
cycloneive_lcell_comb \inst5|nextline_r2[58]~feeder (
// Equation(s):
// \inst5|nextline_r2[58]~feeder_combout  = \inst5|nextline_r [58]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [58]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[58]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N17
dffeas \inst5|nextline_r2[58] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[58] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[58] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \m4_vsync~input (
	.i(m4_vsync),
	.ibar(gnd),
	.o(\m4_vsync~input_o ));
// synopsys translate_off
defparam \m4_vsync~input .bus_hold = "false";
defparam \m4_vsync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N26
cycloneive_lcell_comb \inst5|vsync_r2~feeder (
// Equation(s):
// \inst5|vsync_r2~feeder_combout  = \m4_vsync~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m4_vsync~input_o ),
	.cin(gnd),
	.combout(\inst5|vsync_r2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|vsync_r2~feeder .lut_mask = 16'hFF00;
defparam \inst5|vsync_r2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N27
dffeas \inst5|vsync_r2 (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|vsync_r2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|vsync_r2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|vsync_r2 .is_wysiwyg = "true";
defparam \inst5|vsync_r2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N18
cycloneive_lcell_comb \inst5|vsync_r~feeder (
// Equation(s):
// \inst5|vsync_r~feeder_combout  = \inst5|vsync_r2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|vsync_r2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|vsync_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|vsync_r~feeder .lut_mask = 16'hF0F0;
defparam \inst5|vsync_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N19
dffeas \inst5|vsync_r (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|vsync_r~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|vsync_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|vsync_r .is_wysiwyg = "true";
defparam \inst5|vsync_r .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N31
dffeas \inst5|nextline_r2[9] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[9] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N18
cycloneive_lcell_comb \inst5|nextline_r2[8]~feeder (
// Equation(s):
// \inst5|nextline_r2[8]~feeder_combout  = \inst5|nextline_r [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [8]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[8]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N19
dffeas \inst5|nextline_r2[8] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[8] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N27
dffeas \inst5|oldlinectr[9] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[9] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N6
cycloneive_lcell_comb \inst5|oldlinectr[8]~feeder (
// Equation(s):
// \inst5|oldlinectr[8]~feeder_combout  = \inst5|nextline_r2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [8]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[8]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N7
dffeas \inst5|oldlinectr[8] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[8] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N26
cycloneive_lcell_comb \inst5|Equal0~5 (
// Equation(s):
// \inst5|Equal0~5_combout  = (\inst5|nextline_r2 [9] & (\inst5|oldlinectr [9] & (\inst5|nextline_r2 [8] $ (!\inst5|oldlinectr [8])))) # (!\inst5|nextline_r2 [9] & (!\inst5|oldlinectr [9] & (\inst5|nextline_r2 [8] $ (!\inst5|oldlinectr [8]))))

	.dataa(\inst5|nextline_r2 [9]),
	.datab(\inst5|nextline_r2 [8]),
	.datac(\inst5|oldlinectr [9]),
	.datad(\inst5|oldlinectr [8]),
	.cin(gnd),
	.combout(\inst5|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~5 .lut_mask = 16'h8421;
defparam \inst5|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N30
cycloneive_lcell_comb \inst5|nextline_r2[10]~feeder (
// Equation(s):
// \inst5|nextline_r2[10]~feeder_combout  = \inst5|nextline_r [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [10]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[10]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y22_N31
dffeas \inst5|nextline_r2[10] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[10] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N24
cycloneive_lcell_comb \inst5|nextline_r2[11]~feeder (
// Equation(s):
// \inst5|nextline_r2[11]~feeder_combout  = \inst5|nextline_r [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [11]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[11]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N25
dffeas \inst5|nextline_r2[11] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[11] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N5
dffeas \inst5|oldlinectr[11] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[11] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N3
dffeas \inst5|oldlinectr[10] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[10] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N4
cycloneive_lcell_comb \inst5|Equal0~6 (
// Equation(s):
// \inst5|Equal0~6_combout  = (\inst5|nextline_r2 [10] & (\inst5|oldlinectr [10] & (\inst5|nextline_r2 [11] $ (!\inst5|oldlinectr [11])))) # (!\inst5|nextline_r2 [10] & (!\inst5|oldlinectr [10] & (\inst5|nextline_r2 [11] $ (!\inst5|oldlinectr [11]))))

	.dataa(\inst5|nextline_r2 [10]),
	.datab(\inst5|nextline_r2 [11]),
	.datac(\inst5|oldlinectr [11]),
	.datad(\inst5|oldlinectr [10]),
	.cin(gnd),
	.combout(\inst5|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~6 .lut_mask = 16'h8241;
defparam \inst5|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N20
cycloneive_lcell_comb \inst5|nextline_r2[13]~feeder (
// Equation(s):
// \inst5|nextline_r2[13]~feeder_combout  = \inst5|nextline_r [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [13]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[13]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N21
dffeas \inst5|nextline_r2[13] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[13] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N15
dffeas \inst5|nextline_r2[12] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[12] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N23
dffeas \inst5|oldlinectr[12] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[12] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N28
cycloneive_lcell_comb \inst5|oldlinectr[13]~feeder (
// Equation(s):
// \inst5|oldlinectr[13]~feeder_combout  = \inst5|nextline_r2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [13]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[13]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N29
dffeas \inst5|oldlinectr[13] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[13] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N22
cycloneive_lcell_comb \inst5|Equal0~7 (
// Equation(s):
// \inst5|Equal0~7_combout  = (\inst5|nextline_r2 [13] & (\inst5|oldlinectr [13] & (\inst5|nextline_r2 [12] $ (!\inst5|oldlinectr [12])))) # (!\inst5|nextline_r2 [13] & (!\inst5|oldlinectr [13] & (\inst5|nextline_r2 [12] $ (!\inst5|oldlinectr [12]))))

	.dataa(\inst5|nextline_r2 [13]),
	.datab(\inst5|nextline_r2 [12]),
	.datac(\inst5|oldlinectr [12]),
	.datad(\inst5|oldlinectr [13]),
	.cin(gnd),
	.combout(\inst5|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~7 .lut_mask = 16'h8241;
defparam \inst5|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N13
dffeas \inst5|nextline_r2[15] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[15] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N8
cycloneive_lcell_comb \inst5|nextline_r2[14]~feeder (
// Equation(s):
// \inst5|nextline_r2[14]~feeder_combout  = \inst5|nextline_r [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [14]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[14]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N9
dffeas \inst5|nextline_r2[14] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[14] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N11
dffeas \inst5|oldlinectr[14] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[14] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N0
cycloneive_lcell_comb \inst5|oldlinectr[15]~feeder (
// Equation(s):
// \inst5|oldlinectr[15]~feeder_combout  = \inst5|nextline_r2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [15]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[15]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N1
dffeas \inst5|oldlinectr[15] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[15] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N10
cycloneive_lcell_comb \inst5|Equal0~8 (
// Equation(s):
// \inst5|Equal0~8_combout  = (\inst5|nextline_r2 [15] & (\inst5|oldlinectr [15] & (\inst5|nextline_r2 [14] $ (!\inst5|oldlinectr [14])))) # (!\inst5|nextline_r2 [15] & (!\inst5|oldlinectr [15] & (\inst5|nextline_r2 [14] $ (!\inst5|oldlinectr [14]))))

	.dataa(\inst5|nextline_r2 [15]),
	.datab(\inst5|nextline_r2 [14]),
	.datac(\inst5|oldlinectr [14]),
	.datad(\inst5|oldlinectr [15]),
	.cin(gnd),
	.combout(\inst5|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~8 .lut_mask = 16'h8241;
defparam \inst5|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N16
cycloneive_lcell_comb \inst5|Equal0~9 (
// Equation(s):
// \inst5|Equal0~9_combout  = (\inst5|Equal0~5_combout  & (\inst5|Equal0~6_combout  & (\inst5|Equal0~7_combout  & \inst5|Equal0~8_combout )))

	.dataa(\inst5|Equal0~5_combout ),
	.datab(\inst5|Equal0~6_combout ),
	.datac(\inst5|Equal0~7_combout ),
	.datad(\inst5|Equal0~8_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~9 .lut_mask = 16'h8000;
defparam \inst5|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N16
cycloneive_lcell_comb \inst5|nextline_r2[0]~feeder (
// Equation(s):
// \inst5|nextline_r2[0]~feeder_combout  = \inst5|nextline_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [0]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[0]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y22_N17
dffeas \inst5|nextline_r2[0] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[0] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N14
cycloneive_lcell_comb \inst5|nextline_r2[1]~feeder (
// Equation(s):
// \inst5|nextline_r2[1]~feeder_combout  = \inst5|nextline_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [1]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[1]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N15
dffeas \inst5|nextline_r2[1] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[1] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N11
dffeas \inst5|oldlinectr[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[1] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N2
cycloneive_lcell_comb \inst5|oldlinectr[0]~feeder (
// Equation(s):
// \inst5|oldlinectr[0]~feeder_combout  = \inst5|nextline_r2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [0]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[0]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N3
dffeas \inst5|oldlinectr[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[0] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N10
cycloneive_lcell_comb \inst5|Equal0~0 (
// Equation(s):
// \inst5|Equal0~0_combout  = (\inst5|nextline_r2 [0] & (\inst5|oldlinectr [0] & (\inst5|nextline_r2 [1] $ (!\inst5|oldlinectr [1])))) # (!\inst5|nextline_r2 [0] & (!\inst5|oldlinectr [0] & (\inst5|nextline_r2 [1] $ (!\inst5|oldlinectr [1]))))

	.dataa(\inst5|nextline_r2 [0]),
	.datab(\inst5|nextline_r2 [1]),
	.datac(\inst5|oldlinectr [1]),
	.datad(\inst5|oldlinectr [0]),
	.cin(gnd),
	.combout(\inst5|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~0 .lut_mask = 16'h8241;
defparam \inst5|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N0
cycloneive_lcell_comb \inst5|nextline_r2[3]~feeder (
// Equation(s):
// \inst5|nextline_r2[3]~feeder_combout  = \inst5|nextline_r [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [3]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[3]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N1
dffeas \inst5|nextline_r2[3] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[3] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N18
cycloneive_lcell_comb \inst5|nextline_r2[2]~feeder (
// Equation(s):
// \inst5|nextline_r2[2]~feeder_combout  = \inst5|nextline_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [2]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[2]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N19
dffeas \inst5|nextline_r2[2] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[2] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N17
dffeas \inst5|oldlinectr[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[3] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N0
cycloneive_lcell_comb \inst5|oldlinectr[2]~feeder (
// Equation(s):
// \inst5|oldlinectr[2]~feeder_combout  = \inst5|nextline_r2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [2]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[2]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N1
dffeas \inst5|oldlinectr[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[2] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N16
cycloneive_lcell_comb \inst5|Equal0~1 (
// Equation(s):
// \inst5|Equal0~1_combout  = (\inst5|nextline_r2 [3] & (\inst5|oldlinectr [3] & (\inst5|nextline_r2 [2] $ (!\inst5|oldlinectr [2])))) # (!\inst5|nextline_r2 [3] & (!\inst5|oldlinectr [3] & (\inst5|nextline_r2 [2] $ (!\inst5|oldlinectr [2]))))

	.dataa(\inst5|nextline_r2 [3]),
	.datab(\inst5|nextline_r2 [2]),
	.datac(\inst5|oldlinectr [3]),
	.datad(\inst5|oldlinectr [2]),
	.cin(gnd),
	.combout(\inst5|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~1 .lut_mask = 16'h8421;
defparam \inst5|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N12
cycloneive_lcell_comb \inst5|nextline_r2[4]~feeder (
// Equation(s):
// \inst5|nextline_r2[4]~feeder_combout  = \inst5|nextline_r [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [4]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[4]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N13
dffeas \inst5|nextline_r2[4] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[4] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N8
cycloneive_lcell_comb \inst5|nextline_r2[5]~feeder (
// Equation(s):
// \inst5|nextline_r2[5]~feeder_combout  = \inst5|nextline_r [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [5]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[5]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N9
dffeas \inst5|nextline_r2[5] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[5] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N23
dffeas \inst5|oldlinectr[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[5] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N20
cycloneive_lcell_comb \inst5|oldlinectr[4]~feeder (
// Equation(s):
// \inst5|oldlinectr[4]~feeder_combout  = \inst5|nextline_r2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [4]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[4]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N21
dffeas \inst5|oldlinectr[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[4] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N22
cycloneive_lcell_comb \inst5|Equal0~2 (
// Equation(s):
// \inst5|Equal0~2_combout  = (\inst5|nextline_r2 [4] & (\inst5|oldlinectr [4] & (\inst5|nextline_r2 [5] $ (!\inst5|oldlinectr [5])))) # (!\inst5|nextline_r2 [4] & (!\inst5|oldlinectr [4] & (\inst5|nextline_r2 [5] $ (!\inst5|oldlinectr [5]))))

	.dataa(\inst5|nextline_r2 [4]),
	.datab(\inst5|nextline_r2 [5]),
	.datac(\inst5|oldlinectr [5]),
	.datad(\inst5|oldlinectr [4]),
	.cin(gnd),
	.combout(\inst5|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~2 .lut_mask = 16'h8241;
defparam \inst5|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N30
cycloneive_lcell_comb \inst5|nextline_r2[6]~feeder (
// Equation(s):
// \inst5|nextline_r2[6]~feeder_combout  = \inst5|nextline_r [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [6]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[6]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N31
dffeas \inst5|nextline_r2[6] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[6] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N4
cycloneive_lcell_comb \inst5|nextline_r2[7]~feeder (
// Equation(s):
// \inst5|nextline_r2[7]~feeder_combout  = \inst5|nextline_r [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [7]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[7]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N5
dffeas \inst5|nextline_r2[7] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[7] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N7
dffeas \inst5|oldlinectr[6] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[6] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N25
dffeas \inst5|oldlinectr[7] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[7] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N6
cycloneive_lcell_comb \inst5|Equal0~3 (
// Equation(s):
// \inst5|Equal0~3_combout  = (\inst5|nextline_r2 [6] & (\inst5|oldlinectr [6] & (\inst5|nextline_r2 [7] $ (!\inst5|oldlinectr [7])))) # (!\inst5|nextline_r2 [6] & (!\inst5|oldlinectr [6] & (\inst5|nextline_r2 [7] $ (!\inst5|oldlinectr [7]))))

	.dataa(\inst5|nextline_r2 [6]),
	.datab(\inst5|nextline_r2 [7]),
	.datac(\inst5|oldlinectr [6]),
	.datad(\inst5|oldlinectr [7]),
	.cin(gnd),
	.combout(\inst5|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~3 .lut_mask = 16'h8421;
defparam \inst5|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N26
cycloneive_lcell_comb \inst5|Equal0~4 (
// Equation(s):
// \inst5|Equal0~4_combout  = (\inst5|Equal0~0_combout  & (\inst5|Equal0~1_combout  & (\inst5|Equal0~2_combout  & \inst5|Equal0~3_combout )))

	.dataa(\inst5|Equal0~0_combout ),
	.datab(\inst5|Equal0~1_combout ),
	.datac(\inst5|Equal0~2_combout ),
	.datad(\inst5|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~4 .lut_mask = 16'h8000;
defparam \inst5|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N11
dffeas \inst5|nextline_r2[19] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[19] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y22_N9
dffeas \inst5|nextline_r2[18] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[18] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y22_N23
dffeas \inst5|oldlinectr[18] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[18] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N16
cycloneive_lcell_comb \inst5|oldlinectr[19]~feeder (
// Equation(s):
// \inst5|oldlinectr[19]~feeder_combout  = \inst5|nextline_r2 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [19]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[19]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N17
dffeas \inst5|oldlinectr[19] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[19] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N22
cycloneive_lcell_comb \inst5|Equal0~11 (
// Equation(s):
// \inst5|Equal0~11_combout  = (\inst5|nextline_r2 [19] & (\inst5|oldlinectr [19] & (\inst5|nextline_r2 [18] $ (!\inst5|oldlinectr [18])))) # (!\inst5|nextline_r2 [19] & (!\inst5|oldlinectr [19] & (\inst5|nextline_r2 [18] $ (!\inst5|oldlinectr [18]))))

	.dataa(\inst5|nextline_r2 [19]),
	.datab(\inst5|nextline_r2 [18]),
	.datac(\inst5|oldlinectr [18]),
	.datad(\inst5|oldlinectr [19]),
	.cin(gnd),
	.combout(\inst5|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~11 .lut_mask = 16'h8241;
defparam \inst5|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N26
cycloneive_lcell_comb \inst5|nextline_r2[17]~feeder (
// Equation(s):
// \inst5|nextline_r2[17]~feeder_combout  = \inst5|nextline_r [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [17]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[17]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N27
dffeas \inst5|nextline_r2[17] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[17] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y22_N29
dffeas \inst5|nextline_r2[16] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[16] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y22_N5
dffeas \inst5|oldlinectr[17] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[17] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N6
cycloneive_lcell_comb \inst5|oldlinectr[16]~feeder (
// Equation(s):
// \inst5|oldlinectr[16]~feeder_combout  = \inst5|nextline_r2 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [16]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[16]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N7
dffeas \inst5|oldlinectr[16] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[16] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N4
cycloneive_lcell_comb \inst5|Equal0~10 (
// Equation(s):
// \inst5|Equal0~10_combout  = (\inst5|nextline_r2 [17] & (\inst5|oldlinectr [17] & (\inst5|nextline_r2 [16] $ (!\inst5|oldlinectr [16])))) # (!\inst5|nextline_r2 [17] & (!\inst5|oldlinectr [17] & (\inst5|nextline_r2 [16] $ (!\inst5|oldlinectr [16]))))

	.dataa(\inst5|nextline_r2 [17]),
	.datab(\inst5|nextline_r2 [16]),
	.datac(\inst5|oldlinectr [17]),
	.datad(\inst5|oldlinectr [16]),
	.cin(gnd),
	.combout(\inst5|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~10 .lut_mask = 16'h8421;
defparam \inst5|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N2
cycloneive_lcell_comb \inst5|nextline_r2[23]~feeder (
// Equation(s):
// \inst5|nextline_r2[23]~feeder_combout  = \inst5|nextline_r [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [23]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[23]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N3
dffeas \inst5|nextline_r2[23] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[23] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N20
cycloneive_lcell_comb \inst5|nextline_r2[22]~feeder (
// Equation(s):
// \inst5|nextline_r2[22]~feeder_combout  = \inst5|nextline_r [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [22]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[22]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N21
dffeas \inst5|nextline_r2[22] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[22] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y22_N15
dffeas \inst5|oldlinectr[22] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[22] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N12
cycloneive_lcell_comb \inst5|oldlinectr[23]~feeder (
// Equation(s):
// \inst5|oldlinectr[23]~feeder_combout  = \inst5|nextline_r2 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [23]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[23]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N13
dffeas \inst5|oldlinectr[23] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[23] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N14
cycloneive_lcell_comb \inst5|Equal0~13 (
// Equation(s):
// \inst5|Equal0~13_combout  = (\inst5|nextline_r2 [23] & (\inst5|oldlinectr [23] & (\inst5|nextline_r2 [22] $ (!\inst5|oldlinectr [22])))) # (!\inst5|nextline_r2 [23] & (!\inst5|oldlinectr [23] & (\inst5|nextline_r2 [22] $ (!\inst5|oldlinectr [22]))))

	.dataa(\inst5|nextline_r2 [23]),
	.datab(\inst5|nextline_r2 [22]),
	.datac(\inst5|oldlinectr [22]),
	.datad(\inst5|oldlinectr [23]),
	.cin(gnd),
	.combout(\inst5|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~13 .lut_mask = 16'h8241;
defparam \inst5|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N28
cycloneive_lcell_comb \inst5|nextline_r2[20]~feeder (
// Equation(s):
// \inst5|nextline_r2[20]~feeder_combout  = \inst5|nextline_r [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [20]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[20]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N29
dffeas \inst5|nextline_r2[20] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[20] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N24
cycloneive_lcell_comb \inst5|nextline_r2[21]~feeder (
// Equation(s):
// \inst5|nextline_r2[21]~feeder_combout  = \inst5|nextline_r [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [21]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[21]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N25
dffeas \inst5|nextline_r2[21] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[21] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y22_N19
dffeas \inst5|oldlinectr[20] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[20] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N0
cycloneive_lcell_comb \inst5|oldlinectr[21]~feeder (
// Equation(s):
// \inst5|oldlinectr[21]~feeder_combout  = \inst5|nextline_r2 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [21]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[21]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N1
dffeas \inst5|oldlinectr[21] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[21] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N18
cycloneive_lcell_comb \inst5|Equal0~12 (
// Equation(s):
// \inst5|Equal0~12_combout  = (\inst5|nextline_r2 [20] & (\inst5|oldlinectr [20] & (\inst5|nextline_r2 [21] $ (!\inst5|oldlinectr [21])))) # (!\inst5|nextline_r2 [20] & (!\inst5|oldlinectr [20] & (\inst5|nextline_r2 [21] $ (!\inst5|oldlinectr [21]))))

	.dataa(\inst5|nextline_r2 [20]),
	.datab(\inst5|nextline_r2 [21]),
	.datac(\inst5|oldlinectr [20]),
	.datad(\inst5|oldlinectr [21]),
	.cin(gnd),
	.combout(\inst5|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~12 .lut_mask = 16'h8421;
defparam \inst5|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N30
cycloneive_lcell_comb \inst5|Equal0~14 (
// Equation(s):
// \inst5|Equal0~14_combout  = (\inst5|Equal0~11_combout  & (\inst5|Equal0~10_combout  & (\inst5|Equal0~13_combout  & \inst5|Equal0~12_combout )))

	.dataa(\inst5|Equal0~11_combout ),
	.datab(\inst5|Equal0~10_combout ),
	.datac(\inst5|Equal0~13_combout ),
	.datad(\inst5|Equal0~12_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~14 .lut_mask = 16'h8000;
defparam \inst5|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N30
cycloneive_lcell_comb \inst5|nextline_r2[26]~feeder (
// Equation(s):
// \inst5|nextline_r2[26]~feeder_combout  = \inst5|nextline_r [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [26]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[26]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y21_N31
dffeas \inst5|nextline_r2[26] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[26] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N26
cycloneive_lcell_comb \inst5|nextline_r2[27]~feeder (
// Equation(s):
// \inst5|nextline_r2[27]~feeder_combout  = \inst5|nextline_r [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [27]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[27]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y22_N27
dffeas \inst5|nextline_r2[27] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[27] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y21_N27
dffeas \inst5|oldlinectr[26] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[26] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y21_N11
dffeas \inst5|oldlinectr[27] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[27] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N26
cycloneive_lcell_comb \inst5|Equal0~16 (
// Equation(s):
// \inst5|Equal0~16_combout  = (\inst5|nextline_r2 [26] & (\inst5|oldlinectr [26] & (\inst5|nextline_r2 [27] $ (!\inst5|oldlinectr [27])))) # (!\inst5|nextline_r2 [26] & (!\inst5|oldlinectr [26] & (\inst5|nextline_r2 [27] $ (!\inst5|oldlinectr [27]))))

	.dataa(\inst5|nextline_r2 [26]),
	.datab(\inst5|nextline_r2 [27]),
	.datac(\inst5|oldlinectr [26]),
	.datad(\inst5|oldlinectr [27]),
	.cin(gnd),
	.combout(\inst5|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~16 .lut_mask = 16'h8421;
defparam \inst5|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N4
cycloneive_lcell_comb \inst5|nextline_r2[24]~feeder (
// Equation(s):
// \inst5|nextline_r2[24]~feeder_combout  = \inst5|nextline_r [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [24]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[24]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y22_N5
dffeas \inst5|nextline_r2[24] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[24] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N6
cycloneive_lcell_comb \inst5|nextline_r2[25]~feeder (
// Equation(s):
// \inst5|nextline_r2[25]~feeder_combout  = \inst5|nextline_r [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [25]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[25]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y22_N7
dffeas \inst5|nextline_r2[25] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[25] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y21_N5
dffeas \inst5|oldlinectr[24] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[24] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N6
cycloneive_lcell_comb \inst5|oldlinectr[25]~feeder (
// Equation(s):
// \inst5|oldlinectr[25]~feeder_combout  = \inst5|nextline_r2 [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [25]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[25]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y21_N7
dffeas \inst5|oldlinectr[25] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[25] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N4
cycloneive_lcell_comb \inst5|Equal0~15 (
// Equation(s):
// \inst5|Equal0~15_combout  = (\inst5|nextline_r2 [24] & (\inst5|oldlinectr [24] & (\inst5|nextline_r2 [25] $ (!\inst5|oldlinectr [25])))) # (!\inst5|nextline_r2 [24] & (!\inst5|oldlinectr [24] & (\inst5|nextline_r2 [25] $ (!\inst5|oldlinectr [25]))))

	.dataa(\inst5|nextline_r2 [24]),
	.datab(\inst5|nextline_r2 [25]),
	.datac(\inst5|oldlinectr [24]),
	.datad(\inst5|oldlinectr [25]),
	.cin(gnd),
	.combout(\inst5|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~15 .lut_mask = 16'h8421;
defparam \inst5|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y21_N23
dffeas \inst5|nextline_r2[29] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[29] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N14
cycloneive_lcell_comb \inst5|nextline_r2[28]~feeder (
// Equation(s):
// \inst5|nextline_r2[28]~feeder_combout  = \inst5|nextline_r [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [28]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[28]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y21_N15
dffeas \inst5|nextline_r2[28] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[28] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y21_N9
dffeas \inst5|oldlinectr[28] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[28] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y21_N17
dffeas \inst5|oldlinectr[29] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[29] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N8
cycloneive_lcell_comb \inst5|Equal0~17 (
// Equation(s):
// \inst5|Equal0~17_combout  = (\inst5|nextline_r2 [29] & (\inst5|oldlinectr [29] & (\inst5|nextline_r2 [28] $ (!\inst5|oldlinectr [28])))) # (!\inst5|nextline_r2 [29] & (!\inst5|oldlinectr [29] & (\inst5|nextline_r2 [28] $ (!\inst5|oldlinectr [28]))))

	.dataa(\inst5|nextline_r2 [29]),
	.datab(\inst5|nextline_r2 [28]),
	.datac(\inst5|oldlinectr [28]),
	.datad(\inst5|oldlinectr [29]),
	.cin(gnd),
	.combout(\inst5|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~17 .lut_mask = 16'h8241;
defparam \inst5|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y21_N25
dffeas \inst5|nextline_r2[31] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[31] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y21_N13
dffeas \inst5|nextline_r2[30] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[30] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y21_N19
dffeas \inst5|oldlinectr[30] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[30] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N28
cycloneive_lcell_comb \inst5|oldlinectr[31]~feeder (
// Equation(s):
// \inst5|oldlinectr[31]~feeder_combout  = \inst5|nextline_r2 [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [31]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[31]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y21_N29
dffeas \inst5|oldlinectr[31] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[31] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N18
cycloneive_lcell_comb \inst5|Equal0~18 (
// Equation(s):
// \inst5|Equal0~18_combout  = (\inst5|nextline_r2 [31] & (\inst5|oldlinectr [31] & (\inst5|nextline_r2 [30] $ (!\inst5|oldlinectr [30])))) # (!\inst5|nextline_r2 [31] & (!\inst5|oldlinectr [31] & (\inst5|nextline_r2 [30] $ (!\inst5|oldlinectr [30]))))

	.dataa(\inst5|nextline_r2 [31]),
	.datab(\inst5|nextline_r2 [30]),
	.datac(\inst5|oldlinectr [30]),
	.datad(\inst5|oldlinectr [31]),
	.cin(gnd),
	.combout(\inst5|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~18 .lut_mask = 16'h8241;
defparam \inst5|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N20
cycloneive_lcell_comb \inst5|Equal0~19 (
// Equation(s):
// \inst5|Equal0~19_combout  = (\inst5|Equal0~16_combout  & (\inst5|Equal0~15_combout  & (\inst5|Equal0~17_combout  & \inst5|Equal0~18_combout )))

	.dataa(\inst5|Equal0~16_combout ),
	.datab(\inst5|Equal0~15_combout ),
	.datac(\inst5|Equal0~17_combout ),
	.datad(\inst5|Equal0~18_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~19 .lut_mask = 16'h8000;
defparam \inst5|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N4
cycloneive_lcell_comb \inst5|Equal0~20 (
// Equation(s):
// \inst5|Equal0~20_combout  = (\inst5|Equal0~9_combout  & (\inst5|Equal0~4_combout  & (\inst5|Equal0~14_combout  & \inst5|Equal0~19_combout )))

	.dataa(\inst5|Equal0~9_combout ),
	.datab(\inst5|Equal0~4_combout ),
	.datac(\inst5|Equal0~14_combout ),
	.datad(\inst5|Equal0~19_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~20 .lut_mask = 16'h8000;
defparam \inst5|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N0
cycloneive_lcell_comb \inst5|oldlinectr[63]~0 (
// Equation(s):
// \inst5|oldlinectr[63]~0_combout  = (!\m4_video~input_o  & (\inst5|vsync_r~q  & ((!\inst5|Equal0~41_combout ) # (!\inst5|Equal0~20_combout ))))

	.dataa(\m4_video~input_o ),
	.datab(\inst5|vsync_r~q ),
	.datac(\inst5|Equal0~20_combout ),
	.datad(\inst5|Equal0~41_combout ),
	.cin(gnd),
	.combout(\inst5|oldlinectr[63]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[63]~0 .lut_mask = 16'h0444;
defparam \inst5|oldlinectr[63]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N31
dffeas \inst5|oldlinectr[58] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[58] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N20
cycloneive_lcell_comb \inst5|oldlinectr[59]~feeder (
// Equation(s):
// \inst5|oldlinectr[59]~feeder_combout  = \inst5|nextline_r2 [59]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [59]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[59]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N21
dffeas \inst5|oldlinectr[59] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[59] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N30
cycloneive_lcell_comb \inst5|Equal0~37 (
// Equation(s):
// \inst5|Equal0~37_combout  = (\inst5|nextline_r2 [59] & (\inst5|oldlinectr [59] & (\inst5|nextline_r2 [58] $ (!\inst5|oldlinectr [58])))) # (!\inst5|nextline_r2 [59] & (!\inst5|oldlinectr [59] & (\inst5|nextline_r2 [58] $ (!\inst5|oldlinectr [58]))))

	.dataa(\inst5|nextline_r2 [59]),
	.datab(\inst5|nextline_r2 [58]),
	.datac(\inst5|oldlinectr [58]),
	.datad(\inst5|oldlinectr [59]),
	.cin(gnd),
	.combout(\inst5|Equal0~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~37 .lut_mask = 16'h8241;
defparam \inst5|Equal0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N28
cycloneive_lcell_comb \inst5|nextline_r2[57]~feeder (
// Equation(s):
// \inst5|nextline_r2[57]~feeder_combout  = \inst5|nextline_r [57]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [57]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[57]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N29
dffeas \inst5|nextline_r2[57] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[57] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y20_N15
dffeas \inst5|nextline_r2[56] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[56] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y21_N5
dffeas \inst5|oldlinectr[56] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[56] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N2
cycloneive_lcell_comb \inst5|oldlinectr[57]~feeder (
// Equation(s):
// \inst5|oldlinectr[57]~feeder_combout  = \inst5|nextline_r2 [57]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [57]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[57]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N3
dffeas \inst5|oldlinectr[57] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[57] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N4
cycloneive_lcell_comb \inst5|Equal0~36 (
// Equation(s):
// \inst5|Equal0~36_combout  = (\inst5|nextline_r2 [57] & (\inst5|oldlinectr [57] & (\inst5|nextline_r2 [56] $ (!\inst5|oldlinectr [56])))) # (!\inst5|nextline_r2 [57] & (!\inst5|oldlinectr [57] & (\inst5|nextline_r2 [56] $ (!\inst5|oldlinectr [56]))))

	.dataa(\inst5|nextline_r2 [57]),
	.datab(\inst5|nextline_r2 [56]),
	.datac(\inst5|oldlinectr [56]),
	.datad(\inst5|oldlinectr [57]),
	.cin(gnd),
	.combout(\inst5|Equal0~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~36 .lut_mask = 16'h8241;
defparam \inst5|Equal0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N24
cycloneive_lcell_comb \inst5|nextline_r[60]~181 (
// Equation(s):
// \inst5|nextline_r[60]~181_combout  = (\inst5|nextline_r [60] & (!\inst5|nextline_r[59]~180 )) # (!\inst5|nextline_r [60] & ((\inst5|nextline_r[59]~180 ) # (GND)))
// \inst5|nextline_r[60]~182  = CARRY((!\inst5|nextline_r[59]~180 ) # (!\inst5|nextline_r [60]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [60]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[59]~180 ),
	.combout(\inst5|nextline_r[60]~181_combout ),
	.cout(\inst5|nextline_r[60]~182 ));
// synopsys translate_off
defparam \inst5|nextline_r[60]~181 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[60]~181 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N25
dffeas \inst5|nextline_r[60] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[60]~181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[60] .is_wysiwyg = "true";
defparam \inst5|nextline_r[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N0
cycloneive_lcell_comb \inst5|nextline_r2[60]~feeder (
// Equation(s):
// \inst5|nextline_r2[60]~feeder_combout  = \inst5|nextline_r [60]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [60]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[60]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N1
dffeas \inst5|nextline_r2[60] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[60] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N26
cycloneive_lcell_comb \inst5|nextline_r[61]~183 (
// Equation(s):
// \inst5|nextline_r[61]~183_combout  = (\inst5|nextline_r [61] & (\inst5|nextline_r[60]~182  $ (GND))) # (!\inst5|nextline_r [61] & (!\inst5|nextline_r[60]~182  & VCC))
// \inst5|nextline_r[61]~184  = CARRY((\inst5|nextline_r [61] & !\inst5|nextline_r[60]~182 ))

	.dataa(\inst5|nextline_r [61]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[60]~182 ),
	.combout(\inst5|nextline_r[61]~183_combout ),
	.cout(\inst5|nextline_r[61]~184 ));
// synopsys translate_off
defparam \inst5|nextline_r[61]~183 .lut_mask = 16'hA50A;
defparam \inst5|nextline_r[61]~183 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N27
dffeas \inst5|nextline_r[61] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[61]~183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [61]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[61] .is_wysiwyg = "true";
defparam \inst5|nextline_r[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N10
cycloneive_lcell_comb \inst5|nextline_r2[61]~feeder (
// Equation(s):
// \inst5|nextline_r2[61]~feeder_combout  = \inst5|nextline_r [61]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [61]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[61]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N11
dffeas \inst5|nextline_r2[61] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[61] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y21_N7
dffeas \inst5|oldlinectr[60] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[60] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N12
cycloneive_lcell_comb \inst5|oldlinectr[61]~feeder (
// Equation(s):
// \inst5|oldlinectr[61]~feeder_combout  = \inst5|nextline_r2 [61]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [61]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[61]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N13
dffeas \inst5|oldlinectr[61] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [61]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[61] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N6
cycloneive_lcell_comb \inst5|Equal0~38 (
// Equation(s):
// \inst5|Equal0~38_combout  = (\inst5|nextline_r2 [60] & (\inst5|oldlinectr [60] & (\inst5|nextline_r2 [61] $ (!\inst5|oldlinectr [61])))) # (!\inst5|nextline_r2 [60] & (!\inst5|oldlinectr [60] & (\inst5|nextline_r2 [61] $ (!\inst5|oldlinectr [61]))))

	.dataa(\inst5|nextline_r2 [60]),
	.datab(\inst5|nextline_r2 [61]),
	.datac(\inst5|oldlinectr [60]),
	.datad(\inst5|oldlinectr [61]),
	.cin(gnd),
	.combout(\inst5|Equal0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~38 .lut_mask = 16'h8421;
defparam \inst5|Equal0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N28
cycloneive_lcell_comb \inst5|nextline_r[62]~185 (
// Equation(s):
// \inst5|nextline_r[62]~185_combout  = (\inst5|nextline_r [62] & (!\inst5|nextline_r[61]~184 )) # (!\inst5|nextline_r [62] & ((\inst5|nextline_r[61]~184 ) # (GND)))
// \inst5|nextline_r[62]~186  = CARRY((!\inst5|nextline_r[61]~184 ) # (!\inst5|nextline_r [62]))

	.dataa(gnd),
	.datab(\inst5|nextline_r [62]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|nextline_r[61]~184 ),
	.combout(\inst5|nextline_r[62]~185_combout ),
	.cout(\inst5|nextline_r[62]~186 ));
// synopsys translate_off
defparam \inst5|nextline_r[62]~185 .lut_mask = 16'h3C3F;
defparam \inst5|nextline_r[62]~185 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N29
dffeas \inst5|nextline_r[62] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[62]~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [62]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[62] .is_wysiwyg = "true";
defparam \inst5|nextline_r[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y21_N31
dffeas \inst5|nextline_r2[62] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[62] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N30
cycloneive_lcell_comb \inst5|nextline_r[63]~187 (
// Equation(s):
// \inst5|nextline_r[63]~187_combout  = \inst5|nextline_r [63] $ (!\inst5|nextline_r[62]~186 )

	.dataa(\inst5|nextline_r [63]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|nextline_r[62]~186 ),
	.combout(\inst5|nextline_r[63]~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r[63]~187 .lut_mask = 16'hA5A5;
defparam \inst5|nextline_r[63]~187 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y20_N31
dffeas \inst5|nextline_r[63] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r[63]~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r [63]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r[63] .is_wysiwyg = "true";
defparam \inst5|nextline_r[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y21_N25
dffeas \inst5|nextline_r2[63] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[63] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y21_N9
dffeas \inst5|oldlinectr[62] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [62]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[62] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N18
cycloneive_lcell_comb \inst5|oldlinectr[63]~feeder (
// Equation(s):
// \inst5|oldlinectr[63]~feeder_combout  = \inst5|nextline_r2 [63]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [63]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[63]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N19
dffeas \inst5|oldlinectr[63] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [63]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[63] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N8
cycloneive_lcell_comb \inst5|Equal0~39 (
// Equation(s):
// \inst5|Equal0~39_combout  = (\inst5|nextline_r2 [62] & (\inst5|oldlinectr [62] & (\inst5|nextline_r2 [63] $ (!\inst5|oldlinectr [63])))) # (!\inst5|nextline_r2 [62] & (!\inst5|oldlinectr [62] & (\inst5|nextline_r2 [63] $ (!\inst5|oldlinectr [63]))))

	.dataa(\inst5|nextline_r2 [62]),
	.datab(\inst5|nextline_r2 [63]),
	.datac(\inst5|oldlinectr [62]),
	.datad(\inst5|oldlinectr [63]),
	.cin(gnd),
	.combout(\inst5|Equal0~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~39 .lut_mask = 16'h8421;
defparam \inst5|Equal0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N22
cycloneive_lcell_comb \inst5|Equal0~40 (
// Equation(s):
// \inst5|Equal0~40_combout  = (\inst5|Equal0~37_combout  & (\inst5|Equal0~36_combout  & (\inst5|Equal0~38_combout  & \inst5|Equal0~39_combout )))

	.dataa(\inst5|Equal0~37_combout ),
	.datab(\inst5|Equal0~36_combout ),
	.datac(\inst5|Equal0~38_combout ),
	.datad(\inst5|Equal0~39_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~40 .lut_mask = 16'h8000;
defparam \inst5|Equal0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N26
cycloneive_lcell_comb \inst5|nextline_r2[45]~feeder (
// Equation(s):
// \inst5|nextline_r2[45]~feeder_combout  = \inst5|nextline_r [45]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [45]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[45]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N27
dffeas \inst5|nextline_r2[45] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[45] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y19_N5
dffeas \inst5|nextline_r2[44] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [44]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[44] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y19_N31
dffeas \inst5|oldlinectr[44] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [44]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[44] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y19_N21
dffeas \inst5|oldlinectr[45] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [45]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[45] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N30
cycloneive_lcell_comb \inst5|Equal0~28 (
// Equation(s):
// \inst5|Equal0~28_combout  = (\inst5|nextline_r2 [45] & (\inst5|oldlinectr [45] & (\inst5|nextline_r2 [44] $ (!\inst5|oldlinectr [44])))) # (!\inst5|nextline_r2 [45] & (!\inst5|oldlinectr [45] & (\inst5|nextline_r2 [44] $ (!\inst5|oldlinectr [44]))))

	.dataa(\inst5|nextline_r2 [45]),
	.datab(\inst5|nextline_r2 [44]),
	.datac(\inst5|oldlinectr [44]),
	.datad(\inst5|oldlinectr [45]),
	.cin(gnd),
	.combout(\inst5|Equal0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~28 .lut_mask = 16'h8241;
defparam \inst5|Equal0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N26
cycloneive_lcell_comb \inst5|nextline_r2[47]~feeder (
// Equation(s):
// \inst5|nextline_r2[47]~feeder_combout  = \inst5|nextline_r [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [47]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[47]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N27
dffeas \inst5|nextline_r2[47] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[47] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N6
cycloneive_lcell_comb \inst5|nextline_r2[46]~feeder (
// Equation(s):
// \inst5|nextline_r2[46]~feeder_combout  = \inst5|nextline_r [46]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [46]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[46]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y19_N7
dffeas \inst5|nextline_r2[46] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[46] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y19_N15
dffeas \inst5|oldlinectr[46] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [46]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[46] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N24
cycloneive_lcell_comb \inst5|oldlinectr[47]~feeder (
// Equation(s):
// \inst5|oldlinectr[47]~feeder_combout  = \inst5|nextline_r2 [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [47]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[47]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N25
dffeas \inst5|oldlinectr[47] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[47] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N14
cycloneive_lcell_comb \inst5|Equal0~29 (
// Equation(s):
// \inst5|Equal0~29_combout  = (\inst5|nextline_r2 [47] & (\inst5|oldlinectr [47] & (\inst5|nextline_r2 [46] $ (!\inst5|oldlinectr [46])))) # (!\inst5|nextline_r2 [47] & (!\inst5|oldlinectr [47] & (\inst5|nextline_r2 [46] $ (!\inst5|oldlinectr [46]))))

	.dataa(\inst5|nextline_r2 [47]),
	.datab(\inst5|nextline_r2 [46]),
	.datac(\inst5|oldlinectr [46]),
	.datad(\inst5|oldlinectr [47]),
	.cin(gnd),
	.combout(\inst5|Equal0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~29 .lut_mask = 16'h8241;
defparam \inst5|Equal0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N11
dffeas \inst5|nextline_r2[41] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[41] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N16
cycloneive_lcell_comb \inst5|nextline_r2[40]~feeder (
// Equation(s):
// \inst5|nextline_r2[40]~feeder_combout  = \inst5|nextline_r [40]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [40]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[40]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y19_N17
dffeas \inst5|nextline_r2[40] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[40] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y19_N23
dffeas \inst5|oldlinectr[40] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[40] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N28
cycloneive_lcell_comb \inst5|oldlinectr[41]~feeder (
// Equation(s):
// \inst5|oldlinectr[41]~feeder_combout  = \inst5|nextline_r2 [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [41]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[41]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N29
dffeas \inst5|oldlinectr[41] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[41] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N22
cycloneive_lcell_comb \inst5|Equal0~26 (
// Equation(s):
// \inst5|Equal0~26_combout  = (\inst5|nextline_r2 [41] & (\inst5|oldlinectr [41] & (\inst5|nextline_r2 [40] $ (!\inst5|oldlinectr [40])))) # (!\inst5|nextline_r2 [41] & (!\inst5|oldlinectr [41] & (\inst5|nextline_r2 [40] $ (!\inst5|oldlinectr [40]))))

	.dataa(\inst5|nextline_r2 [41]),
	.datab(\inst5|nextline_r2 [40]),
	.datac(\inst5|oldlinectr [40]),
	.datad(\inst5|oldlinectr [41]),
	.cin(gnd),
	.combout(\inst5|Equal0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~26 .lut_mask = 16'h8241;
defparam \inst5|Equal0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N20
cycloneive_lcell_comb \inst5|nextline_r2[43]~feeder (
// Equation(s):
// \inst5|nextline_r2[43]~feeder_combout  = \inst5|nextline_r [43]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [43]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[43]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N21
dffeas \inst5|nextline_r2[43] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[43] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y19_N9
dffeas \inst5|nextline_r2[42] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[42] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y19_N13
dffeas \inst5|oldlinectr[42] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[42] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N2
cycloneive_lcell_comb \inst5|oldlinectr[43]~feeder (
// Equation(s):
// \inst5|oldlinectr[43]~feeder_combout  = \inst5|nextline_r2 [43]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [43]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[43]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N3
dffeas \inst5|oldlinectr[43] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[43] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N12
cycloneive_lcell_comb \inst5|Equal0~27 (
// Equation(s):
// \inst5|Equal0~27_combout  = (\inst5|nextline_r2 [43] & (\inst5|oldlinectr [43] & (\inst5|nextline_r2 [42] $ (!\inst5|oldlinectr [42])))) # (!\inst5|nextline_r2 [43] & (!\inst5|oldlinectr [43] & (\inst5|nextline_r2 [42] $ (!\inst5|oldlinectr [42]))))

	.dataa(\inst5|nextline_r2 [43]),
	.datab(\inst5|nextline_r2 [42]),
	.datac(\inst5|oldlinectr [42]),
	.datad(\inst5|oldlinectr [43]),
	.cin(gnd),
	.combout(\inst5|Equal0~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~27 .lut_mask = 16'h8241;
defparam \inst5|Equal0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N18
cycloneive_lcell_comb \inst5|Equal0~30 (
// Equation(s):
// \inst5|Equal0~30_combout  = (\inst5|Equal0~28_combout  & (\inst5|Equal0~29_combout  & (\inst5|Equal0~26_combout  & \inst5|Equal0~27_combout )))

	.dataa(\inst5|Equal0~28_combout ),
	.datab(\inst5|Equal0~29_combout ),
	.datac(\inst5|Equal0~26_combout ),
	.datad(\inst5|Equal0~27_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~30 .lut_mask = 16'h8000;
defparam \inst5|Equal0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N27
dffeas \inst5|nextline_r2[38] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[38] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N12
cycloneive_lcell_comb \inst5|nextline_r2[39]~feeder (
// Equation(s):
// \inst5|nextline_r2[39]~feeder_combout  = \inst5|nextline_r [39]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [39]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[39]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N13
dffeas \inst5|nextline_r2[39] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[39] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N11
dffeas \inst5|oldlinectr[38] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[38] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N28
cycloneive_lcell_comb \inst5|oldlinectr[39]~feeder (
// Equation(s):
// \inst5|oldlinectr[39]~feeder_combout  = \inst5|nextline_r2 [39]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [39]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[39]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N29
dffeas \inst5|oldlinectr[39] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[39] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N10
cycloneive_lcell_comb \inst5|Equal0~24 (
// Equation(s):
// \inst5|Equal0~24_combout  = (\inst5|nextline_r2 [38] & (\inst5|oldlinectr [38] & (\inst5|nextline_r2 [39] $ (!\inst5|oldlinectr [39])))) # (!\inst5|nextline_r2 [38] & (!\inst5|oldlinectr [38] & (\inst5|nextline_r2 [39] $ (!\inst5|oldlinectr [39]))))

	.dataa(\inst5|nextline_r2 [38]),
	.datab(\inst5|nextline_r2 [39]),
	.datac(\inst5|oldlinectr [38]),
	.datad(\inst5|oldlinectr [39]),
	.cin(gnd),
	.combout(\inst5|Equal0~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~24 .lut_mask = 16'h8421;
defparam \inst5|Equal0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N14
cycloneive_lcell_comb \inst5|nextline_r2[32]~feeder (
// Equation(s):
// \inst5|nextline_r2[32]~feeder_combout  = \inst5|nextline_r [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [32]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[32]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N15
dffeas \inst5|nextline_r2[32] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[32] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N19
dffeas \inst5|nextline_r2[33] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[33] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N5
dffeas \inst5|oldlinectr[32] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[32] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N16
cycloneive_lcell_comb \inst5|oldlinectr[33]~feeder (
// Equation(s):
// \inst5|oldlinectr[33]~feeder_combout  = \inst5|nextline_r2 [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [33]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[33]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N17
dffeas \inst5|oldlinectr[33] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[33] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N4
cycloneive_lcell_comb \inst5|Equal0~21 (
// Equation(s):
// \inst5|Equal0~21_combout  = (\inst5|nextline_r2 [32] & (\inst5|oldlinectr [32] & (\inst5|nextline_r2 [33] $ (!\inst5|oldlinectr [33])))) # (!\inst5|nextline_r2 [32] & (!\inst5|oldlinectr [32] & (\inst5|nextline_r2 [33] $ (!\inst5|oldlinectr [33]))))

	.dataa(\inst5|nextline_r2 [32]),
	.datab(\inst5|nextline_r2 [33]),
	.datac(\inst5|oldlinectr [32]),
	.datad(\inst5|oldlinectr [33]),
	.cin(gnd),
	.combout(\inst5|Equal0~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~21 .lut_mask = 16'h8421;
defparam \inst5|Equal0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N0
cycloneive_lcell_comb \inst5|nextline_r2[35]~feeder (
// Equation(s):
// \inst5|nextline_r2[35]~feeder_combout  = \inst5|nextline_r [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [35]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[35]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N1
dffeas \inst5|nextline_r2[35] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[35] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N9
dffeas \inst5|nextline_r2[34] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[34] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N31
dffeas \inst5|oldlinectr[34] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[34] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N6
cycloneive_lcell_comb \inst5|oldlinectr[35]~feeder (
// Equation(s):
// \inst5|oldlinectr[35]~feeder_combout  = \inst5|nextline_r2 [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [35]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[35]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N7
dffeas \inst5|oldlinectr[35] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[35] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N30
cycloneive_lcell_comb \inst5|Equal0~22 (
// Equation(s):
// \inst5|Equal0~22_combout  = (\inst5|nextline_r2 [35] & (\inst5|oldlinectr [35] & (\inst5|nextline_r2 [34] $ (!\inst5|oldlinectr [34])))) # (!\inst5|nextline_r2 [35] & (!\inst5|oldlinectr [35] & (\inst5|nextline_r2 [34] $ (!\inst5|oldlinectr [34]))))

	.dataa(\inst5|nextline_r2 [35]),
	.datab(\inst5|nextline_r2 [34]),
	.datac(\inst5|oldlinectr [34]),
	.datad(\inst5|oldlinectr [35]),
	.cin(gnd),
	.combout(\inst5|Equal0~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~22 .lut_mask = 16'h8241;
defparam \inst5|Equal0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N26
cycloneive_lcell_comb \inst5|nextline_r2[36]~feeder (
// Equation(s):
// \inst5|nextline_r2[36]~feeder_combout  = \inst5|nextline_r [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [36]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[36]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N27
dffeas \inst5|nextline_r2[36] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[36] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N23
dffeas \inst5|nextline_r2[37] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[37] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N25
dffeas \inst5|oldlinectr[36] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[36] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N3
dffeas \inst5|oldlinectr[37] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[37] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N24
cycloneive_lcell_comb \inst5|Equal0~23 (
// Equation(s):
// \inst5|Equal0~23_combout  = (\inst5|nextline_r2 [36] & (\inst5|oldlinectr [36] & (\inst5|nextline_r2 [37] $ (!\inst5|oldlinectr [37])))) # (!\inst5|nextline_r2 [36] & (!\inst5|oldlinectr [36] & (\inst5|nextline_r2 [37] $ (!\inst5|oldlinectr [37]))))

	.dataa(\inst5|nextline_r2 [36]),
	.datab(\inst5|nextline_r2 [37]),
	.datac(\inst5|oldlinectr [36]),
	.datad(\inst5|oldlinectr [37]),
	.cin(gnd),
	.combout(\inst5|Equal0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~23 .lut_mask = 16'h8421;
defparam \inst5|Equal0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N20
cycloneive_lcell_comb \inst5|Equal0~25 (
// Equation(s):
// \inst5|Equal0~25_combout  = (\inst5|Equal0~24_combout  & (\inst5|Equal0~21_combout  & (\inst5|Equal0~22_combout  & \inst5|Equal0~23_combout )))

	.dataa(\inst5|Equal0~24_combout ),
	.datab(\inst5|Equal0~21_combout ),
	.datac(\inst5|Equal0~22_combout ),
	.datad(\inst5|Equal0~23_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~25 .lut_mask = 16'h8000;
defparam \inst5|Equal0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N29
dffeas \inst5|nextline_r2[50] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [50]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[50] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N8
cycloneive_lcell_comb \inst5|nextline_r2[51]~feeder (
// Equation(s):
// \inst5|nextline_r2[51]~feeder_combout  = \inst5|nextline_r [51]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [51]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[51]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y21_N9
dffeas \inst5|nextline_r2[51] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[51] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N11
dffeas \inst5|oldlinectr[50] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [50]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[50] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N3
dffeas \inst5|oldlinectr[51] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[51] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N10
cycloneive_lcell_comb \inst5|Equal0~32 (
// Equation(s):
// \inst5|Equal0~32_combout  = (\inst5|nextline_r2 [50] & (\inst5|oldlinectr [50] & (\inst5|nextline_r2 [51] $ (!\inst5|oldlinectr [51])))) # (!\inst5|nextline_r2 [50] & (!\inst5|oldlinectr [50] & (\inst5|nextline_r2 [51] $ (!\inst5|oldlinectr [51]))))

	.dataa(\inst5|nextline_r2 [50]),
	.datab(\inst5|nextline_r2 [51]),
	.datac(\inst5|oldlinectr [50]),
	.datad(\inst5|oldlinectr [51]),
	.cin(gnd),
	.combout(\inst5|Equal0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~32 .lut_mask = 16'h8421;
defparam \inst5|Equal0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N14
cycloneive_lcell_comb \inst5|nextline_r2[49]~feeder (
// Equation(s):
// \inst5|nextline_r2[49]~feeder_combout  = \inst5|nextline_r [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [49]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[49]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y21_N15
dffeas \inst5|nextline_r2[49] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[49] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N6
cycloneive_lcell_comb \inst5|nextline_r2[48]~feeder (
// Equation(s):
// \inst5|nextline_r2[48]~feeder_combout  = \inst5|nextline_r [48]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [48]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[48]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y21_N7
dffeas \inst5|nextline_r2[48] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[48] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N17
dffeas \inst5|oldlinectr[48] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [48]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[48] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N25
dffeas \inst5|oldlinectr[49] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [49]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[49] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N16
cycloneive_lcell_comb \inst5|Equal0~31 (
// Equation(s):
// \inst5|Equal0~31_combout  = (\inst5|nextline_r2 [49] & (\inst5|oldlinectr [49] & (\inst5|nextline_r2 [48] $ (!\inst5|oldlinectr [48])))) # (!\inst5|nextline_r2 [49] & (!\inst5|oldlinectr [49] & (\inst5|nextline_r2 [48] $ (!\inst5|oldlinectr [48]))))

	.dataa(\inst5|nextline_r2 [49]),
	.datab(\inst5|nextline_r2 [48]),
	.datac(\inst5|oldlinectr [48]),
	.datad(\inst5|oldlinectr [49]),
	.cin(gnd),
	.combout(\inst5|Equal0~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~31 .lut_mask = 16'h8241;
defparam \inst5|Equal0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N30
cycloneive_lcell_comb \inst5|nextline_r2[52]~feeder (
// Equation(s):
// \inst5|nextline_r2[52]~feeder_combout  = \inst5|nextline_r [52]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [52]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[52]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y21_N31
dffeas \inst5|nextline_r2[52] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[52] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N18
cycloneive_lcell_comb \inst5|nextline_r2[53]~feeder (
// Equation(s):
// \inst5|nextline_r2[53]~feeder_combout  = \inst5|nextline_r [53]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r [53]),
	.cin(gnd),
	.combout(\inst5|nextline_r2[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|nextline_r2[53]~feeder .lut_mask = 16'hFF00;
defparam \inst5|nextline_r2[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y21_N19
dffeas \inst5|nextline_r2[53] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst5|nextline_r2[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[53] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N5
dffeas \inst5|oldlinectr[52] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[52] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N28
cycloneive_lcell_comb \inst5|oldlinectr[53]~feeder (
// Equation(s):
// \inst5|oldlinectr[53]~feeder_combout  = \inst5|nextline_r2 [53]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [53]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[53]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y21_N29
dffeas \inst5|oldlinectr[53] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[53] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N4
cycloneive_lcell_comb \inst5|Equal0~33 (
// Equation(s):
// \inst5|Equal0~33_combout  = (\inst5|nextline_r2 [52] & (\inst5|oldlinectr [52] & (\inst5|nextline_r2 [53] $ (!\inst5|oldlinectr [53])))) # (!\inst5|nextline_r2 [52] & (!\inst5|oldlinectr [52] & (\inst5|nextline_r2 [53] $ (!\inst5|oldlinectr [53]))))

	.dataa(\inst5|nextline_r2 [52]),
	.datab(\inst5|nextline_r2 [53]),
	.datac(\inst5|oldlinectr [52]),
	.datad(\inst5|oldlinectr [53]),
	.cin(gnd),
	.combout(\inst5|Equal0~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~33 .lut_mask = 16'h8421;
defparam \inst5|Equal0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y21_N23
dffeas \inst5|nextline_r2[54] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [54]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[54] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N13
dffeas \inst5|nextline_r2[55] (
	.clk(!\m4_hsync~input_o ),
	.d(gnd),
	.asdata(\inst5|nextline_r [55]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|nextline_r2 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|nextline_r2[55] .is_wysiwyg = "true";
defparam \inst5|nextline_r2[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N21
dffeas \inst5|oldlinectr[54] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|nextline_r2 [54]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[54] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N0
cycloneive_lcell_comb \inst5|oldlinectr[55]~feeder (
// Equation(s):
// \inst5|oldlinectr[55]~feeder_combout  = \inst5|nextline_r2 [55]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|nextline_r2 [55]),
	.cin(gnd),
	.combout(\inst5|oldlinectr[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|oldlinectr[55]~feeder .lut_mask = 16'hFF00;
defparam \inst5|oldlinectr[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y21_N1
dffeas \inst5|oldlinectr[55] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|oldlinectr[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|oldlinectr[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|oldlinectr [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|oldlinectr[55] .is_wysiwyg = "true";
defparam \inst5|oldlinectr[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N20
cycloneive_lcell_comb \inst5|Equal0~34 (
// Equation(s):
// \inst5|Equal0~34_combout  = (\inst5|nextline_r2 [54] & (\inst5|oldlinectr [54] & (\inst5|nextline_r2 [55] $ (!\inst5|oldlinectr [55])))) # (!\inst5|nextline_r2 [54] & (!\inst5|oldlinectr [54] & (\inst5|nextline_r2 [55] $ (!\inst5|oldlinectr [55]))))

	.dataa(\inst5|nextline_r2 [54]),
	.datab(\inst5|nextline_r2 [55]),
	.datac(\inst5|oldlinectr [54]),
	.datad(\inst5|oldlinectr [55]),
	.cin(gnd),
	.combout(\inst5|Equal0~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~34 .lut_mask = 16'h8421;
defparam \inst5|Equal0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N26
cycloneive_lcell_comb \inst5|Equal0~35 (
// Equation(s):
// \inst5|Equal0~35_combout  = (\inst5|Equal0~32_combout  & (\inst5|Equal0~31_combout  & (\inst5|Equal0~33_combout  & \inst5|Equal0~34_combout )))

	.dataa(\inst5|Equal0~32_combout ),
	.datab(\inst5|Equal0~31_combout ),
	.datac(\inst5|Equal0~33_combout ),
	.datad(\inst5|Equal0~34_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~35 .lut_mask = 16'h8000;
defparam \inst5|Equal0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N28
cycloneive_lcell_comb \inst5|Equal0~41 (
// Equation(s):
// \inst5|Equal0~41_combout  = (\inst5|Equal0~40_combout  & (\inst5|Equal0~30_combout  & (\inst5|Equal0~25_combout  & \inst5|Equal0~35_combout )))

	.dataa(\inst5|Equal0~40_combout ),
	.datab(\inst5|Equal0~30_combout ),
	.datac(\inst5|Equal0~25_combout ),
	.datad(\inst5|Equal0~35_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~41 .lut_mask = 16'h8000;
defparam \inst5|Equal0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N24
cycloneive_lcell_comb \inst5|dot_r2~0 (
// Equation(s):
// \inst5|dot_r2~0_combout  = (\inst5|dot_r2~q ) # ((\inst5|Equal0~41_combout  & (\inst5|vsync_r~q  & \inst5|Equal0~20_combout )))

	.dataa(\inst5|Equal0~41_combout ),
	.datab(\inst5|vsync_r~q ),
	.datac(\inst5|dot_r2~q ),
	.datad(\inst5|Equal0~20_combout ),
	.cin(gnd),
	.combout(\inst5|dot_r2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|dot_r2~0 .lut_mask = 16'hF8F0;
defparam \inst5|dot_r2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N25
dffeas \inst5|dot_r2 (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|dot_r2~0_combout ),
	.asdata(vcc),
	.clrn(!\m4_video~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|dot_r2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|dot_r2 .is_wysiwyg = "true";
defparam \inst5|dot_r2 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N9
dffeas \inst5|pixel_state (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|dot_r2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|pixel_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|pixel_state .is_wysiwyg = "true";
defparam \inst5|pixel_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N0
cycloneive_lcell_comb \inst5|INCounterX[0]~10 (
// Equation(s):
// \inst5|INCounterX[0]~10_combout  = \inst5|INCounterX [0] $ (VCC)
// \inst5|INCounterX[0]~11  = CARRY(\inst5|INCounterX [0])

	.dataa(gnd),
	.datab(\inst5|INCounterX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|INCounterX[0]~10_combout ),
	.cout(\inst5|INCounterX[0]~11 ));
// synopsys translate_off
defparam \inst5|INCounterX[0]~10 .lut_mask = 16'h33CC;
defparam \inst5|INCounterX[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N12
cycloneive_lcell_comb \inst5|dot_r2~1 (
// Equation(s):
// \inst5|dot_r2~1_combout  = ((!\inst5|Equal0~41_combout ) # (!\inst5|Equal0~20_combout )) # (!\inst5|vsync_r~q )

	.dataa(gnd),
	.datab(\inst5|vsync_r~q ),
	.datac(\inst5|Equal0~20_combout ),
	.datad(\inst5|Equal0~41_combout ),
	.cin(gnd),
	.combout(\inst5|dot_r2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|dot_r2~1 .lut_mask = 16'h3FFF;
defparam \inst5|dot_r2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N1
dffeas \inst5|INCounterX[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterX[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|dot_r2~1_combout ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterX[0] .is_wysiwyg = "true";
defparam \inst5|INCounterX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N20
cycloneive_lcell_comb \inst5|waddr[0]~feeder (
// Equation(s):
// \inst5|waddr[0]~feeder_combout  = \inst5|INCounterX [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|INCounterX [0]),
	.cin(gnd),
	.combout(\inst5|waddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|waddr[0]~feeder .lut_mask = 16'hFF00;
defparam \inst5|waddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N6
cycloneive_lcell_comb \inst5|waddr[0]~11 (
// Equation(s):
// \inst5|waddr[0]~11_combout  = (!\m4_video~input_o  & (\inst5|vsync_r~q  & (\inst5|Equal0~20_combout  & \inst5|Equal0~41_combout )))

	.dataa(\m4_video~input_o ),
	.datab(\inst5|vsync_r~q ),
	.datac(\inst5|Equal0~20_combout ),
	.datad(\inst5|Equal0~41_combout ),
	.cin(gnd),
	.combout(\inst5|waddr[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|waddr[0]~11 .lut_mask = 16'h4000;
defparam \inst5|waddr[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N21
dffeas \inst5|waddr[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[0] .is_wysiwyg = "true";
defparam \inst5|waddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N2
cycloneive_lcell_comb \inst5|INCounterX[1]~12 (
// Equation(s):
// \inst5|INCounterX[1]~12_combout  = (\inst5|INCounterX [1] & (!\inst5|INCounterX[0]~11 )) # (!\inst5|INCounterX [1] & ((\inst5|INCounterX[0]~11 ) # (GND)))
// \inst5|INCounterX[1]~13  = CARRY((!\inst5|INCounterX[0]~11 ) # (!\inst5|INCounterX [1]))

	.dataa(gnd),
	.datab(\inst5|INCounterX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterX[0]~11 ),
	.combout(\inst5|INCounterX[1]~12_combout ),
	.cout(\inst5|INCounterX[1]~13 ));
// synopsys translate_off
defparam \inst5|INCounterX[1]~12 .lut_mask = 16'h3C3F;
defparam \inst5|INCounterX[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N3
dffeas \inst5|INCounterX[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterX[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|dot_r2~1_combout ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterX[1] .is_wysiwyg = "true";
defparam \inst5|INCounterX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N6
cycloneive_lcell_comb \inst5|waddr[1]~feeder (
// Equation(s):
// \inst5|waddr[1]~feeder_combout  = \inst5|INCounterX [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|INCounterX [1]),
	.cin(gnd),
	.combout(\inst5|waddr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|waddr[1]~feeder .lut_mask = 16'hFF00;
defparam \inst5|waddr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N7
dffeas \inst5|waddr[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[1] .is_wysiwyg = "true";
defparam \inst5|waddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N4
cycloneive_lcell_comb \inst5|INCounterX[2]~14 (
// Equation(s):
// \inst5|INCounterX[2]~14_combout  = (\inst5|INCounterX [2] & (\inst5|INCounterX[1]~13  $ (GND))) # (!\inst5|INCounterX [2] & (!\inst5|INCounterX[1]~13  & VCC))
// \inst5|INCounterX[2]~15  = CARRY((\inst5|INCounterX [2] & !\inst5|INCounterX[1]~13 ))

	.dataa(gnd),
	.datab(\inst5|INCounterX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterX[1]~13 ),
	.combout(\inst5|INCounterX[2]~14_combout ),
	.cout(\inst5|INCounterX[2]~15 ));
// synopsys translate_off
defparam \inst5|INCounterX[2]~14 .lut_mask = 16'hC30C;
defparam \inst5|INCounterX[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N5
dffeas \inst5|INCounterX[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterX[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|dot_r2~1_combout ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterX[2] .is_wysiwyg = "true";
defparam \inst5|INCounterX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
cycloneive_lcell_comb \inst5|waddr[2]~feeder (
// Equation(s):
// \inst5|waddr[2]~feeder_combout  = \inst5|INCounterX [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|INCounterX [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|waddr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|waddr[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|waddr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N29
dffeas \inst5|waddr[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[2] .is_wysiwyg = "true";
defparam \inst5|waddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N6
cycloneive_lcell_comb \inst5|INCounterX[3]~16 (
// Equation(s):
// \inst5|INCounterX[3]~16_combout  = (\inst5|INCounterX [3] & (!\inst5|INCounterX[2]~15 )) # (!\inst5|INCounterX [3] & ((\inst5|INCounterX[2]~15 ) # (GND)))
// \inst5|INCounterX[3]~17  = CARRY((!\inst5|INCounterX[2]~15 ) # (!\inst5|INCounterX [3]))

	.dataa(\inst5|INCounterX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterX[2]~15 ),
	.combout(\inst5|INCounterX[3]~16_combout ),
	.cout(\inst5|INCounterX[3]~17 ));
// synopsys translate_off
defparam \inst5|INCounterX[3]~16 .lut_mask = 16'h5A5F;
defparam \inst5|INCounterX[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N7
dffeas \inst5|INCounterX[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterX[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|dot_r2~1_combout ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterX[3] .is_wysiwyg = "true";
defparam \inst5|INCounterX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
cycloneive_lcell_comb \inst5|waddr[3]~feeder (
// Equation(s):
// \inst5|waddr[3]~feeder_combout  = \inst5|INCounterX [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|INCounterX [3]),
	.cin(gnd),
	.combout(\inst5|waddr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|waddr[3]~feeder .lut_mask = 16'hFF00;
defparam \inst5|waddr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N31
dffeas \inst5|waddr[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[3] .is_wysiwyg = "true";
defparam \inst5|waddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \inst2|Add0~0 (
// Equation(s):
// \inst2|Add0~0_combout  = (\inst2|hvsync|HCounterY [3] & (\inst2|hvsync|HCounterY [1] $ (VCC))) # (!\inst2|hvsync|HCounterY [3] & (\inst2|hvsync|HCounterY [1] & VCC))
// \inst2|Add0~1  = CARRY((\inst2|hvsync|HCounterY [3] & \inst2|hvsync|HCounterY [1]))

	.dataa(\inst2|hvsync|HCounterY [3]),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Add0~0_combout ),
	.cout(\inst2|Add0~1 ));
// synopsys translate_off
defparam \inst2|Add0~0 .lut_mask = 16'h6688;
defparam \inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \inst2|Add0~2 (
// Equation(s):
// \inst2|Add0~2_combout  = (\inst2|hvsync|HCounterY [2] & ((\inst2|hvsync|HCounterY [4] & (\inst2|Add0~1  & VCC)) # (!\inst2|hvsync|HCounterY [4] & (!\inst2|Add0~1 )))) # (!\inst2|hvsync|HCounterY [2] & ((\inst2|hvsync|HCounterY [4] & (!\inst2|Add0~1 )) # 
// (!\inst2|hvsync|HCounterY [4] & ((\inst2|Add0~1 ) # (GND)))))
// \inst2|Add0~3  = CARRY((\inst2|hvsync|HCounterY [2] & (!\inst2|hvsync|HCounterY [4] & !\inst2|Add0~1 )) # (!\inst2|hvsync|HCounterY [2] & ((!\inst2|Add0~1 ) # (!\inst2|hvsync|HCounterY [4]))))

	.dataa(\inst2|hvsync|HCounterY [2]),
	.datab(\inst2|hvsync|HCounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~1 ),
	.combout(\inst2|Add0~2_combout ),
	.cout(\inst2|Add0~3 ));
// synopsys translate_off
defparam \inst2|Add0~2 .lut_mask = 16'h9617;
defparam \inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \inst2|Add0~4 (
// Equation(s):
// \inst2|Add0~4_combout  = ((\inst2|hvsync|HCounterY [3] $ (\inst2|hvsync|HCounterY [5] $ (!\inst2|Add0~3 )))) # (GND)
// \inst2|Add0~5  = CARRY((\inst2|hvsync|HCounterY [3] & ((\inst2|hvsync|HCounterY [5]) # (!\inst2|Add0~3 ))) # (!\inst2|hvsync|HCounterY [3] & (\inst2|hvsync|HCounterY [5] & !\inst2|Add0~3 )))

	.dataa(\inst2|hvsync|HCounterY [3]),
	.datab(\inst2|hvsync|HCounterY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~3 ),
	.combout(\inst2|Add0~4_combout ),
	.cout(\inst2|Add0~5 ));
// synopsys translate_off
defparam \inst2|Add0~4 .lut_mask = 16'h698E;
defparam \inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \inst2|Add0~6 (
// Equation(s):
// \inst2|Add0~6_combout  = (\inst2|hvsync|HCounterY [6] & ((\inst2|hvsync|HCounterY [4] & (\inst2|Add0~5  & VCC)) # (!\inst2|hvsync|HCounterY [4] & (!\inst2|Add0~5 )))) # (!\inst2|hvsync|HCounterY [6] & ((\inst2|hvsync|HCounterY [4] & (!\inst2|Add0~5 )) # 
// (!\inst2|hvsync|HCounterY [4] & ((\inst2|Add0~5 ) # (GND)))))
// \inst2|Add0~7  = CARRY((\inst2|hvsync|HCounterY [6] & (!\inst2|hvsync|HCounterY [4] & !\inst2|Add0~5 )) # (!\inst2|hvsync|HCounterY [6] & ((!\inst2|Add0~5 ) # (!\inst2|hvsync|HCounterY [4]))))

	.dataa(\inst2|hvsync|HCounterY [6]),
	.datab(\inst2|hvsync|HCounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~5 ),
	.combout(\inst2|Add0~6_combout ),
	.cout(\inst2|Add0~7 ));
// synopsys translate_off
defparam \inst2|Add0~6 .lut_mask = 16'h9617;
defparam \inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \inst2|Add0~8 (
// Equation(s):
// \inst2|Add0~8_combout  = ((\inst2|hvsync|HCounterY [5] $ (\inst2|hvsync|HCounterY [7] $ (!\inst2|Add0~7 )))) # (GND)
// \inst2|Add0~9  = CARRY((\inst2|hvsync|HCounterY [5] & ((\inst2|hvsync|HCounterY [7]) # (!\inst2|Add0~7 ))) # (!\inst2|hvsync|HCounterY [5] & (\inst2|hvsync|HCounterY [7] & !\inst2|Add0~7 )))

	.dataa(\inst2|hvsync|HCounterY [5]),
	.datab(\inst2|hvsync|HCounterY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~7 ),
	.combout(\inst2|Add0~8_combout ),
	.cout(\inst2|Add0~9 ));
// synopsys translate_off
defparam \inst2|Add0~8 .lut_mask = 16'h698E;
defparam \inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \inst2|raddr[7]~11 (
// Equation(s):
// \inst2|raddr[7]~11_combout  = (\inst2|hvsync|HCounterX [7] & (\inst2|hvsync|HCounterY [1] $ (VCC))) # (!\inst2|hvsync|HCounterX [7] & (\inst2|hvsync|HCounterY [1] & VCC))
// \inst2|raddr[7]~12  = CARRY((\inst2|hvsync|HCounterX [7] & \inst2|hvsync|HCounterY [1]))

	.dataa(\inst2|hvsync|HCounterX [7]),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|raddr[7]~11_combout ),
	.cout(\inst2|raddr[7]~12 ));
// synopsys translate_off
defparam \inst2|raddr[7]~11 .lut_mask = 16'h6688;
defparam \inst2|raddr[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \inst2|raddr[8]~13 (
// Equation(s):
// \inst2|raddr[8]~13_combout  = (\inst2|hvsync|HCounterX [8] & ((\inst2|hvsync|HCounterY [2] & (\inst2|raddr[7]~12  & VCC)) # (!\inst2|hvsync|HCounterY [2] & (!\inst2|raddr[7]~12 )))) # (!\inst2|hvsync|HCounterX [8] & ((\inst2|hvsync|HCounterY [2] & 
// (!\inst2|raddr[7]~12 )) # (!\inst2|hvsync|HCounterY [2] & ((\inst2|raddr[7]~12 ) # (GND)))))
// \inst2|raddr[8]~14  = CARRY((\inst2|hvsync|HCounterX [8] & (!\inst2|hvsync|HCounterY [2] & !\inst2|raddr[7]~12 )) # (!\inst2|hvsync|HCounterX [8] & ((!\inst2|raddr[7]~12 ) # (!\inst2|hvsync|HCounterY [2]))))

	.dataa(\inst2|hvsync|HCounterX [8]),
	.datab(\inst2|hvsync|HCounterY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[7]~12 ),
	.combout(\inst2|raddr[8]~13_combout ),
	.cout(\inst2|raddr[8]~14 ));
// synopsys translate_off
defparam \inst2|raddr[8]~13 .lut_mask = 16'h9617;
defparam \inst2|raddr[8]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \inst2|raddr[9]~15 (
// Equation(s):
// \inst2|raddr[9]~15_combout  = ((\inst2|hvsync|HCounterX [9] $ (\inst2|Add0~0_combout  $ (!\inst2|raddr[8]~14 )))) # (GND)
// \inst2|raddr[9]~16  = CARRY((\inst2|hvsync|HCounterX [9] & ((\inst2|Add0~0_combout ) # (!\inst2|raddr[8]~14 ))) # (!\inst2|hvsync|HCounterX [9] & (\inst2|Add0~0_combout  & !\inst2|raddr[8]~14 )))

	.dataa(\inst2|hvsync|HCounterX [9]),
	.datab(\inst2|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[8]~14 ),
	.combout(\inst2|raddr[9]~15_combout ),
	.cout(\inst2|raddr[9]~16 ));
// synopsys translate_off
defparam \inst2|raddr[9]~15 .lut_mask = 16'h698E;
defparam \inst2|raddr[9]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \inst2|raddr[10]~17 (
// Equation(s):
// \inst2|raddr[10]~17_combout  = (\inst2|Add0~2_combout  & (!\inst2|raddr[9]~16 )) # (!\inst2|Add0~2_combout  & ((\inst2|raddr[9]~16 ) # (GND)))
// \inst2|raddr[10]~18  = CARRY((!\inst2|raddr[9]~16 ) # (!\inst2|Add0~2_combout ))

	.dataa(\inst2|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[9]~16 ),
	.combout(\inst2|raddr[10]~17_combout ),
	.cout(\inst2|raddr[10]~18 ));
// synopsys translate_off
defparam \inst2|raddr[10]~17 .lut_mask = 16'h5A5F;
defparam \inst2|raddr[10]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \inst2|raddr[11]~19 (
// Equation(s):
// \inst2|raddr[11]~19_combout  = (\inst2|Add0~4_combout  & (\inst2|raddr[10]~18  $ (GND))) # (!\inst2|Add0~4_combout  & (!\inst2|raddr[10]~18  & VCC))
// \inst2|raddr[11]~20  = CARRY((\inst2|Add0~4_combout  & !\inst2|raddr[10]~18 ))

	.dataa(gnd),
	.datab(\inst2|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[10]~18 ),
	.combout(\inst2|raddr[11]~19_combout ),
	.cout(\inst2|raddr[11]~20 ));
// synopsys translate_off
defparam \inst2|raddr[11]~19 .lut_mask = 16'hC30C;
defparam \inst2|raddr[11]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \inst2|raddr[12]~21 (
// Equation(s):
// \inst2|raddr[12]~21_combout  = (\inst2|Add0~6_combout  & (!\inst2|raddr[11]~20 )) # (!\inst2|Add0~6_combout  & ((\inst2|raddr[11]~20 ) # (GND)))
// \inst2|raddr[12]~22  = CARRY((!\inst2|raddr[11]~20 ) # (!\inst2|Add0~6_combout ))

	.dataa(gnd),
	.datab(\inst2|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[11]~20 ),
	.combout(\inst2|raddr[12]~21_combout ),
	.cout(\inst2|raddr[12]~22 ));
// synopsys translate_off
defparam \inst2|raddr[12]~21 .lut_mask = 16'h3C3F;
defparam \inst2|raddr[12]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \inst2|raddr[13]~23 (
// Equation(s):
// \inst2|raddr[13]~23_combout  = (\inst2|Add0~8_combout  & (\inst2|raddr[12]~22  $ (GND))) # (!\inst2|Add0~8_combout  & (!\inst2|raddr[12]~22  & VCC))
// \inst2|raddr[13]~24  = CARRY((\inst2|Add0~8_combout  & !\inst2|raddr[12]~22 ))

	.dataa(\inst2|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[12]~22 ),
	.combout(\inst2|raddr[13]~23_combout ),
	.cout(\inst2|raddr[13]~24 ));
// synopsys translate_off
defparam \inst2|raddr[13]~23 .lut_mask = 16'hA50A;
defparam \inst2|raddr[13]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \inst2|hvsync|inDisplayArea~0 (
// Equation(s):
// \inst2|hvsync|inDisplayArea~0_combout  = (!\inst2|hvsync|HCounterX [8] & !\inst2|hvsync|HCounterX [7])

	.dataa(\inst2|hvsync|HCounterX [8]),
	.datab(gnd),
	.datac(\inst2|hvsync|HCounterX [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|hvsync|inDisplayArea~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|inDisplayArea~0 .lut_mask = 16'h0505;
defparam \inst2|hvsync|inDisplayArea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \inst2|hvsync|inDisplayArea~1 (
// Equation(s):
// \inst2|hvsync|inDisplayArea~1_combout  = (!\inst2|hvsync|HCounterY [9] & (!\inst2|hvsync|LessThan5~0_combout  & ((\inst2|hvsync|inDisplayArea~0_combout ) # (!\inst2|hvsync|HCounterX [9]))))

	.dataa(\inst2|hvsync|HCounterY [9]),
	.datab(\inst2|hvsync|inDisplayArea~0_combout ),
	.datac(\inst2|hvsync|LessThan5~0_combout ),
	.datad(\inst2|hvsync|HCounterX [9]),
	.cin(gnd),
	.combout(\inst2|hvsync|inDisplayArea~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|inDisplayArea~1 .lut_mask = 16'h0405;
defparam \inst2|hvsync|inDisplayArea~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \inst2|hvsync|inDisplayArea (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|inDisplayArea~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|inDisplayArea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|inDisplayArea .is_wysiwyg = "true";
defparam \inst2|hvsync|inDisplayArea .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \inst2|raddr[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[13]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[13] .is_wysiwyg = "true";
defparam \inst2|raddr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \inst1|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|raddr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout  = \inst1|altsyncram_component|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \inst1|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
cycloneive_lcell_comb \inst5|INCounterY[0]~10 (
// Equation(s):
// \inst5|INCounterY[0]~10_combout  = \inst5|INCounterY [0] $ (VCC)
// \inst5|INCounterY[0]~11  = CARRY(\inst5|INCounterY [0])

	.dataa(gnd),
	.datab(\inst5|INCounterY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|INCounterY[0]~10_combout ),
	.cout(\inst5|INCounterY[0]~11 ));
// synopsys translate_off
defparam \inst5|INCounterY[0]~10 .lut_mask = 16'h33CC;
defparam \inst5|INCounterY[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N2
cycloneive_lcell_comb \inst5|INCounterY[0]~20 (
// Equation(s):
// \inst5|INCounterY[0]~20_combout  = (!\m4_video~input_o  & (((!\inst5|Equal0~41_combout ) # (!\inst5|Equal0~20_combout )) # (!\inst5|vsync_r~q )))

	.dataa(\m4_video~input_o ),
	.datab(\inst5|vsync_r~q ),
	.datac(\inst5|Equal0~20_combout ),
	.datad(\inst5|Equal0~41_combout ),
	.cin(gnd),
	.combout(\inst5|INCounterY[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|INCounterY[0]~20 .lut_mask = 16'h1555;
defparam \inst5|INCounterY[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N9
dffeas \inst5|INCounterY[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterY[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst5|vsync_r~q ),
	.sload(gnd),
	.ena(\inst5|INCounterY[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterY[0] .is_wysiwyg = "true";
defparam \inst5|INCounterY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneive_lcell_comb \inst5|INCounterY[1]~12 (
// Equation(s):
// \inst5|INCounterY[1]~12_combout  = (\inst5|INCounterY [1] & (!\inst5|INCounterY[0]~11 )) # (!\inst5|INCounterY [1] & ((\inst5|INCounterY[0]~11 ) # (GND)))
// \inst5|INCounterY[1]~13  = CARRY((!\inst5|INCounterY[0]~11 ) # (!\inst5|INCounterY [1]))

	.dataa(\inst5|INCounterY [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterY[0]~11 ),
	.combout(\inst5|INCounterY[1]~12_combout ),
	.cout(\inst5|INCounterY[1]~13 ));
// synopsys translate_off
defparam \inst5|INCounterY[1]~12 .lut_mask = 16'h5A5F;
defparam \inst5|INCounterY[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N11
dffeas \inst5|INCounterY[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterY[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst5|vsync_r~q ),
	.sload(gnd),
	.ena(\inst5|INCounterY[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterY[1] .is_wysiwyg = "true";
defparam \inst5|INCounterY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneive_lcell_comb \inst5|INCounterY[2]~14 (
// Equation(s):
// \inst5|INCounterY[2]~14_combout  = (\inst5|INCounterY [2] & (\inst5|INCounterY[1]~13  $ (GND))) # (!\inst5|INCounterY [2] & (!\inst5|INCounterY[1]~13  & VCC))
// \inst5|INCounterY[2]~15  = CARRY((\inst5|INCounterY [2] & !\inst5|INCounterY[1]~13 ))

	.dataa(\inst5|INCounterY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterY[1]~13 ),
	.combout(\inst5|INCounterY[2]~14_combout ),
	.cout(\inst5|INCounterY[2]~15 ));
// synopsys translate_off
defparam \inst5|INCounterY[2]~14 .lut_mask = 16'hA50A;
defparam \inst5|INCounterY[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N13
dffeas \inst5|INCounterY[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterY[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst5|vsync_r~q ),
	.sload(gnd),
	.ena(\inst5|INCounterY[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterY[2] .is_wysiwyg = "true";
defparam \inst5|INCounterY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
cycloneive_lcell_comb \inst5|INCounterY[3]~16 (
// Equation(s):
// \inst5|INCounterY[3]~16_combout  = (\inst5|INCounterY [3] & (!\inst5|INCounterY[2]~15 )) # (!\inst5|INCounterY [3] & ((\inst5|INCounterY[2]~15 ) # (GND)))
// \inst5|INCounterY[3]~17  = CARRY((!\inst5|INCounterY[2]~15 ) # (!\inst5|INCounterY [3]))

	.dataa(gnd),
	.datab(\inst5|INCounterY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterY[2]~15 ),
	.combout(\inst5|INCounterY[3]~16_combout ),
	.cout(\inst5|INCounterY[3]~17 ));
// synopsys translate_off
defparam \inst5|INCounterY[3]~16 .lut_mask = 16'h3C3F;
defparam \inst5|INCounterY[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N15
dffeas \inst5|INCounterY[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterY[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst5|vsync_r~q ),
	.sload(gnd),
	.ena(\inst5|INCounterY[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterY[3] .is_wysiwyg = "true";
defparam \inst5|INCounterY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneive_lcell_comb \inst5|INCounterY[4]~18 (
// Equation(s):
// \inst5|INCounterY[4]~18_combout  = (\inst5|INCounterY [4] & (\inst5|INCounterY[3]~17  $ (GND))) # (!\inst5|INCounterY [4] & (!\inst5|INCounterY[3]~17  & VCC))
// \inst5|INCounterY[4]~19  = CARRY((\inst5|INCounterY [4] & !\inst5|INCounterY[3]~17 ))

	.dataa(gnd),
	.datab(\inst5|INCounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterY[3]~17 ),
	.combout(\inst5|INCounterY[4]~18_combout ),
	.cout(\inst5|INCounterY[4]~19 ));
// synopsys translate_off
defparam \inst5|INCounterY[4]~18 .lut_mask = 16'hC30C;
defparam \inst5|INCounterY[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N17
dffeas \inst5|INCounterY[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterY[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst5|vsync_r~q ),
	.sload(gnd),
	.ena(\inst5|INCounterY[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterY[4] .is_wysiwyg = "true";
defparam \inst5|INCounterY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneive_lcell_comb \inst5|INCounterY[5]~21 (
// Equation(s):
// \inst5|INCounterY[5]~21_combout  = (\inst5|INCounterY [5] & (!\inst5|INCounterY[4]~19 )) # (!\inst5|INCounterY [5] & ((\inst5|INCounterY[4]~19 ) # (GND)))
// \inst5|INCounterY[5]~22  = CARRY((!\inst5|INCounterY[4]~19 ) # (!\inst5|INCounterY [5]))

	.dataa(gnd),
	.datab(\inst5|INCounterY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterY[4]~19 ),
	.combout(\inst5|INCounterY[5]~21_combout ),
	.cout(\inst5|INCounterY[5]~22 ));
// synopsys translate_off
defparam \inst5|INCounterY[5]~21 .lut_mask = 16'h3C3F;
defparam \inst5|INCounterY[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N19
dffeas \inst5|INCounterY[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterY[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst5|vsync_r~q ),
	.sload(gnd),
	.ena(\inst5|INCounterY[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterY[5] .is_wysiwyg = "true";
defparam \inst5|INCounterY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
cycloneive_lcell_comb \inst5|INCounterY[6]~23 (
// Equation(s):
// \inst5|INCounterY[6]~23_combout  = (\inst5|INCounterY [6] & (\inst5|INCounterY[5]~22  $ (GND))) # (!\inst5|INCounterY [6] & (!\inst5|INCounterY[5]~22  & VCC))
// \inst5|INCounterY[6]~24  = CARRY((\inst5|INCounterY [6] & !\inst5|INCounterY[5]~22 ))

	.dataa(gnd),
	.datab(\inst5|INCounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterY[5]~22 ),
	.combout(\inst5|INCounterY[6]~23_combout ),
	.cout(\inst5|INCounterY[6]~24 ));
// synopsys translate_off
defparam \inst5|INCounterY[6]~23 .lut_mask = 16'hC30C;
defparam \inst5|INCounterY[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N21
dffeas \inst5|INCounterY[6] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterY[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst5|vsync_r~q ),
	.sload(gnd),
	.ena(\inst5|INCounterY[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterY[6] .is_wysiwyg = "true";
defparam \inst5|INCounterY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneive_lcell_comb \inst5|INCounterY[7]~25 (
// Equation(s):
// \inst5|INCounterY[7]~25_combout  = (\inst5|INCounterY [7] & (!\inst5|INCounterY[6]~24 )) # (!\inst5|INCounterY [7] & ((\inst5|INCounterY[6]~24 ) # (GND)))
// \inst5|INCounterY[7]~26  = CARRY((!\inst5|INCounterY[6]~24 ) # (!\inst5|INCounterY [7]))

	.dataa(\inst5|INCounterY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterY[6]~24 ),
	.combout(\inst5|INCounterY[7]~25_combout ),
	.cout(\inst5|INCounterY[7]~26 ));
// synopsys translate_off
defparam \inst5|INCounterY[7]~25 .lut_mask = 16'h5A5F;
defparam \inst5|INCounterY[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N23
dffeas \inst5|INCounterY[7] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterY[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst5|vsync_r~q ),
	.sload(gnd),
	.ena(\inst5|INCounterY[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterY[7] .is_wysiwyg = "true";
defparam \inst5|INCounterY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneive_lcell_comb \inst5|Add2~0 (
// Equation(s):
// \inst5|Add2~0_combout  = (\inst5|INCounterY [2] & (\inst5|INCounterY [0] $ (VCC))) # (!\inst5|INCounterY [2] & (\inst5|INCounterY [0] & VCC))
// \inst5|Add2~1  = CARRY((\inst5|INCounterY [2] & \inst5|INCounterY [0]))

	.dataa(\inst5|INCounterY [2]),
	.datab(\inst5|INCounterY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add2~0_combout ),
	.cout(\inst5|Add2~1 ));
// synopsys translate_off
defparam \inst5|Add2~0 .lut_mask = 16'h6688;
defparam \inst5|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneive_lcell_comb \inst5|Add2~2 (
// Equation(s):
// \inst5|Add2~2_combout  = (\inst5|INCounterY [1] & ((\inst5|INCounterY [3] & (\inst5|Add2~1  & VCC)) # (!\inst5|INCounterY [3] & (!\inst5|Add2~1 )))) # (!\inst5|INCounterY [1] & ((\inst5|INCounterY [3] & (!\inst5|Add2~1 )) # (!\inst5|INCounterY [3] & 
// ((\inst5|Add2~1 ) # (GND)))))
// \inst5|Add2~3  = CARRY((\inst5|INCounterY [1] & (!\inst5|INCounterY [3] & !\inst5|Add2~1 )) # (!\inst5|INCounterY [1] & ((!\inst5|Add2~1 ) # (!\inst5|INCounterY [3]))))

	.dataa(\inst5|INCounterY [1]),
	.datab(\inst5|INCounterY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add2~1 ),
	.combout(\inst5|Add2~2_combout ),
	.cout(\inst5|Add2~3 ));
// synopsys translate_off
defparam \inst5|Add2~2 .lut_mask = 16'h9617;
defparam \inst5|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneive_lcell_comb \inst5|Add2~4 (
// Equation(s):
// \inst5|Add2~4_combout  = ((\inst5|INCounterY [2] $ (\inst5|INCounterY [4] $ (!\inst5|Add2~3 )))) # (GND)
// \inst5|Add2~5  = CARRY((\inst5|INCounterY [2] & ((\inst5|INCounterY [4]) # (!\inst5|Add2~3 ))) # (!\inst5|INCounterY [2] & (\inst5|INCounterY [4] & !\inst5|Add2~3 )))

	.dataa(\inst5|INCounterY [2]),
	.datab(\inst5|INCounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add2~3 ),
	.combout(\inst5|Add2~4_combout ),
	.cout(\inst5|Add2~5 ));
// synopsys translate_off
defparam \inst5|Add2~4 .lut_mask = 16'h698E;
defparam \inst5|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneive_lcell_comb \inst5|Add2~6 (
// Equation(s):
// \inst5|Add2~6_combout  = (\inst5|INCounterY [5] & ((\inst5|INCounterY [3] & (\inst5|Add2~5  & VCC)) # (!\inst5|INCounterY [3] & (!\inst5|Add2~5 )))) # (!\inst5|INCounterY [5] & ((\inst5|INCounterY [3] & (!\inst5|Add2~5 )) # (!\inst5|INCounterY [3] & 
// ((\inst5|Add2~5 ) # (GND)))))
// \inst5|Add2~7  = CARRY((\inst5|INCounterY [5] & (!\inst5|INCounterY [3] & !\inst5|Add2~5 )) # (!\inst5|INCounterY [5] & ((!\inst5|Add2~5 ) # (!\inst5|INCounterY [3]))))

	.dataa(\inst5|INCounterY [5]),
	.datab(\inst5|INCounterY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add2~5 ),
	.combout(\inst5|Add2~6_combout ),
	.cout(\inst5|Add2~7 ));
// synopsys translate_off
defparam \inst5|Add2~6 .lut_mask = 16'h9617;
defparam \inst5|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneive_lcell_comb \inst5|Add2~8 (
// Equation(s):
// \inst5|Add2~8_combout  = ((\inst5|INCounterY [6] $ (\inst5|INCounterY [4] $ (!\inst5|Add2~7 )))) # (GND)
// \inst5|Add2~9  = CARRY((\inst5|INCounterY [6] & ((\inst5|INCounterY [4]) # (!\inst5|Add2~7 ))) # (!\inst5|INCounterY [6] & (\inst5|INCounterY [4] & !\inst5|Add2~7 )))

	.dataa(\inst5|INCounterY [6]),
	.datab(\inst5|INCounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add2~7 ),
	.combout(\inst5|Add2~8_combout ),
	.cout(\inst5|Add2~9 ));
// synopsys translate_off
defparam \inst5|Add2~8 .lut_mask = 16'h698E;
defparam \inst5|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneive_lcell_comb \inst5|Add2~10 (
// Equation(s):
// \inst5|Add2~10_combout  = (\inst5|INCounterY [5] & ((\inst5|INCounterY [7] & (\inst5|Add2~9  & VCC)) # (!\inst5|INCounterY [7] & (!\inst5|Add2~9 )))) # (!\inst5|INCounterY [5] & ((\inst5|INCounterY [7] & (!\inst5|Add2~9 )) # (!\inst5|INCounterY [7] & 
// ((\inst5|Add2~9 ) # (GND)))))
// \inst5|Add2~11  = CARRY((\inst5|INCounterY [5] & (!\inst5|INCounterY [7] & !\inst5|Add2~9 )) # (!\inst5|INCounterY [5] & ((!\inst5|Add2~9 ) # (!\inst5|INCounterY [7]))))

	.dataa(\inst5|INCounterY [5]),
	.datab(\inst5|INCounterY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add2~9 ),
	.combout(\inst5|Add2~10_combout ),
	.cout(\inst5|Add2~11 ));
// synopsys translate_off
defparam \inst5|Add2~10 .lut_mask = 16'h9617;
defparam \inst5|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N8
cycloneive_lcell_comb \inst5|INCounterX[4]~18 (
// Equation(s):
// \inst5|INCounterX[4]~18_combout  = (\inst5|INCounterX [4] & (\inst5|INCounterX[3]~17  $ (GND))) # (!\inst5|INCounterX [4] & (!\inst5|INCounterX[3]~17  & VCC))
// \inst5|INCounterX[4]~19  = CARRY((\inst5|INCounterX [4] & !\inst5|INCounterX[3]~17 ))

	.dataa(gnd),
	.datab(\inst5|INCounterX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterX[3]~17 ),
	.combout(\inst5|INCounterX[4]~18_combout ),
	.cout(\inst5|INCounterX[4]~19 ));
// synopsys translate_off
defparam \inst5|INCounterX[4]~18 .lut_mask = 16'hC30C;
defparam \inst5|INCounterX[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N9
dffeas \inst5|INCounterX[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterX[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|dot_r2~1_combout ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterX[4] .is_wysiwyg = "true";
defparam \inst5|INCounterX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N10
cycloneive_lcell_comb \inst5|INCounterX[5]~20 (
// Equation(s):
// \inst5|INCounterX[5]~20_combout  = (\inst5|INCounterX [5] & (!\inst5|INCounterX[4]~19 )) # (!\inst5|INCounterX [5] & ((\inst5|INCounterX[4]~19 ) # (GND)))
// \inst5|INCounterX[5]~21  = CARRY((!\inst5|INCounterX[4]~19 ) # (!\inst5|INCounterX [5]))

	.dataa(\inst5|INCounterX [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterX[4]~19 ),
	.combout(\inst5|INCounterX[5]~20_combout ),
	.cout(\inst5|INCounterX[5]~21 ));
// synopsys translate_off
defparam \inst5|INCounterX[5]~20 .lut_mask = 16'h5A5F;
defparam \inst5|INCounterX[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N11
dffeas \inst5|INCounterX[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterX[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|dot_r2~1_combout ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterX[5] .is_wysiwyg = "true";
defparam \inst5|INCounterX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N12
cycloneive_lcell_comb \inst5|INCounterX[6]~22 (
// Equation(s):
// \inst5|INCounterX[6]~22_combout  = (\inst5|INCounterX [6] & (\inst5|INCounterX[5]~21  $ (GND))) # (!\inst5|INCounterX [6] & (!\inst5|INCounterX[5]~21  & VCC))
// \inst5|INCounterX[6]~23  = CARRY((\inst5|INCounterX [6] & !\inst5|INCounterX[5]~21 ))

	.dataa(\inst5|INCounterX [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterX[5]~21 ),
	.combout(\inst5|INCounterX[6]~22_combout ),
	.cout(\inst5|INCounterX[6]~23 ));
// synopsys translate_off
defparam \inst5|INCounterX[6]~22 .lut_mask = 16'hA50A;
defparam \inst5|INCounterX[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N13
dffeas \inst5|INCounterX[6] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterX[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|dot_r2~1_combout ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterX[6] .is_wysiwyg = "true";
defparam \inst5|INCounterX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N14
cycloneive_lcell_comb \inst5|INCounterX[7]~24 (
// Equation(s):
// \inst5|INCounterX[7]~24_combout  = (\inst5|INCounterX [7] & (!\inst5|INCounterX[6]~23 )) # (!\inst5|INCounterX [7] & ((\inst5|INCounterX[6]~23 ) # (GND)))
// \inst5|INCounterX[7]~25  = CARRY((!\inst5|INCounterX[6]~23 ) # (!\inst5|INCounterX [7]))

	.dataa(gnd),
	.datab(\inst5|INCounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterX[6]~23 ),
	.combout(\inst5|INCounterX[7]~24_combout ),
	.cout(\inst5|INCounterX[7]~25 ));
// synopsys translate_off
defparam \inst5|INCounterX[7]~24 .lut_mask = 16'h3C3F;
defparam \inst5|INCounterX[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N15
dffeas \inst5|INCounterX[7] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterX[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|dot_r2~1_combout ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterX[7] .is_wysiwyg = "true";
defparam \inst5|INCounterX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N16
cycloneive_lcell_comb \inst5|INCounterX[8]~26 (
// Equation(s):
// \inst5|INCounterX[8]~26_combout  = (\inst5|INCounterX [8] & (\inst5|INCounterX[7]~25  $ (GND))) # (!\inst5|INCounterX [8] & (!\inst5|INCounterX[7]~25  & VCC))
// \inst5|INCounterX[8]~27  = CARRY((\inst5|INCounterX [8] & !\inst5|INCounterX[7]~25 ))

	.dataa(gnd),
	.datab(\inst5|INCounterX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterX[7]~25 ),
	.combout(\inst5|INCounterX[8]~26_combout ),
	.cout(\inst5|INCounterX[8]~27 ));
// synopsys translate_off
defparam \inst5|INCounterX[8]~26 .lut_mask = 16'hC30C;
defparam \inst5|INCounterX[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N17
dffeas \inst5|INCounterX[8] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterX[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|dot_r2~1_combout ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterX[8] .is_wysiwyg = "true";
defparam \inst5|INCounterX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N18
cycloneive_lcell_comb \inst5|INCounterX[9]~28 (
// Equation(s):
// \inst5|INCounterX[9]~28_combout  = \inst5|INCounterX [9] $ (\inst5|INCounterX[8]~27 )

	.dataa(gnd),
	.datab(\inst5|INCounterX [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|INCounterX[8]~27 ),
	.combout(\inst5|INCounterX[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|INCounterX[9]~28 .lut_mask = 16'h3C3C;
defparam \inst5|INCounterX[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N19
dffeas \inst5|INCounterX[9] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterX[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|dot_r2~1_combout ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterX[9] .is_wysiwyg = "true";
defparam \inst5|INCounterX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \inst5|waddr[7]~12 (
// Equation(s):
// \inst5|waddr[7]~12_combout  = (\inst5|INCounterY [0] & (\inst5|INCounterX [7] $ (VCC))) # (!\inst5|INCounterY [0] & (\inst5|INCounterX [7] & VCC))
// \inst5|waddr[7]~13  = CARRY((\inst5|INCounterY [0] & \inst5|INCounterX [7]))

	.dataa(\inst5|INCounterY [0]),
	.datab(\inst5|INCounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|waddr[7]~12_combout ),
	.cout(\inst5|waddr[7]~13 ));
// synopsys translate_off
defparam \inst5|waddr[7]~12 .lut_mask = 16'h6688;
defparam \inst5|waddr[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneive_lcell_comb \inst5|waddr[8]~14 (
// Equation(s):
// \inst5|waddr[8]~14_combout  = (\inst5|INCounterX [8] & ((\inst5|INCounterY [1] & (\inst5|waddr[7]~13  & VCC)) # (!\inst5|INCounterY [1] & (!\inst5|waddr[7]~13 )))) # (!\inst5|INCounterX [8] & ((\inst5|INCounterY [1] & (!\inst5|waddr[7]~13 )) # 
// (!\inst5|INCounterY [1] & ((\inst5|waddr[7]~13 ) # (GND)))))
// \inst5|waddr[8]~15  = CARRY((\inst5|INCounterX [8] & (!\inst5|INCounterY [1] & !\inst5|waddr[7]~13 )) # (!\inst5|INCounterX [8] & ((!\inst5|waddr[7]~13 ) # (!\inst5|INCounterY [1]))))

	.dataa(\inst5|INCounterX [8]),
	.datab(\inst5|INCounterY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|waddr[7]~13 ),
	.combout(\inst5|waddr[8]~14_combout ),
	.cout(\inst5|waddr[8]~15 ));
// synopsys translate_off
defparam \inst5|waddr[8]~14 .lut_mask = 16'h9617;
defparam \inst5|waddr[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \inst5|waddr[9]~16 (
// Equation(s):
// \inst5|waddr[9]~16_combout  = ((\inst5|Add2~0_combout  $ (\inst5|INCounterX [9] $ (!\inst5|waddr[8]~15 )))) # (GND)
// \inst5|waddr[9]~17  = CARRY((\inst5|Add2~0_combout  & ((\inst5|INCounterX [9]) # (!\inst5|waddr[8]~15 ))) # (!\inst5|Add2~0_combout  & (\inst5|INCounterX [9] & !\inst5|waddr[8]~15 )))

	.dataa(\inst5|Add2~0_combout ),
	.datab(\inst5|INCounterX [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|waddr[8]~15 ),
	.combout(\inst5|waddr[9]~16_combout ),
	.cout(\inst5|waddr[9]~17 ));
// synopsys translate_off
defparam \inst5|waddr[9]~16 .lut_mask = 16'h698E;
defparam \inst5|waddr[9]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \inst5|waddr[10]~18 (
// Equation(s):
// \inst5|waddr[10]~18_combout  = (\inst5|Add2~2_combout  & (!\inst5|waddr[9]~17 )) # (!\inst5|Add2~2_combout  & ((\inst5|waddr[9]~17 ) # (GND)))
// \inst5|waddr[10]~19  = CARRY((!\inst5|waddr[9]~17 ) # (!\inst5|Add2~2_combout ))

	.dataa(\inst5|Add2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|waddr[9]~17 ),
	.combout(\inst5|waddr[10]~18_combout ),
	.cout(\inst5|waddr[10]~19 ));
// synopsys translate_off
defparam \inst5|waddr[10]~18 .lut_mask = 16'h5A5F;
defparam \inst5|waddr[10]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \inst5|waddr[11]~20 (
// Equation(s):
// \inst5|waddr[11]~20_combout  = (\inst5|Add2~4_combout  & (\inst5|waddr[10]~19  $ (GND))) # (!\inst5|Add2~4_combout  & (!\inst5|waddr[10]~19  & VCC))
// \inst5|waddr[11]~21  = CARRY((\inst5|Add2~4_combout  & !\inst5|waddr[10]~19 ))

	.dataa(\inst5|Add2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|waddr[10]~19 ),
	.combout(\inst5|waddr[11]~20_combout ),
	.cout(\inst5|waddr[11]~21 ));
// synopsys translate_off
defparam \inst5|waddr[11]~20 .lut_mask = 16'hA50A;
defparam \inst5|waddr[11]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \inst5|waddr[12]~22 (
// Equation(s):
// \inst5|waddr[12]~22_combout  = (\inst5|Add2~6_combout  & (!\inst5|waddr[11]~21 )) # (!\inst5|Add2~6_combout  & ((\inst5|waddr[11]~21 ) # (GND)))
// \inst5|waddr[12]~23  = CARRY((!\inst5|waddr[11]~21 ) # (!\inst5|Add2~6_combout ))

	.dataa(gnd),
	.datab(\inst5|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|waddr[11]~21 ),
	.combout(\inst5|waddr[12]~22_combout ),
	.cout(\inst5|waddr[12]~23 ));
// synopsys translate_off
defparam \inst5|waddr[12]~22 .lut_mask = 16'h3C3F;
defparam \inst5|waddr[12]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \inst5|waddr[13]~24 (
// Equation(s):
// \inst5|waddr[13]~24_combout  = (\inst5|Add2~8_combout  & (\inst5|waddr[12]~23  $ (GND))) # (!\inst5|Add2~8_combout  & (!\inst5|waddr[12]~23  & VCC))
// \inst5|waddr[13]~25  = CARRY((\inst5|Add2~8_combout  & !\inst5|waddr[12]~23 ))

	.dataa(gnd),
	.datab(\inst5|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|waddr[12]~23 ),
	.combout(\inst5|waddr[13]~24_combout ),
	.cout(\inst5|waddr[13]~25 ));
// synopsys translate_off
defparam \inst5|waddr[13]~24 .lut_mask = 16'hC30C;
defparam \inst5|waddr[13]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \inst5|waddr[14]~26 (
// Equation(s):
// \inst5|waddr[14]~26_combout  = (\inst5|Add2~10_combout  & (!\inst5|waddr[13]~25 )) # (!\inst5|Add2~10_combout  & ((\inst5|waddr[13]~25 ) # (GND)))
// \inst5|waddr[14]~27  = CARRY((!\inst5|waddr[13]~25 ) # (!\inst5|Add2~10_combout ))

	.dataa(gnd),
	.datab(\inst5|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|waddr[13]~25 ),
	.combout(\inst5|waddr[14]~26_combout ),
	.cout(\inst5|waddr[14]~27 ));
// synopsys translate_off
defparam \inst5|waddr[14]~26 .lut_mask = 16'h3C3F;
defparam \inst5|waddr[14]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \inst5|waddr[14] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[14]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[14] .is_wysiwyg = "true";
defparam \inst5|waddr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneive_lcell_comb \inst5|INCounterY[8]~27 (
// Equation(s):
// \inst5|INCounterY[8]~27_combout  = (\inst5|INCounterY [8] & (\inst5|INCounterY[7]~26  $ (GND))) # (!\inst5|INCounterY [8] & (!\inst5|INCounterY[7]~26  & VCC))
// \inst5|INCounterY[8]~28  = CARRY((\inst5|INCounterY [8] & !\inst5|INCounterY[7]~26 ))

	.dataa(gnd),
	.datab(\inst5|INCounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|INCounterY[7]~26 ),
	.combout(\inst5|INCounterY[8]~27_combout ),
	.cout(\inst5|INCounterY[8]~28 ));
// synopsys translate_off
defparam \inst5|INCounterY[8]~27 .lut_mask = 16'hC30C;
defparam \inst5|INCounterY[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N25
dffeas \inst5|INCounterY[8] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterY[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst5|vsync_r~q ),
	.sload(gnd),
	.ena(\inst5|INCounterY[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterY[8] .is_wysiwyg = "true";
defparam \inst5|INCounterY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N26
cycloneive_lcell_comb \inst5|INCounterY[9]~29 (
// Equation(s):
// \inst5|INCounterY[9]~29_combout  = \inst5|INCounterY [9] $ (\inst5|INCounterY[8]~28 )

	.dataa(\inst5|INCounterY [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|INCounterY[8]~28 ),
	.combout(\inst5|INCounterY[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|INCounterY[9]~29 .lut_mask = 16'h5A5A;
defparam \inst5|INCounterY[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N27
dffeas \inst5|INCounterY[9] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|INCounterY[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst5|vsync_r~q ),
	.sload(gnd),
	.ena(\inst5|INCounterY[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|INCounterY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|INCounterY[9] .is_wysiwyg = "true";
defparam \inst5|INCounterY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \inst5|Add2~12 (
// Equation(s):
// \inst5|Add2~12_combout  = ((\inst5|INCounterY [6] $ (\inst5|INCounterY [8] $ (!\inst5|Add2~11 )))) # (GND)
// \inst5|Add2~13  = CARRY((\inst5|INCounterY [6] & ((\inst5|INCounterY [8]) # (!\inst5|Add2~11 ))) # (!\inst5|INCounterY [6] & (\inst5|INCounterY [8] & !\inst5|Add2~11 )))

	.dataa(\inst5|INCounterY [6]),
	.datab(\inst5|INCounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add2~11 ),
	.combout(\inst5|Add2~12_combout ),
	.cout(\inst5|Add2~13 ));
// synopsys translate_off
defparam \inst5|Add2~12 .lut_mask = 16'h698E;
defparam \inst5|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneive_lcell_comb \inst5|Add2~14 (
// Equation(s):
// \inst5|Add2~14_combout  = (\inst5|INCounterY [9] & ((\inst5|INCounterY [7] & (\inst5|Add2~13  & VCC)) # (!\inst5|INCounterY [7] & (!\inst5|Add2~13 )))) # (!\inst5|INCounterY [9] & ((\inst5|INCounterY [7] & (!\inst5|Add2~13 )) # (!\inst5|INCounterY [7] & 
// ((\inst5|Add2~13 ) # (GND)))))
// \inst5|Add2~15  = CARRY((\inst5|INCounterY [9] & (!\inst5|INCounterY [7] & !\inst5|Add2~13 )) # (!\inst5|INCounterY [9] & ((!\inst5|Add2~13 ) # (!\inst5|INCounterY [7]))))

	.dataa(\inst5|INCounterY [9]),
	.datab(\inst5|INCounterY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add2~13 ),
	.combout(\inst5|Add2~14_combout ),
	.cout(\inst5|Add2~15 ));
// synopsys translate_off
defparam \inst5|Add2~14 .lut_mask = 16'h9617;
defparam \inst5|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneive_lcell_comb \inst5|Add2~16 (
// Equation(s):
// \inst5|Add2~16_combout  = \inst5|INCounterY [8] $ (!\inst5|Add2~15 )

	.dataa(\inst5|INCounterY [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|Add2~15 ),
	.combout(\inst5|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add2~16 .lut_mask = 16'hA5A5;
defparam \inst5|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \inst5|waddr[15]~28 (
// Equation(s):
// \inst5|waddr[15]~28_combout  = (\inst5|Add2~12_combout  & (\inst5|waddr[14]~27  $ (GND))) # (!\inst5|Add2~12_combout  & (!\inst5|waddr[14]~27  & VCC))
// \inst5|waddr[15]~29  = CARRY((\inst5|Add2~12_combout  & !\inst5|waddr[14]~27 ))

	.dataa(gnd),
	.datab(\inst5|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|waddr[14]~27 ),
	.combout(\inst5|waddr[15]~28_combout ),
	.cout(\inst5|waddr[15]~29 ));
// synopsys translate_off
defparam \inst5|waddr[15]~28 .lut_mask = 16'hC30C;
defparam \inst5|waddr[15]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \inst5|waddr[16]~30 (
// Equation(s):
// \inst5|waddr[16]~30_combout  = (\inst5|Add2~14_combout  & (!\inst5|waddr[15]~29 )) # (!\inst5|Add2~14_combout  & ((\inst5|waddr[15]~29 ) # (GND)))
// \inst5|waddr[16]~31  = CARRY((!\inst5|waddr[15]~29 ) # (!\inst5|Add2~14_combout ))

	.dataa(\inst5|Add2~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|waddr[15]~29 ),
	.combout(\inst5|waddr[16]~30_combout ),
	.cout(\inst5|waddr[16]~31 ));
// synopsys translate_off
defparam \inst5|waddr[16]~30 .lut_mask = 16'h5A5F;
defparam \inst5|waddr[16]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \inst5|waddr[17]~32 (
// Equation(s):
// \inst5|waddr[17]~32_combout  = \inst5|waddr[16]~31  $ (!\inst5|Add2~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|Add2~16_combout ),
	.cin(\inst5|waddr[16]~31 ),
	.combout(\inst5|waddr[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|waddr[17]~32 .lut_mask = 16'hF00F;
defparam \inst5|waddr[17]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N23
dffeas \inst5|waddr[17] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[17]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[17] .is_wysiwyg = "true";
defparam \inst5|waddr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N15
dffeas \inst5|waddr[13] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[13]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[13] .is_wysiwyg = "true";
defparam \inst5|waddr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N19
dffeas \inst5|waddr[15] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[15]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[15] .is_wysiwyg = "true";
defparam \inst5|waddr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~4 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~4_combout  = (\inst5|waddr [13] & !\inst5|waddr [15])

	.dataa(\inst5|waddr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|waddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~4 .lut_mask = 16'h00AA;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N21
dffeas \inst5|waddr[16] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[16]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[16] .is_wysiwyg = "true";
defparam \inst5|waddr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode492w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode492w[3]~0_combout  = (!\inst5|waddr [14] & (\inst5|waddr [17] & (\inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~4_combout  & !\inst5|waddr [16])))

	.dataa(\inst5|waddr [14]),
	.datab(\inst5|waddr [17]),
	.datac(\inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~4_combout ),
	.datad(\inst5|waddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode492w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode492w[3]~0 .lut_mask = 16'h0040;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode492w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \inst2|Add0~10 (
// Equation(s):
// \inst2|Add0~10_combout  = (\inst2|hvsync|HCounterY [6] & ((\inst2|hvsync|HCounterY [8] & (\inst2|Add0~9  & VCC)) # (!\inst2|hvsync|HCounterY [8] & (!\inst2|Add0~9 )))) # (!\inst2|hvsync|HCounterY [6] & ((\inst2|hvsync|HCounterY [8] & (!\inst2|Add0~9 )) # 
// (!\inst2|hvsync|HCounterY [8] & ((\inst2|Add0~9 ) # (GND)))))
// \inst2|Add0~11  = CARRY((\inst2|hvsync|HCounterY [6] & (!\inst2|hvsync|HCounterY [8] & !\inst2|Add0~9 )) # (!\inst2|hvsync|HCounterY [6] & ((!\inst2|Add0~9 ) # (!\inst2|hvsync|HCounterY [8]))))

	.dataa(\inst2|hvsync|HCounterY [6]),
	.datab(\inst2|hvsync|HCounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~9 ),
	.combout(\inst2|Add0~10_combout ),
	.cout(\inst2|Add0~11 ));
// synopsys translate_off
defparam \inst2|Add0~10 .lut_mask = 16'h9617;
defparam \inst2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \inst2|raddr[14]~25 (
// Equation(s):
// \inst2|raddr[14]~25_combout  = (\inst2|Add0~10_combout  & (!\inst2|raddr[13]~24 )) # (!\inst2|Add0~10_combout  & ((\inst2|raddr[13]~24 ) # (GND)))
// \inst2|raddr[14]~26  = CARRY((!\inst2|raddr[13]~24 ) # (!\inst2|Add0~10_combout ))

	.dataa(gnd),
	.datab(\inst2|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[13]~24 ),
	.combout(\inst2|raddr[14]~25_combout ),
	.cout(\inst2|raddr[14]~26 ));
// synopsys translate_off
defparam \inst2|raddr[14]~25 .lut_mask = 16'h3C3F;
defparam \inst2|raddr[14]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \inst2|raddr[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[14]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[14] .is_wysiwyg = "true";
defparam \inst2|raddr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \inst2|Add0~12 (
// Equation(s):
// \inst2|Add0~12_combout  = ((\inst2|hvsync|HCounterY [9] $ (\inst2|hvsync|HCounterY [7] $ (!\inst2|Add0~11 )))) # (GND)
// \inst2|Add0~13  = CARRY((\inst2|hvsync|HCounterY [9] & ((\inst2|hvsync|HCounterY [7]) # (!\inst2|Add0~11 ))) # (!\inst2|hvsync|HCounterY [9] & (\inst2|hvsync|HCounterY [7] & !\inst2|Add0~11 )))

	.dataa(\inst2|hvsync|HCounterY [9]),
	.datab(\inst2|hvsync|HCounterY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~11 ),
	.combout(\inst2|Add0~12_combout ),
	.cout(\inst2|Add0~13 ));
// synopsys translate_off
defparam \inst2|Add0~12 .lut_mask = 16'h698E;
defparam \inst2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \inst2|Add0~14 (
// Equation(s):
// \inst2|Add0~14_combout  = (\inst2|hvsync|HCounterY [8] & (!\inst2|Add0~13 )) # (!\inst2|hvsync|HCounterY [8] & ((\inst2|Add0~13 ) # (GND)))
// \inst2|Add0~15  = CARRY((!\inst2|Add0~13 ) # (!\inst2|hvsync|HCounterY [8]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~13 ),
	.combout(\inst2|Add0~14_combout ),
	.cout(\inst2|Add0~15 ));
// synopsys translate_off
defparam \inst2|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \inst2|Add0~16 (
// Equation(s):
// \inst2|Add0~16_combout  = \inst2|Add0~15  $ (!\inst2|hvsync|HCounterY [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|hvsync|HCounterY [9]),
	.cin(\inst2|Add0~15 ),
	.combout(\inst2|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~16 .lut_mask = 16'hF00F;
defparam \inst2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \inst2|raddr[15]~27 (
// Equation(s):
// \inst2|raddr[15]~27_combout  = (\inst2|Add0~12_combout  & (\inst2|raddr[14]~26  $ (GND))) # (!\inst2|Add0~12_combout  & (!\inst2|raddr[14]~26  & VCC))
// \inst2|raddr[15]~28  = CARRY((\inst2|Add0~12_combout  & !\inst2|raddr[14]~26 ))

	.dataa(gnd),
	.datab(\inst2|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[14]~26 ),
	.combout(\inst2|raddr[15]~27_combout ),
	.cout(\inst2|raddr[15]~28 ));
// synopsys translate_off
defparam \inst2|raddr[15]~27 .lut_mask = 16'hC30C;
defparam \inst2|raddr[15]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \inst2|raddr[16]~29 (
// Equation(s):
// \inst2|raddr[16]~29_combout  = (\inst2|Add0~14_combout  & (!\inst2|raddr[15]~28 )) # (!\inst2|Add0~14_combout  & ((\inst2|raddr[15]~28 ) # (GND)))
// \inst2|raddr[16]~30  = CARRY((!\inst2|raddr[15]~28 ) # (!\inst2|Add0~14_combout ))

	.dataa(\inst2|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[15]~28 ),
	.combout(\inst2|raddr[16]~29_combout ),
	.cout(\inst2|raddr[16]~30 ));
// synopsys translate_off
defparam \inst2|raddr[16]~29 .lut_mask = 16'h5A5F;
defparam \inst2|raddr[16]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \inst2|raddr[17]~31 (
// Equation(s):
// \inst2|raddr[17]~31_combout  = \inst2|raddr[16]~30  $ (!\inst2|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Add0~16_combout ),
	.cin(\inst2|raddr[16]~30 ),
	.combout(\inst2|raddr[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|raddr[17]~31 .lut_mask = 16'hF00F;
defparam \inst2|raddr[17]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \inst2|raddr[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[17]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[17] .is_wysiwyg = "true";
defparam \inst2|raddr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \inst2|raddr[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[15]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[15] .is_wysiwyg = "true";
defparam \inst2|raddr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3]~4 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3]~4_combout  = (\inst2|raddr [13] & !\inst2|raddr [15])

	.dataa(gnd),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3]~4 .lut_mask = 16'h0C0C;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \inst2|raddr[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[16]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[16] .is_wysiwyg = "true";
defparam \inst2|raddr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w[3]~0_combout  = (!\inst2|raddr [14] & (\inst2|raddr [17] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3]~4_combout  & !\inst2|raddr [16])))

	.dataa(\inst2|raddr [14]),
	.datab(\inst2|raddr [17]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3]~4_combout ),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w[3]~0 .lut_mask = 16'h0040;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneive_lcell_comb \inst5|pixel_state~_wirecell (
// Equation(s):
// \inst5|pixel_state~_wirecell_combout  = !\inst5|pixel_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|pixel_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|pixel_state~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|pixel_state~_wirecell .lut_mask = 16'h0F0F;
defparam \inst5|pixel_state~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N30
cycloneive_lcell_comb \inst5|waddr[4]~feeder (
// Equation(s):
// \inst5|waddr[4]~feeder_combout  = \inst5|INCounterX [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|INCounterX [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|waddr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|waddr[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|waddr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N31
dffeas \inst5|waddr[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[4] .is_wysiwyg = "true";
defparam \inst5|waddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N0
cycloneive_lcell_comb \inst5|waddr[5]~feeder (
// Equation(s):
// \inst5|waddr[5]~feeder_combout  = \inst5|INCounterX [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|INCounterX [5]),
	.cin(gnd),
	.combout(\inst5|waddr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|waddr[5]~feeder .lut_mask = 16'hFF00;
defparam \inst5|waddr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N1
dffeas \inst5|waddr[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[5] .is_wysiwyg = "true";
defparam \inst5|waddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N28
cycloneive_lcell_comb \inst5|waddr[6]~feeder (
// Equation(s):
// \inst5|waddr[6]~feeder_combout  = \inst5|INCounterX [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|INCounterX [6]),
	.cin(gnd),
	.combout(\inst5|waddr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|waddr[6]~feeder .lut_mask = 16'hFF00;
defparam \inst5|waddr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N29
dffeas \inst5|waddr[6] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[6] .is_wysiwyg = "true";
defparam \inst5|waddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N4
cycloneive_lcell_comb \inst5|waddr[7]~feeder (
// Equation(s):
// \inst5|waddr[7]~feeder_combout  = \inst5|waddr[7]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|waddr[7]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|waddr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|waddr[7]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|waddr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N5
dffeas \inst5|waddr[7] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[7] .is_wysiwyg = "true";
defparam \inst5|waddr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N5
dffeas \inst5|waddr[8] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[8] .is_wysiwyg = "true";
defparam \inst5|waddr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \inst5|waddr[9] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[9]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[9] .is_wysiwyg = "true";
defparam \inst5|waddr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \inst5|waddr[10] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[10]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[10] .is_wysiwyg = "true";
defparam \inst5|waddr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \inst5|waddr[11] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[11] .is_wysiwyg = "true";
defparam \inst5|waddr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \inst5|waddr[12] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst5|waddr[12]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|waddr[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|waddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|waddr[12] .is_wysiwyg = "true";
defparam \inst5|waddr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \inst2|raddr[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|hvsync|HCounterX [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[0] .is_wysiwyg = "true";
defparam \inst2|raddr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \inst2|raddr[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|hvsync|HCounterX [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[1] .is_wysiwyg = "true";
defparam \inst2|raddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \inst2|raddr[2]~feeder (
// Equation(s):
// \inst2|raddr[2]~feeder_combout  = \inst2|hvsync|HCounterX [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|hvsync|HCounterX [2]),
	.cin(gnd),
	.combout(\inst2|raddr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|raddr[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|raddr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \inst2|raddr[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[2] .is_wysiwyg = "true";
defparam \inst2|raddr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \inst2|raddr[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|hvsync|HCounterX [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[3] .is_wysiwyg = "true";
defparam \inst2|raddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \inst2|raddr[4]~feeder (
// Equation(s):
// \inst2|raddr[4]~feeder_combout  = \inst2|hvsync|HCounterX [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|hvsync|HCounterX [4]),
	.cin(gnd),
	.combout(\inst2|raddr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|raddr[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|raddr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \inst2|raddr[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[4] .is_wysiwyg = "true";
defparam \inst2|raddr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \inst2|raddr[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|hvsync|HCounterX [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[5] .is_wysiwyg = "true";
defparam \inst2|raddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \inst2|raddr[6]~feeder (
// Equation(s):
// \inst2|raddr[6]~feeder_combout  = \inst2|hvsync|HCounterX [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|hvsync|HCounterX [6]),
	.cin(gnd),
	.combout(\inst2|raddr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|raddr[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|raddr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \inst2|raddr[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[6] .is_wysiwyg = "true";
defparam \inst2|raddr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \inst2|raddr[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[7]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[7] .is_wysiwyg = "true";
defparam \inst2|raddr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \inst2|raddr[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[8]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[8] .is_wysiwyg = "true";
defparam \inst2|raddr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \inst2|raddr[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[9]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[9] .is_wysiwyg = "true";
defparam \inst2|raddr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \inst2|raddr[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[10]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[10] .is_wysiwyg = "true";
defparam \inst2|raddr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \inst2|raddr[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[11]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[11] .is_wysiwyg = "true";
defparam \inst2|raddr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \inst2|raddr[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[12]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[12] .is_wysiwyg = "true";
defparam \inst2|raddr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode492w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode492w[3]~0_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \inst1|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|raddr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \inst1|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & 
// !\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]))

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h00C0;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4_combout  = (!\inst5|waddr [13] & !\inst5|waddr [15])

	.dataa(\inst5|waddr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|waddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4 .lut_mask = 16'h0055;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode481w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode481w[3]~0_combout  = (!\inst5|waddr [14] & (!\inst5|waddr [16] & (\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4_combout  & \inst5|waddr [17])))

	.dataa(\inst5|waddr [14]),
	.datab(\inst5|waddr [16]),
	.datac(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4_combout ),
	.datad(\inst5|waddr [17]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode481w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode481w[3]~0 .lut_mask = 16'h1000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode481w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4_combout  = (!\inst2|raddr [15] & !\inst2|raddr [13])

	.dataa(\inst2|raddr [15]),
	.datab(\inst2|raddr [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4 .lut_mask = 16'h1111;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode862w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode862w[3]~0_combout  = (!\inst2|raddr [14] & (\inst2|raddr [17] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4_combout  & !\inst2|raddr [16])))

	.dataa(\inst2|raddr [14]),
	.datab(\inst2|raddr [17]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4_combout ),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode862w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode862w[3]~0 .lut_mask = 16'h0040;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode862w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y22_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode481w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode481w[3]~0_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode862w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode502w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode502w[3]~0_combout  = (\inst5|waddr [14] & (\inst5|waddr [17] & (\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4_combout  & !\inst5|waddr [16])))

	.dataa(\inst5|waddr [14]),
	.datab(\inst5|waddr [17]),
	.datac(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4_combout ),
	.datad(\inst5|waddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode502w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode502w[3]~0 .lut_mask = 16'h0080;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode502w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w[3]~0_combout  = (\inst2|raddr [14] & (\inst2|raddr [17] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4_combout  & !\inst2|raddr [16])))

	.dataa(\inst2|raddr [14]),
	.datab(\inst2|raddr [17]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4_combout ),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w[3]~0 .lut_mask = 16'h0080;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode502w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode502w[3]~0_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout  = (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))) # (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3 .lut_mask = 16'h3022;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder_combout  = \inst2|raddr [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|raddr [17]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \inst1|altsyncram_component|auto_generated|address_reg_b[4] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \inst1|altsyncram_component|auto_generated|out_address_reg_b[4] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|altsyncram_component|auto_generated|address_reg_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[4] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout  = (!\inst5|waddr [17] & !\inst5|waddr [16])

	.dataa(gnd),
	.datab(\inst5|waddr [17]),
	.datac(gnd),
	.datad(\inst5|waddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0 .lut_mask = 16'h0033;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode309w[3]~4 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode309w[3]~4_combout  = (\inst5|waddr [13] & (!\inst5|waddr [14] & (\inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout  & !\inst5|waddr [15])))

	.dataa(\inst5|waddr [13]),
	.datab(\inst5|waddr [14]),
	.datac(\inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout ),
	.datad(\inst5|waddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode309w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode309w[3]~4 .lut_mask = 16'h0020;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode309w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout  = (!\inst2|raddr [17] & !\inst2|raddr [16])

	.dataa(gnd),
	.datab(\inst2|raddr [17]),
	.datac(gnd),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0 .lut_mask = 16'h0033;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode688w[3]~4 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode688w[3]~4_combout  = (!\inst2|raddr [15] & (!\inst2|raddr [14] & (\inst2|raddr [13] & \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout )))

	.dataa(\inst2|raddr [15]),
	.datab(\inst2|raddr [14]),
	.datac(\inst2|raddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode688w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode688w[3]~4 .lut_mask = 16'h1000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode688w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode309w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode309w[3]~4_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode688w[3]~4_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode329w[3]~4 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode329w[3]~4_combout  = (\inst5|waddr [13] & (!\inst5|waddr [15] & (\inst5|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout )))

	.dataa(\inst5|waddr [13]),
	.datab(\inst5|waddr [15]),
	.datac(\inst5|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode329w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode329w[3]~4 .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode329w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode708w[3]~4 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode708w[3]~4_combout  = (!\inst2|raddr [15] & (\inst2|raddr [14] & (\inst2|raddr [13] & \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout )))

	.dataa(\inst2|raddr [15]),
	.datab(\inst2|raddr [14]),
	.datac(\inst2|raddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode708w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode708w[3]~4 .lut_mask = 16'h4000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode708w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode329w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode329w[3]~4_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode708w[3]~4_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode319w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode319w[3]~0_combout  = (!\inst5|waddr [13] & (!\inst5|waddr [15] & (\inst5|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout )))

	.dataa(\inst5|waddr [13]),
	.datab(\inst5|waddr [15]),
	.datac(\inst5|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode319w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode319w[3]~0 .lut_mask = 16'h1000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode319w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode698w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode698w[3]~0_combout  = (!\inst2|raddr [15] & (\inst2|raddr [14] & (!\inst2|raddr [13] & \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout )))

	.dataa(\inst2|raddr [15]),
	.datab(\inst2|raddr [14]),
	.datac(\inst2|raddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode698w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode698w[3]~0 .lut_mask = 16'h0400;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode698w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode319w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode319w[3]~0_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode698w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode292w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode292w [3] = (!\inst5|waddr [13] & (!\inst5|waddr [15] & (!\inst5|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout )))

	.dataa(\inst5|waddr [13]),
	.datab(\inst5|waddr [15]),
	.datac(\inst5|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode292w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode292w[3] .lut_mask = 16'h0100;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode292w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode671w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode671w [3] = (!\inst2|raddr [15] & (!\inst2|raddr [14] & (!\inst2|raddr [13] & \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout )))

	.dataa(\inst2|raddr [15]),
	.datab(\inst2|raddr [14]),
	.datac(\inst2|raddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode671w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode671w[3] .lut_mask = 16'h0100;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode671w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode292w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode292w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode671w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~7 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~7_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~7 .lut_mask = 16'hE3E0;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~8 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~8_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|mux3|_~7_combout  & 
// ((\inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # (!\inst1|altsyncram_component|auto_generated|mux3|_~7_combout  & (\inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|mux3|_~7_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~8 .lut_mask = 16'hF388;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout ) # 
// ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout )))) # (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & (((\inst1|altsyncram_component|auto_generated|mux3|_~8_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(\inst1|altsyncram_component|auto_generated|mux3|_~8_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hEFE0;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \inst1|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|raddr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \inst1|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode381w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode381w [2] = (!\inst5|waddr [17] & \inst5|waddr [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|waddr [17]),
	.datad(\inst5|waddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode381w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode381w[2] .lut_mask = 16'h0F00;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode381w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode431w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode431w [3] = (\inst5|waddr [15] & (!\inst5|waddr [14] & (!\inst5|waddr [13] & \inst1|altsyncram_component|auto_generated|decode2|w_anode381w [2])))

	.dataa(\inst5|waddr [15]),
	.datab(\inst5|waddr [14]),
	.datac(\inst5|waddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode381w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode431w[3] .lut_mask = 16'h0200;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w [2] = (!\inst2|raddr [17] & \inst2|raddr [16])

	.dataa(gnd),
	.datab(\inst2|raddr [17]),
	.datac(gnd),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w[2] .lut_mask = 16'h3300;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode811w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode811w [3] = (\inst2|raddr [15] & (!\inst2|raddr [14] & (!\inst2|raddr [13] & \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w [2])))

	.dataa(\inst2|raddr [15]),
	.datab(\inst2|raddr [14]),
	.datac(\inst2|raddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode811w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode811w[3] .lut_mask = 16'h0200;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode811w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode431w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode811w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode441w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode441w [3] = (\inst5|waddr [15] & (!\inst5|waddr [14] & (\inst5|waddr [13] & \inst1|altsyncram_component|auto_generated|decode2|w_anode381w [2])))

	.dataa(\inst5|waddr [15]),
	.datab(\inst5|waddr [14]),
	.datac(\inst5|waddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode381w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode441w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode441w[3] .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode441w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode821w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode821w [3] = (\inst2|raddr [15] & (!\inst2|raddr [14] & (\inst2|raddr [13] & \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w [2])))

	.dataa(\inst2|raddr [15]),
	.datab(\inst2|raddr [14]),
	.datac(\inst2|raddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode821w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode821w[3] .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode821w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode441w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode441w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode821w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~6 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~6_combout  = (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))) # (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~6 .lut_mask = 16'h00E2;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout  = \inst2|raddr [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \inst1|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder_combout  = \inst1|altsyncram_component|auto_generated|address_reg_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \inst1|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode451w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode451w [3] = (\inst5|waddr [15] & (\inst5|waddr [14] & (!\inst5|waddr [13] & \inst1|altsyncram_component|auto_generated|decode2|w_anode381w [2])))

	.dataa(\inst5|waddr [15]),
	.datab(\inst5|waddr [14]),
	.datac(\inst5|waddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode381w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode451w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode451w[3] .lut_mask = 16'h0800;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode451w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode831w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode831w [3] = (\inst2|raddr [15] & (\inst2|raddr [14] & (!\inst2|raddr [13] & \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w [2])))

	.dataa(\inst2|raddr [15]),
	.datab(\inst2|raddr [14]),
	.datac(\inst2|raddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode831w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode831w[3] .lut_mask = 16'h0800;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode831w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode451w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode451w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode831w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode461w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode461w [3] = (\inst5|waddr [15] & (\inst5|waddr [14] & (\inst5|waddr [13] & \inst1|altsyncram_component|auto_generated|decode2|w_anode381w [2])))

	.dataa(\inst5|waddr [15]),
	.datab(\inst5|waddr [14]),
	.datac(\inst5|waddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode381w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode461w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode461w[3] .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode461w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3] = (\inst2|raddr [15] & (\inst2|raddr [14] & (\inst2|raddr [13] & \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w [2])))

	.dataa(\inst2|raddr [15]),
	.datab(\inst2|raddr [14]),
	.datac(\inst2|raddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode461w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode461w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~5 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~5_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))) # (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~5 .lut_mask = 16'hC088;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\inst1|altsyncram_component|auto_generated|mux3|_~6_combout ) # 
// ((\inst1|altsyncram_component|auto_generated|mux3|_~5_combout ) # (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\inst1|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(\inst1|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1 .lut_mask = 16'hC8CC;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode390w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode390w [3] = (!\inst5|waddr [14] & (!\inst5|waddr [17] & (\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4_combout  & \inst5|waddr [16])))

	.dataa(\inst5|waddr [14]),
	.datab(\inst5|waddr [17]),
	.datac(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4_combout ),
	.datad(\inst5|waddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode390w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode390w[3] .lut_mask = 16'h1000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode390w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w [3] = (!\inst2|raddr [14] & (!\inst2|raddr [17] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4_combout  & \inst2|raddr [16])))

	.dataa(\inst2|raddr [14]),
	.datab(\inst2|raddr [17]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4_combout ),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w[3] .lut_mask = 16'h1000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode390w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode390w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode401w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode401w [3] = (!\inst5|waddr [14] & (!\inst5|waddr [17] & (\inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~4_combout  & \inst5|waddr [16])))

	.dataa(\inst5|waddr [14]),
	.datab(\inst5|waddr [17]),
	.datac(\inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~4_combout ),
	.datad(\inst5|waddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode401w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode401w[3] .lut_mask = 16'h1000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode401w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode781w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode781w [3] = (!\inst2|raddr [14] & (!\inst2|raddr [17] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3]~4_combout  & \inst2|raddr [16])))

	.dataa(\inst2|raddr [14]),
	.datab(\inst2|raddr [17]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3]~4_combout ),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode781w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode781w[3] .lut_mask = 16'h1000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode781w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode401w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode401w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode781w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~3 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~3_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~3 .lut_mask = 16'hFC30;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode411w [3] = (\inst5|waddr [14] & (!\inst5|waddr [17] & (\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4_combout  & \inst5|waddr [16])))

	.dataa(\inst5|waddr [14]),
	.datab(\inst5|waddr [17]),
	.datac(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~4_combout ),
	.datad(\inst5|waddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3] .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w [3] = (\inst2|raddr [14] & (!\inst2|raddr [17] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4_combout  & \inst2|raddr [16])))

	.dataa(\inst2|raddr [14]),
	.datab(\inst2|raddr [17]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3]~4_combout ),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3] .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode791w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode421w [3] = (!\inst5|waddr [17] & (\inst5|waddr [14] & (\inst5|waddr [16] & \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~4_combout )))

	.dataa(\inst5|waddr [17]),
	.datab(\inst5|waddr [14]),
	.datac(\inst5|waddr [16]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~4_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode421w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3] .lut_mask = 16'h4000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w [3] = (\inst2|raddr [14] & (!\inst2|raddr [17] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3]~4_combout  & \inst2|raddr [16])))

	.dataa(\inst2|raddr [14]),
	.datab(\inst2|raddr [17]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3]~4_combout ),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3] .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode421w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode421w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode801w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~2 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~2_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))) # (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~2 .lut_mask = 16'hE200;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~4 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~4_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\inst1|altsyncram_component|auto_generated|mux3|_~2_combout ) # 
// ((\inst1|altsyncram_component|auto_generated|mux3|_~3_combout  & !\inst1|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\inst1|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\inst1|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~4 .lut_mask = 16'hFCFE;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode359w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode359w[3]~0_combout  = (!\inst5|waddr [13] & (\inst5|waddr [15] & (\inst5|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout )))

	.dataa(\inst5|waddr [13]),
	.datab(\inst5|waddr [15]),
	.datac(\inst5|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode359w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode359w[3]~0 .lut_mask = 16'h4000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode359w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode738w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode738w[3]~0_combout  = (\inst2|raddr [15] & (\inst2|raddr [14] & (!\inst2|raddr [13] & \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout )))

	.dataa(\inst2|raddr [15]),
	.datab(\inst2|raddr [14]),
	.datac(\inst2|raddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode738w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode738w[3]~0 .lut_mask = 16'h0800;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode738w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode359w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode359w[3]~0_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode738w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~1 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~1_combout  = (!\inst5|waddr [13] & (\inst5|waddr [15] & (!\inst5|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout )))

	.dataa(\inst5|waddr [13]),
	.datab(\inst5|waddr [15]),
	.datac(\inst5|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~1 .lut_mask = 16'h0400;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~1 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~1_combout  = (\inst2|raddr [15] & (!\inst2|raddr [14] & (!\inst2|raddr [13] & \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout )))

	.dataa(\inst2|raddr [15]),
	.datab(\inst2|raddr [14]),
	.datac(\inst2|raddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~1 .lut_mask = 16'h0200;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~1_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~0_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~0 .lut_mask = 16'hEE30;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode349w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode349w[3]~0_combout  = (\inst5|waddr [13] & (\inst5|waddr [15] & (!\inst5|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout )))

	.dataa(\inst5|waddr [13]),
	.datab(\inst5|waddr [15]),
	.datac(\inst5|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode349w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode349w[3]~0 .lut_mask = 16'h0800;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode349w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout  = (\inst2|raddr [15] & (!\inst2|raddr [14] & (\inst2|raddr [13] & \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout )))

	.dataa(\inst2|raddr [15]),
	.datab(\inst2|raddr [14]),
	.datac(\inst2|raddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0 .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode349w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode349w[3]~0_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode369w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode369w[3]~0_combout  = (\inst5|waddr [13] & (\inst5|waddr [15] & (\inst5|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout )))

	.dataa(\inst5|waddr [13]),
	.datab(\inst5|waddr [15]),
	.datac(\inst5|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode369w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode369w[3]~0 .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode369w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode748w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode748w[3]~0_combout  = (\inst2|raddr [15] & (\inst2|raddr [14] & (\inst2|raddr [13] & \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout )))

	.dataa(\inst2|raddr [15]),
	.datab(\inst2|raddr [14]),
	.datac(\inst2|raddr [13]),
	.datad(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode718w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode748w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode748w[3]~0 .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode748w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode369w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode369w[3]~0_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode748w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|pixel_state~_wirecell_combout }),
	.portaaddr({\inst5|waddr [12],\inst5|waddr [11],\inst5|waddr [10],\inst5|waddr [9],\inst5|waddr [8],\inst5|waddr [7],\inst5|waddr [6],\inst5|waddr [5],\inst5|waddr [4],\inst5|waddr [3],\inst5|waddr [2],\inst5|waddr [1],\inst5|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_roj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 153600;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~1 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~1_combout  = (\inst1|altsyncram_component|auto_generated|mux3|_~0_combout  & (((\inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\inst1|altsyncram_component|auto_generated|mux3|_~0_combout  & (\inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & 
// ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\inst1|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~1 .lut_mask = 16'hE4AA;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst1|altsyncram_component|auto_generated|mux3|_~1_combout  & 
// !\inst1|altsyncram_component|auto_generated|out_address_reg_b [3]))

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\inst1|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0 .lut_mask = 16'h00C0;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout  = (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ) # 
// ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout  & \inst1|altsyncram_component|auto_generated|mux3|_~4_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datab(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2 .lut_mask = 16'h5540;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout  = (\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout ) # ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout  & 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & !\inst1|altsyncram_component|auto_generated|out_address_reg_b [3])))

	.dataa(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6 .lut_mask = 16'hF0F2;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout  = (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout  & 
// !\inst1|altsyncram_component|auto_generated|out_address_reg_b [3]))

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7 .lut_mask = 16'h0030;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \inst2|always0~0 (
// Equation(s):
// \inst2|always0~0_combout  = (!\inst2|hvsync|HCounterX [8] & (!\inst2|hvsync|HCounterX [9] & !\inst2|hvsync|HCounterX [5]))

	.dataa(\inst2|hvsync|HCounterX [8]),
	.datab(\inst2|hvsync|HCounterX [9]),
	.datac(\inst2|hvsync|HCounterX [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~0 .lut_mask = 16'h0101;
defparam \inst2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \inst2|always0~1 (
// Equation(s):
// \inst2|always0~1_combout  = (\inst2|hvsync|Equal0~0_combout  & (\inst2|always0~0_combout  & (!\inst2|hvsync|HCounterX [7] & !\inst2|hvsync|HCounterX [6])))

	.dataa(\inst2|hvsync|Equal0~0_combout ),
	.datab(\inst2|always0~0_combout ),
	.datac(\inst2|hvsync|HCounterX [7]),
	.datad(\inst2|hvsync|HCounterX [6]),
	.cin(gnd),
	.combout(\inst2|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~1 .lut_mask = 16'h0008;
defparam \inst2|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \inst2|vg~6 (
// Equation(s):
// \inst2|vg~6_combout  = (\inst2|hvsync|HCounterY [9]) # ((!\inst2|hvsync|HCounterY [3] & (!\inst2|hvsync|HCounterY [2] & \inst2|hvsync|Equal1~1_combout )))

	.dataa(\inst2|hvsync|HCounterY [3]),
	.datab(\inst2|hvsync|HCounterY [2]),
	.datac(\inst2|hvsync|Equal1~1_combout ),
	.datad(\inst2|hvsync|HCounterY [9]),
	.cin(gnd),
	.combout(\inst2|vg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vg~6 .lut_mask = 16'hFF10;
defparam \inst2|vg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \inst2|vg~3 (
// Equation(s):
// \inst2|vg~3_combout  = (\inst2|hvsync|HCounterX [4] & (\inst2|hvsync|HCounterX [5] & (\inst2|hvsync|HCounterX [0] & \inst2|hvsync|HCounterX [6])))

	.dataa(\inst2|hvsync|HCounterX [4]),
	.datab(\inst2|hvsync|HCounterX [5]),
	.datac(\inst2|hvsync|HCounterX [0]),
	.datad(\inst2|hvsync|HCounterX [6]),
	.cin(gnd),
	.combout(\inst2|vg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vg~3 .lut_mask = 16'h8000;
defparam \inst2|vg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \inst2|vg~4 (
// Equation(s):
// \inst2|vg~4_combout  = (\inst2|hvsync|HCounterX [3] & (\inst2|hvsync|HCounterX [1] & \inst2|hvsync|HCounterX [2]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterX [3]),
	.datac(\inst2|hvsync|HCounterX [1]),
	.datad(\inst2|hvsync|HCounterX [2]),
	.cin(gnd),
	.combout(\inst2|vg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vg~4 .lut_mask = 16'hC000;
defparam \inst2|vg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \inst2|vg~5 (
// Equation(s):
// \inst2|vg~5_combout  = (\inst2|hvsync|HCounterX [9] & (((\inst2|vg~3_combout  & \inst2|vg~4_combout )) # (!\inst2|hvsync|inDisplayArea~0_combout )))

	.dataa(\inst2|vg~3_combout ),
	.datab(\inst2|hvsync|inDisplayArea~0_combout ),
	.datac(\inst2|vg~4_combout ),
	.datad(\inst2|hvsync|HCounterX [9]),
	.cin(gnd),
	.combout(\inst2|vg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vg~5 .lut_mask = 16'hB300;
defparam \inst2|vg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \inst2|vg~1 (
// Equation(s):
// \inst2|vg~1_combout  = (\inst2|hvsync|HCounterY [0] & (\inst2|hvsync|HCounterY [1] & (\inst2|hvsync|HCounterY [2] & \inst2|hvsync|HCounterY [3])))

	.dataa(\inst2|hvsync|HCounterY [0]),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(\inst2|hvsync|HCounterY [2]),
	.datad(\inst2|hvsync|HCounterY [3]),
	.cin(gnd),
	.combout(\inst2|vg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vg~1 .lut_mask = 16'h8000;
defparam \inst2|vg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \inst2|vg~0 (
// Equation(s):
// \inst2|vg~0_combout  = (\inst2|hvsync|HCounterY [8] & (\inst2|hvsync|HCounterY [6] & \inst2|hvsync|HCounterY [7]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [8]),
	.datac(\inst2|hvsync|HCounterY [6]),
	.datad(\inst2|hvsync|HCounterY [7]),
	.cin(gnd),
	.combout(\inst2|vg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vg~0 .lut_mask = 16'hC000;
defparam \inst2|vg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \inst2|vg~2 (
// Equation(s):
// \inst2|vg~2_combout  = (\inst2|vg~0_combout  & ((\inst2|hvsync|HCounterY [5]) # ((\inst2|vg~1_combout  & \inst2|hvsync|HCounterY [4]))))

	.dataa(\inst2|vg~1_combout ),
	.datab(\inst2|hvsync|HCounterY [5]),
	.datac(\inst2|vg~0_combout ),
	.datad(\inst2|hvsync|HCounterY [4]),
	.cin(gnd),
	.combout(\inst2|vg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vg~2 .lut_mask = 16'hE0C0;
defparam \inst2|vg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \inst2|vg~7 (
// Equation(s):
// \inst2|vg~7_combout  = (\inst2|always0~1_combout ) # ((\inst2|vg~6_combout ) # ((\inst2|vg~5_combout ) # (\inst2|vg~2_combout )))

	.dataa(\inst2|always0~1_combout ),
	.datab(\inst2|vg~6_combout ),
	.datac(\inst2|vg~5_combout ),
	.datad(\inst2|vg~2_combout ),
	.cin(gnd),
	.combout(\inst2|vg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vg~7 .lut_mask = 16'hFFFE;
defparam \inst2|vg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \inst2|vg~8 (
// Equation(s):
// \inst2|vg~8_combout  = (\inst2|hvsync|inDisplayArea~q  & ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout ) # ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout ) # (\inst2|vg~7_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout ),
	.datac(\inst2|vg~7_combout ),
	.datad(\inst2|hvsync|inDisplayArea~q ),
	.cin(gnd),
	.combout(\inst2|vg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vg~8 .lut_mask = 16'hFE00;
defparam \inst2|vg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \inst2|vg[1]~feeder (
// Equation(s):
// \inst2|vg[1]~feeder_combout  = \inst2|vg~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|vg~8_combout ),
	.cin(gnd),
	.combout(\inst2|vg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|vg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \inst2|vg[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|vg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vg[1] .is_wysiwyg = "true";
defparam \inst2|vg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \inst2|vg[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|vg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vg[0] .is_wysiwyg = "true";
defparam \inst2|vg[0] .power_up = "low";
// synopsys translate_on

endmodule
