
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	
Date:		Mon Mar 10 21:34:56 2025
Host:		crimson (x86_64 w/Linux 4.18.0-553.40.1.el8_10.x86_64) (64cores*64cpus*AMD EPYC 7H12 64-Core Processor 512KB)
OS:		Rocky Linux 8.10 (Green Obsidian)

License:
		[21:34:56.435626] Configured Lic search path (21.01-s002): 6055@cmclicense.eecs.yorku.ca:7055@cmclicense.eecs.yorku.ca

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
		{-window "window coordinates" "" list optional}
		{-window_size "window size in microns" "" string optional}
	
	}
[INFO] Loading Pegasus 22.23 fill procedures
<CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
<CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_save_restore_compression_mode hybrid
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set init_lef_file {
    "/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef"
    "/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef"
}
<CMD> set init_verilog ../Synthesis/netlist/genus_mult_unsigned.v
<CMD> set init_top_cell mult_unsigned
<CMD> set init_mmmc_file ./scripts/mmmc.view
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_float_precision_tol 0.000010
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
#% Begin Load MMMC data ... (date=03/10 21:35:25, mem=1023.7M)
#% End Load MMMC data ... (date=03/10 21:35:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=1024.5M, current mem=1024.5M)
rc_best rc_worst

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ./scripts/mmmc.view
Reading max_timing timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading max_timing timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
Read 489 cells in library 'slow_vdd1v2' 
Reading min_timing timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 489 cells in library 'fast_vdd1v2' 
Reading min_timing timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
Read 489 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.03min, real=0.02min, mem=43.4M, fe_cpu=0.33min, fe_real=0.52min, fe_mem=1134.0M) ***
#% Begin Load netlist data ... (date=03/10 21:35:27, mem=1052.1M)
*** Begin netlist parsing (mem=1134.0M) ***
Created 489 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../Synthesis/netlist/genus_mult_unsigned.v'

*** Memory Usage v#1 (Current mem = 1133.965M, initial mem = 486.922M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1134.0M) ***
#% End Load netlist data ... (date=03/10 21:35:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1074.8M, current mem=1074.8M)
Set top cell to mult_unsigned.
Hooked 1956 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mult_unsigned ...
*** Netlist is unique.
** info: there are 2051 modules.
** info: there are 1177 stdCell insts.

*** Memory Usage v#1 (Current mem = 1205.379M, initial mem = 486.922M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M10 and M11 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0736 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M11 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (EMS-27):	Message (IMPEXT-2773) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0736 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Summary of Active RC-Corners : 
 
 Analysis View: worst_case
    RC-Corner Name        : rc_best
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: best_case
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../Synthesis/netlist/genus_mult_unsigned.sdc' ...
Current (total cpu=0:00:20.2, real=0:00:32.0, peak res=1397.1M, current mem=1397.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Synthesis/netlist/genus_mult_unsigned.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Synthesis/netlist/genus_mult_unsigned.sdc, Line 10).

mult_unsigned
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../Synthesis/netlist/genus_mult_unsigned.sdc, Line 97).

INFO (CTE): Reading of timing constraints file ../Synthesis/netlist/genus_mult_unsigned.sdc completed, with 3 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1418.5M, current mem=1418.5M)
Current (total cpu=0:00:20.2, real=0:00:32.0, peak res=1418.5M, current mem=1418.5M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 9
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766         22  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         22  The via resistance between layers %s and...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
*** Message Summary: 90 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.954137180185 0.699975 5 5 5 5
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.907161803714 0.699204 5.0 5.13 5.0 5.13
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0

viaInitial starts at Mon Mar 10 21:36:25 2025
viaInitial ends at Mon Mar 10 21:36:25 2025
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1 bottom 1 left 1 right 1} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2151.7M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |        4       |       NA       |
|  Via1  |        8       |        0       |
| Metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1 bottom 1 left 1 right 1} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2151.7M)
Ring generation is complete.
<CMD> fit
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-modulePlan" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-modulePlan" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:25.3/0:02:56.4 (0.1), mem = 2297.9M
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2320.81 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_unsigned
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2410.18)
Total number of fetched objects 1436
End delay calculation. (MEM=2574.79 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2574.79 CPU=0:00:00.3 REAL=0:00:01.0)
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3830833 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_unsigned
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2579.04)
Total number of fetched objects 1436
End delay calculation. (MEM=2630.25 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2630.25 CPU=0:00:00.2 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#7 (mem=2620.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.9 mem=2628.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=2628.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 909 (65.1%) nets
3		: 348 (24.9%) nets
4     -	14	: 105 (7.5%) nets
15    -	39	: 32 (2.3%) nets
40    -	79	: 1 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=1177 (0 fixed + 1177 movable) #buf cell=0 #inv cell=135 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1396 #term=4658 #term/net=3.34, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=81
stdCell: 1177 single + 0 double + 0 multi
Total standard cell length = 2.1088 (mm), area = 0.0036 (mm^2)
Estimated cell power/ground rail width = 0.213 um
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 10544 sites (3606 um^2) / alloc_area 15080 sites (5157 um^2).
Pin Density = 0.3089.
            = total # of pins 4658 / total area 15080.
=== lastAutoLevel = 7 
Iteration  1: Total net bbox = 4.542e-11 (1.95e-11 2.59e-11)
              Est.  stn bbox = 4.762e-11 (2.03e-11 2.73e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2797.2M
Iteration  2: Total net bbox = 4.542e-11 (1.95e-11 2.59e-11)
              Est.  stn bbox = 4.762e-11 (2.03e-11 2.73e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2797.2M
Iteration  3: Total net bbox = 3.080e+01 (1.98e+01 1.10e+01)
              Est.  stn bbox = 3.714e+01 (2.38e+01 1.33e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2816.3M
Active setup views:
    worst_case
Iteration  4: Total net bbox = 9.520e+03 (5.10e+03 4.42e+03)
              Est.  stn bbox = 1.207e+04 (6.36e+03 5.71e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2816.3M
Iteration  5: Total net bbox = 1.033e+04 (5.48e+03 4.85e+03)
              Est.  stn bbox = 1.311e+04 (6.92e+03 6.19e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2816.3M
Iteration  6: Total net bbox = 1.036e+04 (5.46e+03 4.89e+03)
              Est.  stn bbox = 1.305e+04 (6.83e+03 6.21e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2834.0M
Iteration  7: Total net bbox = 1.190e+04 (6.46e+03 5.44e+03)
              Est.  stn bbox = 1.462e+04 (7.84e+03 6.78e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2834.0M
Iteration  8: Total net bbox = 1.265e+04 (6.81e+03 5.83e+03)
              Est.  stn bbox = 1.532e+04 (8.17e+03 7.15e+03)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2834.0M
Iteration  9: Total net bbox = 1.152e+04 (5.91e+03 5.62e+03)
              Est.  stn bbox = 1.408e+04 (7.18e+03 6.90e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2851.0M
Iteration 10: Total net bbox = 1.202e+04 (6.33e+03 5.69e+03)
              Est.  stn bbox = 1.461e+04 (7.62e+03 6.99e+03)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 2835.0M
Iteration 11: Total net bbox = 1.202e+04 (6.33e+03 5.69e+03)
              Est.  stn bbox = 1.461e+04 (7.62e+03 6.99e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2835.0M
*** cost = 1.202e+04 (6.33e+03 5.69e+03) (cpu for global=0:00:02.7) real=0:00:04.0***
Solver runtime cpu: 0:00:01.8 real: 0:00:01.8
Core Placement runtime cpu: 0:00:01.9 real: 0:00:03.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:32.4 mem=2835.0M) ***
Total net bbox length = 1.219e+04 (6.429e+03 5.756e+03) (ext = 1.190e+03)
Move report: Detail placement moves 1177 insts, mean move: 1.40 um, max move: 8.49 um 
	Max move on inst (rA_reg_10_): (20.03, 29.08) --> (26.80, 27.36)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2806.1MB
Summary Report:
Instances move: 1177 (out of 1177 movable)
Instances flipped: 0
Mean displacement: 1.40 um
Max displacement: 8.49 um (Instance: rA_reg_10_) (20.0305, 29.0785) -> (26.8, 27.36)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
Total net bbox length = 1.269e+04 (6.525e+03 6.163e+03) (ext = 1.193e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2806.1MB
*** Finished refinePlace (0:00:32.5 mem=2806.1M) ***
*** End of Placement (cpu=0:00:05.3, real=0:00:06.0, mem=2803.1M) ***
default core: bins with density > 0.750 = 10.00 % ( 2 / 20 )
Density distribution unevenness ratio = 2.686%
*** Free Virtual Timing Model ...(mem=2819.1M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3830833 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_unsigned
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2809.59)
Total number of fetched objects 1436
End delay calculation. (MEM=2868.8 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2868.8 CPU=0:00:00.2 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 12 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 12
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1396 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1396
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1396 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.472994e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2867.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   4577 
[NR-eGR]  Metal2   (2V)          6068   6319 
[NR-eGR]  Metal3   (3H)          6722    632 
[NR-eGR]  Metal4   (4V)          1882    261 
[NR-eGR]  Metal5   (5H)          1031     12 
[NR-eGR]  Metal6   (6V)            53      2 
[NR-eGR]  Metal7   (7H)             2      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15757  11803 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 12535um
[NR-eGR] Total length: 15757um, number of vias: 11803
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 614um, number of vias: 521
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.03 seconds, mem = 2883.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 8, real = 0: 0: 9, mem = 2828.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:07.8/0:00:08.8 (0.9), totSession cpu/real = 0:00:33.1/0:03:05.2 (0.2), mem = 2828.3M
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Mon Mar 10 21:39:15 2025 ***
SPECIAL ROUTE ran on directory: /eecs/home/romer94/VLSI4612/project3/PnR
SPECIAL ROUTE ran on machine: crimson (Linux 4.18.0-553.40.1.el8_10.x86_64 x86_64 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 275.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 39 used
Read in 1177 components
  1177 core components: 0 unplaced, 1177 placed, 0 fixed
Read in 81 physical pins
  81 physical pins: 0 unplaced, 81 placed, 0 fixed
Read in 81 nets
Read in 2 special nets, 2 routed
Read in 81 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VDD FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 26
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 13
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 275.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 81 io pins ...
 Updating DB with 0 via definition ...
sroute created 39 wires.
ViaGen created 26 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       39       |       NA       |
|  Via1  |       26       |        0       |
+--------+----------------+----------------+
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraints
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 200 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/constraints was created. It contains 200 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> set_ccopt_property target_max_trans 0.5
<CMD> set_ccopt_property target_skew 0.05
<CMD> ccopt_design
#% Begin ccopt_design (date=03/10 21:41:19, mem=2057.5M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:39.1/0:06:21.8 (0.1), mem = 2834.3M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -preserveAllSequential                   true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         false
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         false
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             true
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2834.3M, init mem=2834.3M)
*info: Placed = 1177          
*info: Unplaced = 0           
Placement Density:69.92%(3606/5157)
Placement Density (including fixed std cells):69.92%(3606/5157)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2834.3M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:39.1/0:06:21.9 (0.1), mem = 2834.3M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 200 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 200 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2834.27 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 38 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1396 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1396
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1396 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.472994e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   4577 
[NR-eGR]  Metal2   (2V)          6068   6319 
[NR-eGR]  Metal3   (3H)          6722    632 
[NR-eGR]  Metal4   (4V)          1882    261 
[NR-eGR]  Metal5   (5H)          1031     12 
[NR-eGR]  Metal6   (6V)            53      2 
[NR-eGR]  Metal7   (7H)             2      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15757  11803 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 12535um
[NR-eGR] Total length: 15757um, number of vias: 11803
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 614um, number of vias: 521
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2834.27 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    target_max_trans is set for at least one object
    target_skew is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4_M3_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 5157.360um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner max_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.500ns
  Slew time target (trunk):   0.500ns
  Slew time target (top):     0.500ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.265ns
  Buffer max distance: 459.126um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=459.126um, saturatedSlew=0.425ns, speed=919.908um per ns, cellArea=5.214um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=303.684um, saturatedSlew=0.420ns, speed=783.196um per ns, cellArea=4.505um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=1840.000um, saturatedSlew=0.408ns, speed=2671.506um per ns, cellArea=8.178um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=1840.000um, saturatedSlew=0.408ns, speed=2672.088um per ns, cellArea=7.435um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group clk/constraints:
  Sources:                     pin clk
  Total number of sinks:       200
  Delay constrained sinks:     200
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay:setup.late:
  Skew target:                 0.265ns
Primary reporting skew groups are:
skew_group clk/constraints with 200 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2_HH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M5_M4_HH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M6_M5_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M7_M6_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M8_M7_VV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M9_M8_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M10_M9_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M11_M10_HV_NEW' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.2)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.2 real=0:00:01.3)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 3 
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:00:40.5 mem=2834.5M) ***
Total net bbox length = 1.275e+04 (6.476e+03 6.270e+03) (ext = 1.039e+03)
Move report: Detail placement moves 12 insts, mean move: 3.03 um, max move: 7.33 um 
	Max move on inst (mul_26_12_g10101__9315): (40.80, 6.84) --> (38.60, 11.97)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2813.5MB
Summary Report:
Instances move: 12 (out of 1180 movable)
Instances flipped: 0
Mean displacement: 3.03 um
Max displacement: 7.33 um (Instance: mul_26_12_g10101__9315) (40.8, 6.84) -> (38.6, 11.97)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Total net bbox length = 1.277e+04 (6.488e+03 6.284e+03) (ext = 1.046e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2813.5MB
*** Finished refinePlace (0:00:40.5 mem=2813.5M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 203).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for max_delay:setup.late...
    Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.066pF
      wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.280ns count=1 avg=0.038ns sd=0.000ns min=0.038ns max=0.038ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 3 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/constraints: insertion delay [min=0.173, max=0.190, avg=0.180, sd=0.007], skew [0.017 vs 0.265], 100% {0.173, 0.190} (wid=0.002 ws=0.002) (gid=0.188 gs=0.016)
    Skew group summary after 'Clustering':
      skew_group clk/constraints: insertion delay [min=0.173, max=0.190, avg=0.180, sd=0.007], skew [0.017 vs 0.265], 100% {0.173, 0.190} (wid=0.002 ws=0.002) (gid=0.188 gs=0.016)
    Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         4 (unrouted=4, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 4 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
(ccopt eGR): Start to route 4 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 28 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 28
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1399 nets ( ignored 1395 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.651900e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   4583 
[NR-eGR]  Metal2   (2V)          5967   6214 
[NR-eGR]  Metal3   (3H)          6732    707 
[NR-eGR]  Metal4   (4V)          2058    261 
[NR-eGR]  Metal5   (5H)          1031     12 
[NR-eGR]  Metal6   (6V)            53      2 
[NR-eGR]  Metal7   (7H)             2      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15843  11779 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 12772um
[NR-eGR] Total length: 15843um, number of vias: 11779
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 700um, number of vias: 497
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   206 
[NR-eGR]  Metal2   (2V)           215   216 
[NR-eGR]  Metal3   (3H)           309    75 
[NR-eGR]  Metal4   (4V)           176     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          700   497 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 356um
[NR-eGR] Total length: 700um, number of vias: 497
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 700um, number of vias: 497
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2826.67 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:40.7/0:06:23.6 (0.1), mem = 2826.7M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 38 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 572
[NR-eGR] Read 1399 nets ( ignored 4 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1395
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1395 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.415709e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2826.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   4583 
[NR-eGR]  Metal2   (2V)          5933   6210 
[NR-eGR]  Metal3   (3H)          6698    733 
[NR-eGR]  Metal4   (4V)          2131    282 
[NR-eGR]  Metal5   (5H)          1091      8 
[NR-eGR]  Metal6   (6V)            35      2 
[NR-eGR]  Metal7   (7H)             2      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15891  11818 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 12772um
[NR-eGR] Total length: 15891um, number of vias: 11818
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.03 seconds, mem = 2826.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:40.8/0:06:23.7 (0.1), mem = 2826.7M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mult_unsigned' of instances=1180 and nets=1441 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mult_unsigned.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2826.672M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
    misc counts      : r=1, pp=0
    cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
    cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
    sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
    wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 3 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/constraints: insertion delay [min=0.174, max=0.191, avg=0.181, sd=0.007], skew [0.017 vs 0.265], 100% {0.174, 0.191} (wid=0.002 ws=0.002) (gid=0.189 gs=0.016)
  Skew group summary after clustering cong repair call:
    skew_group clk/constraints: insertion delay [min=0.174, max=0.191, avg=0.181, sd=0.007], skew [0.017 vs 0.265], 100% {0.174, 0.191} (wid=0.002 ws=0.002) (gid=0.189 gs=0.016)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Stage::Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
      wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 3 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
      wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 3 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraints: insertion delay [min=0.174, max=0.191, avg=0.181, sd=0.007], skew [0.017 vs 0.265], 100% {0.174, 0.191} (wid=0.002 ws=0.002) (gid=0.189 gs=0.016)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraints: insertion delay [min=0.174, max=0.191, avg=0.181, sd=0.007], skew [0.017 vs 0.265], 100% {0.174, 0.191} (wid=0.002 ws=0.002) (gid=0.189 gs=0.016)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
      wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 3 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
      wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 3 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
      wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 3 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
      wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 3 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
      wire lengths     : top=0.000um, trunk=82.049um, leaf=609.445um, total=691.494um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 3 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/constraints: insertion delay [min=0.172, max=0.189, avg=0.179, sd=0.007], skew [0.018 vs 0.265], 100% {0.172, 0.189} (wid=0.003 ws=0.002) (gid=0.187 gs=0.016)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraints: insertion delay [min=0.172, max=0.189, avg=0.179, sd=0.007], skew [0.018 vs 0.265], 100% {0.172, 0.189} (wid=0.003 ws=0.002) (gid=0.187 gs=0.016)
    Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
      wire lengths     : top=0.000um, trunk=82.049um, leaf=609.445um, total=691.494um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 3 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/constraints: insertion delay [min=0.172, max=0.189], skew [0.018 vs 0.265]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraints: insertion delay [min=0.172, max=0.189], skew [0.018 vs 0.265]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
      wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
      wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
      wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194, avg=0.191, sd=0.002], skew [0.006 vs 0.265], 100% {0.188, 0.194} (wid=0.003 ws=0.002) (gid=0.193 gs=0.006)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194, avg=0.191, sd=0.002], skew [0.006 vs 0.265], 100% {0.188, 0.194} (wid=0.003 ws=0.002) (gid=0.193 gs=0.006)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 5 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
          sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
          misc counts      : r=1, pp=0
          cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
          cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
          sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
          wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
          Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
          sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
          misc counts      : r=1, pp=0
          cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
          cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
          sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
          wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
          Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
          sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
          misc counts      : r=1, pp=0
          cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
          cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
          sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
          wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
          Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
      wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
    misc counts      : r=1, pp=0
    cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
    cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
    sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
    wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
      wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
          sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
          misc counts      : r=1, pp=0
          cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
          cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
          sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
          wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
          Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
      wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
      wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
      wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194, avg=0.191, sd=0.002], skew [0.006 vs 0.265], 100% {0.188, 0.194} (wid=0.003 ws=0.002) (gid=0.193 gs=0.006)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.194, avg=0.191, sd=0.002], skew [0.006 vs 0.265], 100% {0.188, 0.194} (wid=0.003 ws=0.002) (gid=0.193 gs=0.006)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
    misc counts      : r=1, pp=0
    cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
    cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
    sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
    wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
  Primary reporting skew groups before polishing:
    skew_group clk/constraints: insertion delay [min=0.189, max=0.196], skew [0.006 vs 0.265]
  Skew group summary before polishing:
    skew_group clk/constraints: insertion delay [min=0.189, max=0.196], skew [0.006 vs 0.265]
  Merging balancing drivers for power...
    Tried: 5 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
      wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/constraints: insertion delay [min=0.189, max=0.196], skew [0.006 vs 0.265]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraints: insertion delay [min=0.189, max=0.196], skew [0.006 vs 0.265]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
      wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/constraints: insertion delay [min=0.189, max=0.196, avg=0.193, sd=0.002], skew [0.006 vs 0.265], 100% {0.189, 0.196} (wid=0.003 ws=0.002) (gid=0.195 gs=0.006)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraints: insertion delay [min=0.189, max=0.196, avg=0.193, sd=0.002], skew [0.006 vs 0.265], 100% {0.189, 0.196} (wid=0.003 ws=0.002) (gid=0.195 gs=0.006)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.057pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=72.190um, leaf=604.067um, total=676.257um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.257ns sd=0.012ns min=0.244ns max=0.265ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 2 <= 0.266ns, 0 <= 0.280ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
    Legalizer API calls during this step: 120 succeeded with high effort: 120 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.043pF fall=0.038pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.057pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=72.190um, leaf=604.067um, total=676.257um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.257ns sd=0.012ns min=0.244ns max=0.265ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 2 <= 0.266ns, 0 <= 0.280ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.057pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=72.190um, leaf=604.067um, total=676.257um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.257ns sd=0.012ns min=0.244ns max=0.265ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 2 <= 0.266ns, 0 <= 0.280ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=3, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=9, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=3, computed=0, moveTooSmall=5, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
        sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
        misc counts      : r=1, pp=0
        cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
        cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
        sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.057pF, total=0.064pF
        wire lengths     : top=0.000um, trunk=72.190um, leaf=604.067um, total=676.257um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
        Leaf  : target=0.280ns count=3 avg=0.257ns sd=0.012ns min=0.244ns max=0.265ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 2 <= 0.266ns, 0 <= 0.280ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
      Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 5 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 3 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.057pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=72.190um, leaf=604.067um, total=676.257um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.257ns sd=0.012ns min=0.244ns max=0.265ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 2 <= 0.266ns, 0 <= 0.280ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
    Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=0.107pF fall=0.102pF), of which (rise=0.064pF fall=0.064pF) is wire, and (rise=0.043pF fall=0.038pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 3 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:41.6 mem=2823.9M) ***
Total net bbox length = 1.276e+04 (6.478e+03 6.281e+03) (ext = 1.045e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2823.9MB
Summary Report:
Instances move: 0 (out of 1180 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.276e+04 (6.478e+03 6.281e+03) (ext = 1.045e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2823.9MB
*** Finished refinePlace (0:00:41.6 mem=2823.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 203).
  Restoring pStatusCts on 3 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         4 (unrouted=4, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 4 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
(ccopt eGR): Start to route 4 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 28 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 28
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1399 nets ( ignored 1395 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.651900e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   4583 
[NR-eGR]  Metal2   (2V)          5950   6222 
[NR-eGR]  Metal3   (3H)          6693    726 
[NR-eGR]  Metal4   (4V)          2117    282 
[NR-eGR]  Metal5   (5H)          1091      8 
[NR-eGR]  Metal6   (6V)            35      2 
[NR-eGR]  Metal7   (7H)             2      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15888  11823 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 12759um
[NR-eGR] Total length: 15888um, number of vias: 11823
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 698um, number of vias: 502
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   206 
[NR-eGR]  Metal2   (2V)           232   228 
[NR-eGR]  Metal3   (3H)           304    68 
[NR-eGR]  Metal4   (4V)           162     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          698   502 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 343um
[NR-eGR] Total length: 698um, number of vias: 502
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 698um, number of vias: 502
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2823.88 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      Routing using eGR only done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mult_unsigned' of instances=1180 and nets=1441 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mult_unsigned.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2823.883M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for max_delay:setup.late...
        Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
          sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
          misc counts      : r=1, pp=0
          cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
          cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
          sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.060pF, total=0.068pF
          wire lengths     : top=0.000um, trunk=72.130um, leaf=625.975um, total=698.105um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
          Leaf  : target=0.280ns count=3 avg=0.266ns sd=0.009ns min=0.256ns max=0.273ns {0 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 1 <= 0.266ns, 2 <= 0.280ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/constraints: insertion delay [min=0.192, max=0.195, avg=0.194, sd=0.001], skew [0.002 vs 0.265], 100% {0.192, 0.195} (wid=0.002 ws=0.001) (gid=0.194 gs=0.002)
        Skew group summary eGRPC initial state:
          skew_group clk/constraints: insertion delay [min=0.192, max=0.195, avg=0.194, sd=0.001], skew [0.002 vs 0.265], 100% {0.192, 0.195} (wid=0.002 ws=0.001) (gid=0.194 gs=0.002)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
            sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
            misc counts      : r=1, pp=0
            cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
            cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
            sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.060pF, total=0.068pF
            wire lengths     : top=0.000um, trunk=72.130um, leaf=625.975um, total=698.105um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
            Leaf  : target=0.280ns count=3 avg=0.266ns sd=0.009ns min=0.256ns max=0.273ns {0 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 1 <= 0.266ns, 2 <= 0.280ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/constraints: insertion delay [min=0.192, max=0.195], skew [0.002 vs 0.265]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/constraints: insertion delay [min=0.192, max=0.195], skew [0.002 vs 0.265]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
            sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
            misc counts      : r=1, pp=0
            cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
            cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
            sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.060pF, total=0.068pF
            wire lengths     : top=0.000um, trunk=72.130um, leaf=625.975um, total=698.105um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
            Leaf  : target=0.280ns count=3 avg=0.266ns sd=0.009ns min=0.256ns max=0.273ns {0 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 1 <= 0.266ns, 2 <= 0.280ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraints: insertion delay [min=0.192, max=0.195], skew [0.002 vs 0.265]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraints: insertion delay [min=0.192, max=0.195], skew [0.002 vs 0.265]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
            sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
            misc counts      : r=1, pp=0
            cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
            cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
            sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.060pF, total=0.068pF
            wire lengths     : top=0.000um, trunk=72.130um, leaf=625.975um, total=698.105um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
            Leaf  : target=0.280ns count=3 avg=0.266ns sd=0.009ns min=0.256ns max=0.273ns {0 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 1 <= 0.266ns, 2 <= 0.280ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/constraints: insertion delay [min=0.192, max=0.195], skew [0.002 vs 0.265]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/constraints: insertion delay [min=0.192, max=0.195], skew [0.002 vs 0.265]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
          sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
          misc counts      : r=1, pp=0
          cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
          cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
          sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.060pF, total=0.068pF
          wire lengths     : top=0.000um, trunk=72.130um, leaf=625.975um, total=698.105um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
          Leaf  : target=0.280ns count=3 avg=0.266ns sd=0.009ns min=0.256ns max=0.273ns {0 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 1 <= 0.266ns, 2 <= 0.280ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/constraints: insertion delay [min=0.192, max=0.195, avg=0.194, sd=0.001], skew [0.002 vs 0.265], 100% {0.192, 0.195} (wid=0.002 ws=0.001) (gid=0.194 gs=0.002)
        Skew group summary before routing clock trees:
          skew_group clk/constraints: insertion delay [min=0.192, max=0.195, avg=0.194, sd=0.001], skew [0.002 vs 0.265], 100% {0.192, 0.195} (wid=0.002 ws=0.001) (gid=0.194 gs=0.002)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 3 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:41.8 mem=2824.0M) ***
Total net bbox length = 1.276e+04 (6.478e+03 6.281e+03) (ext = 1.045e+03)
Move report: Detail placement moves 8 insts, mean move: 1.39 um, max move: 2.31 um 
	Max move on inst (mul_26_12_g10371__4319): (37.20, 53.01) --> (37.80, 51.30)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2811.1MB
Summary Report:
Instances move: 8 (out of 1180 movable)
Instances flipped: 0
Mean displacement: 1.39 um
Max displacement: 2.31 um (Instance: mul_26_12_g10371__4319) (37.2, 53.01) -> (37.8, 51.3)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
Total net bbox length = 1.277e+04 (6.481e+03 6.284e+03) (ext = 1.045e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2811.1MB
*** Finished refinePlace (0:00:41.8 mem=2811.1M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 203).
  Restoring pStatusCts on 3 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 4 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
(ccopt eGR): Start to route 4 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 28 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 28
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1399 nets ( ignored 1395 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.651900e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   4583 
[NR-eGR]  Metal2   (2V)          5950   6222 
[NR-eGR]  Metal3   (3H)          6693    726 
[NR-eGR]  Metal4   (4V)          2117    282 
[NR-eGR]  Metal5   (5H)          1091      8 
[NR-eGR]  Metal6   (6V)            35      2 
[NR-eGR]  Metal7   (7H)             2      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15888  11823 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 12766um
[NR-eGR] Total length: 15888um, number of vias: 11823
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 698um, number of vias: 502
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   206 
[NR-eGR]  Metal2   (2V)           232   228 
[NR-eGR]  Metal3   (3H)           304    68 
[NR-eGR]  Metal4   (4V)           162     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          698   502 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 343um
[NR-eGR] Total length: 698um, number of vias: 502
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 698um, number of vias: 502
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2816.09 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 4 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/10 21:41:22, mem=2071.6M)

globalDetailRoute

#Start globalDetailRoute on Mon Mar 10 21:41:22 2025
#
#num needed restored net=0
#need_extraction net=0 (total=1441)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 698 um.
#Total half perimeter of net bounding box = 345 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 232 um.
#Total wire length on LAYER Metal3 = 304 um.
#Total wire length on LAYER Metal4 = 162 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 502
#Up-Via Summary (total 502):
#           
#-----------------------
# Metal1            206
# Metal2            228
# Metal3             68
#-----------------------
#                   502 
#
#Start routing data preparation on Mon Mar 10 21:41:22 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1439 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2079.35 (MB), peak = 2114.74 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2084.18 (MB), peak = 2114.74 (MB)
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2             909 ( 63.1%)
#          3             348 ( 24.1%)
#          4              36 (  2.5%)
#          5              21 (  1.5%)
#          6               1 (  0.1%)
#          8              23 (  1.6%)
#          9               1 (  0.1%)
#  10  -  19              28 (  1.9%)
#  20  -  29              22 (  1.5%)
#  30  -  39               6 (  0.4%)
#  50  -  59               1 (  0.1%)
#  60  -  69               2 (  0.1%)
#  70  -  79               1 (  0.1%)
#     >=2000               0 (  0.0%)
#
#Total: 1441 nets, 1399 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed            4 ( 0.3%)
#  Clock                          4
#  Extra space                    4
#  Prefer layer range             4
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#             Metal3           Metal4           4 (  0.3%)
#
#4 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.25 (MB)
#Total memory = 2086.96 (MB)
#Peak memory = 2114.74 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 706 um.
#Total half perimeter of net bounding box = 345 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 251 um.
#Total wire length on LAYER Metal3 = 294 um.
#Total wire length on LAYER Metal4 = 161 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 509
#Up-Via Summary (total 509):
#           
#-----------------------
# Metal1            206
# Metal2            254
# Metal3             49
#-----------------------
#                   509 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 12.45 (MB)
#Total memory = 2085.24 (MB)
#Peak memory = 2114.74 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2087.95 (MB), peak = 2114.74 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 766 um.
#Total half perimeter of net bounding box = 345 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 145 um.
#Total wire length on LAYER Metal3 = 376 um.
#Total wire length on LAYER Metal4 = 245 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 474
#Up-Via Summary (total 474):
#           
#-----------------------
# Metal1            206
# Metal2            169
# Metal3             99
#-----------------------
#                   474 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.71 (MB)
#Total memory = 2087.95 (MB)
#Peak memory = 2114.74 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.71 (MB)
#Total memory = 2087.95 (MB)
#Peak memory = 2114.74 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 21.75 (MB)
#Total memory = 2093.33 (MB)
#Peak memory = 2114.74 (MB)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 21:41:25 2025
#
% End globalDetailRoute (date=03/10 21:41:25, total cpu=0:00:02.8, real=0:00:03.0, peak res=2114.7M, current mem=2093.0M)
        NanoRoute done. (took cpu=0:00:02.9 real=0:00:02.9)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 4 net(s)
Set FIXED placed status on 3 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2832.41 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 38 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 546
[NR-eGR] Read 1399 nets ( ignored 4 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1395
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1395 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.416906e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   4583 
[NR-eGR]  Metal2   (2V)          5874   6181 
[NR-eGR]  Metal3   (3H)          6727    777 
[NR-eGR]  Metal4   (4V)          2198    296 
[NR-eGR]  Metal5   (5H)          1143      6 
[NR-eGR]  Metal6   (6V)            20      2 
[NR-eGR]  Metal7   (7H)             2      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15965  11845 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 12766um
[NR-eGR] Total length: 15965um, number of vias: 11845
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2832.41 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.1 real=0:00:03.1)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mult_unsigned' of instances=1180 and nets=1441 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mult_unsigned.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2832.406M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
    misc counts      : r=1, pp=0
    cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
    cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
    sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
    wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.013ns]} avg=0.013ns sd=0.000ns sum=0.013ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Leaf  : target=0.280ns count=3 avg=0.281ns sd=0.010ns min=0.272ns max=0.293ns {0 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns} {1 <= 0.294ns, 0 <= 0.308ns, 0 <= 0.336ns, 0 <= 0.420ns, 0 > 0.420ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/constraints: insertion delay [min=0.197, max=0.204, avg=0.201, sd=0.002], skew [0.007 vs 0.265], 100% {0.197, 0.204} (wid=0.002 ws=0.001) (gid=0.203 gs=0.006)
  Skew group summary after routing clock trees:
    skew_group clk/constraints: insertion delay [min=0.197, max=0.204, avg=0.201, sd=0.002], skew [0.007 vs 0.265], 100% {0.197, 0.204} (wid=0.002 ws=0.001) (gid=0.203 gs=0.006)
  CCOpt::Phase::Routing done. (took cpu=0:00:03.1 real=0:00:03.1)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              0                    0                    0            0                    0                    0
      leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.342um^2 (5.263%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
        sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
        misc counts      : r=1, pp=0
        cell areas       : b=6.840um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.840um^2
        cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
        sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
        wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
        Leaf  : target=0.280ns count=3 avg=0.260ns sd=0.027ns min=0.229ns max=0.279ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 2 CLKBUFX3: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraints: insertion delay [min=0.181, max=0.201], skew [0.020 vs 0.265]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraints: insertion delay [min=0.181, max=0.201], skew [0.020 vs 0.265]
      Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
        sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
        misc counts      : r=1, pp=0
        cell areas       : b=6.840um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.840um^2
        cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
        sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
        wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
        Leaf  : target=0.280ns count=3 avg=0.260ns sd=0.027ns min=0.229ns max=0.279ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 2 CLKBUFX3: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/constraints: insertion delay [min=0.181, max=0.201], skew [0.020 vs 0.265]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/constraints: insertion delay [min=0.181, max=0.201], skew [0.020 vs 0.265]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 4, nets tested: 4, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
      misc counts      : r=1, pp=0
      cell areas       : b=6.840um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.840um^2
      cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
      wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
      Leaf  : target=0.280ns count=3 avg=0.260ns sd=0.027ns min=0.229ns max=0.279ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 2 CLKBUFX3: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
        sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
        misc counts      : r=1, pp=0
        cell areas       : b=6.840um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.840um^2
        cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
        sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
        wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
        Leaf  : target=0.280ns count=3 avg=0.260ns sd=0.027ns min=0.229ns max=0.279ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 2 CLKBUFX3: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 3 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:45.0 mem=2832.6M) ***
Total net bbox length = 1.277e+04 (6.481e+03 6.284e+03) (ext = 1.045e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2808.6MB
Summary Report:
Instances move: 0 (out of 1180 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.277e+04 (6.481e+03 6.284e+03) (ext = 1.045e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2808.6MB
*** Finished refinePlace (0:00:45.1 mem=2808.6M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 203).
    Restoring pStatusCts on 3 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
    misc counts      : r=1, pp=0
    cell areas       : b=6.840um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.840um^2
    cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
    sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
    wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
    Leaf  : target=0.280ns count=3 avg=0.260ns sd=0.027ns min=0.229ns max=0.279ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 2 CLKBUFX3: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
  Skew group summary after post-conditioning:
    skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     3      6.840       0.001
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         3      6.840       0.001
  -------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              200
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                200
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk       71.970
  Leaf       694.070
  Total      766.040
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        271.530
  Total       271.530
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.001    0.007    0.008
  Leaf     0.042    0.066    0.109
  Total    0.043    0.074    0.117
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.042     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.280       1       0.034       0.000      0.034    0.034    {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}         -
  Leaf        0.280       3       0.260       0.027      0.229    0.279    {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer      2        4.788
  CLKBUFX3    buffer      1        2.052
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/constraints    0.181     0.201     0.020       0.265         0.001           0.001           0.193        0.009     100% {0.181, 0.201}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/constraints    0.181     0.201     0.020       0.265         0.001           0.001           0.193        0.009     100% {0.181, 0.201}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_unsigned
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2868.33)
Total number of fetched objects 1439
Total number of fetched objects 1439
End delay calculation. (MEM=2927.63 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2927.63 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: clk, View: best_case, Ideal Latency: 0, Propagated Latency: 0.0720465
	 Executing: set_clock_latency -source -early -min -rise -0.0720465 [get_pins clk]
	Clock: clk, View: best_case, Ideal Latency: 0, Propagated Latency: 0.0720465
	 Executing: set_clock_latency -source -late -min -rise -0.0720465 [get_pins clk]
	Clock: clk, View: best_case, Ideal Latency: 0, Propagated Latency: 0.0725904
	 Executing: set_clock_latency -source -early -min -fall -0.0725904 [get_pins clk]
	Clock: clk, View: best_case, Ideal Latency: 0, Propagated Latency: 0.0725904
	 Executing: set_clock_latency -source -late -min -fall -0.0725904 [get_pins clk]
	Clock: clk, View: worst_case, Ideal Latency: 0, Propagated Latency: 0.209904
	 Executing: set_clock_latency -source -early -max -rise -0.209904 [get_pins clk]
	Clock: clk, View: worst_case, Ideal Latency: 0, Propagated Latency: 0.209904
	 Executing: set_clock_latency -source -late -max -rise -0.209904 [get_pins clk]
	Clock: clk, View: worst_case, Ideal Latency: 0, Propagated Latency: 0.225716
	 Executing: set_clock_latency -source -early -max -fall -0.225716 [get_pins clk]
	Clock: clk, View: worst_case, Ideal Latency: 0, Propagated Latency: 0.225716
	 Executing: set_clock_latency -source -late -max -fall -0.225716 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
  sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
  misc counts      : r=1, pp=0
  cell areas       : b=6.840um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.840um^2
  cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
  sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
  wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
  Leaf  : target=0.280ns count=3 avg=0.260ns sd=0.027ns min=0.229ns max=0.279ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 2 CLKBUFX3: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
Skew group summary after update timingGraph:
  skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.5)
Runtime done. (took cpu=0:00:06.5 real=0:00:06.7)
Runtime Summary
===============
Clock Runtime:  (37%) Core CTS           2.48 (Init 1.29, Construction 0.39, Implementation 0.44, eGRPC 0.10, PostConditioning 0.11, Other 0.15)
Clock Runtime:  (52%) CTS services       3.47 (RefinePlace 0.30, EarlyGlobalClock 0.19, NanoRoute 2.91, ExtractRC 0.08, TimingAnalysis 0.00)
Clock Runtime:  (10%) Other CTS          0.72 (Init 0.10, CongRepair/EGR-DP 0.14, TimingUpdate 0.47, Other 0.00)
Clock Runtime: (100%) Total              6.67

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.5/0:00:06.7 (1.0), totSession cpu/real = 0:00:45.6/0:06:28.5 (0.1), mem = 2908.5M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2093.9M, totSessionCpu=0:00:46 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:45.6/0:06:28.6 (0.1), mem = 2814.5M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2093.9M, totSessionCpu=0:00:46 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2794.9M)
AAE DB initialization (MEM=2843.09 CPU=0:00:00.0 REAL=0:00:01.0) 

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_unsigned
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3019.05)
Total number of fetched objects 1439
End delay calculation. (MEM=3051.19 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3051.19 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:48.0 mem=3043.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.700  | -1.700  |  3.019  |
|           TNS (ns):| -9.424  | -9.424  |  0.000  |
|    Violating Paths:|   11    |   11    |    0    |
|          All Paths:|   240   |   160   |   80    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -3.701   |     40 (40)      |
|   max_tran     |    110 (1186)    |   -5.362   |    110 (1186)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.053%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2241.4M, totSessionCpu=0:00:48 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.5/0:00:02.6 (1.0), totSession cpu/real = 0:00:48.1/0:06:31.1 (0.1), mem = 2961.2M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:48.2/0:06:31.2 (0.1), mem = 2962.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.4), totSession cpu/real = 0:00:48.2/0:06:31.2 (0.1), mem = 2962.2M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:48.2/0:06:31.2 (0.1), mem = 2963.2M
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.8 (1.0), totSession cpu/real = 0:00:49.0/0:06:32.0 (0.1), mem = 2980.5M
*** Starting optimizing excluded clock nets MEM= 2980.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2980.5M) ***
*** Starting optimizing excluded clock nets MEM= 2980.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2980.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:49.0/0:06:32.0 (0.1), mem = 2980.5M
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:49.1/0:06:32.2 (0.1), mem = 2980.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:49.2/0:06:32.2 (0.1), mem = 2980.7M
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   185|  1469|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|    -1.70|    -9.42|       0|       0|       0| 70.05%|          |         |
|    40|    40|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.20|     0.00|      90|      18|      38| 74.30%| 0:00:02.0|  3088.6M|
|    40|    40|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.20|     0.00|       0|       0|       0| 74.30%| 0:00:00.0|  3088.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 40 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    40 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=3088.6M) ***

*** Starting refinePlace (0:00:51.9 mem=3075.6M) ***
Total net bbox length = 1.351e+04 (6.922e+03 6.589e+03) (ext = 1.045e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 1288 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 378 insts, mean move: 0.92 um, max move: 6.73 um 
	Max move on inst (FE_OFC94_mul_26_12_n_391): (46.20, 34.20) --> (44.60, 29.07)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3065.6MB
Summary Report:
Instances move: 378 (out of 1285 movable)
Instances flipped: 0
Mean displacement: 0.92 um
Max displacement: 6.73 um (Instance: FE_OFC94_mul_26_12_n_391) (46.2, 34.2) -> (44.6, 29.07)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.371e+04 (7.014e+03 6.691e+03) (ext = 1.045e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3065.6MB
*** Finished refinePlace (0:00:52.0 mem=3065.6M) ***
*** maximum move = 6.73 um ***
*** Finished re-routing un-routed nets (3062.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3078.6M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:00:52.0/0:06:35.1 (0.1), mem = 2999.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 2257.4M, totSessionCpu=0:00:52 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:52.0/0:06:35.1 (0.1), mem = 2999.5M
*info: 4 clock nets excluded
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
+--------+--------+---------+------------+--------+----------+---------+----------------+
|   0.000|   0.000|   74.30%|   0:00:00.0| 3056.8M|worst_case|       NA| NA             |
+--------+--------+---------+------------+--------+----------+---------+----------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3056.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3056.8M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:52.9/0:06:35.9 (0.1), mem = 2997.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:52.9/0:06:36.0 (0.1), mem = 3054.9M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 74.30
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   74.30%|        -|   0.100|   0.000|   0:00:00.0| 3056.9M|
|   74.30%|        0|   0.100|   0.000|   0:00:00.0| 3056.9M|
|   74.30%|        0|   0.100|   0.000|   0:00:00.0| 3056.9M|
|   74.02%|        9|   0.100|   0.000|   0:00:00.0| 3076.0M|
|   73.61%|       31|   0.100|   0.000|   0:00:01.0| 3076.0M|
|   73.61%|        0|   0.100|   0.000|   0:00:00.0| 3076.0M|
|   73.61%|        0|   0.100|   0.000|   0:00:00.0| 3076.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 73.61
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:54.3/0:06:37.3 (0.1), mem = 3076.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2999.94M, totSessionCpu=0:00:54).
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:54.3/0:06:37.4 (0.1), mem = 2999.9M
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    40|    40|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.16|     0.00|       0|       0|       0| 73.61%|          |         |
|    40|    40|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.16|     0.00|       0|       0|       0| 73.61%| 0:00:00.0|  3079.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 40 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    40 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3080.8M) ***

*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:00:55.4/0:06:38.4 (0.1), mem = 3004.7M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=3004.7M)
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.158  |  0.158  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   160   |   80    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -3.701   |     40 (40)      |
|   max_tran     |     40 (40)      |   -5.362   |     40 (40)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.614%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 2261.7M, totSessionCpu=0:00:55 **

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:55.6/0:06:38.6 (0.1), mem = 3055.2M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.61
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   73.61%|        -|   0.000|   0.000|   0:00:00.0| 3061.3M|
|   72.73%|       30|   0.000|   0.000|   0:00:02.0| 3112.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.73
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:00:58.6/0:06:41.7 (0.1), mem = 3112.5M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3012.39M, totSessionCpu=0:00:59).
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:58.7/0:06:41.8 (0.1), mem = 3069.6M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.061  TNS Slack 0.000 Density 72.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   72.73%|        -|   0.061|   0.000|   0:00:00.0| 3069.6M|
|   72.73%|        0|   0.061|   0.000|   0:00:00.0| 3071.1M|
|   72.73%|        0|   0.061|   0.000|   0:00:00.0| 3071.1M|
|   72.68%|        2|   0.061|   0.000|   0:00:00.0| 3090.2M|
|   72.66%|        2|   0.061|   0.000|   0:00:00.0| 3090.2M|
|   72.66%|        0|   0.061|   0.000|   0:00:00.0| 3090.2M|
|   72.66%|        0|   0.061|   0.000|   0:00:01.0| 3090.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.061  TNS Slack 0.000 Density 72.66
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 4 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:59.1 mem=3088.2M) ***
Total net bbox length = 1.350e+04 (6.884e+03 6.621e+03) (ext = 1.049e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 1250 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 64 insts, mean move: 1.12 um, max move: 3.42 um 
	Max move on inst (mul_26_12_g10512): (36.20, 32.49) --> (36.20, 29.07)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3077.3MB
Summary Report:
Instances move: 64 (out of 1247 movable)
Instances flipped: 0
Mean displacement: 1.12 um
Max displacement: 3.42 um (Instance: mul_26_12_g10512) (36.2, 32.49) -> (36.2, 29.07)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.353e+04 (6.898e+03 6.631e+03) (ext = 1.049e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3077.3MB
*** Finished refinePlace (0:00:59.1 mem=3077.3M) ***
*** maximum move = 3.42 um ***
*** Finished re-routing un-routed nets (3072.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3088.3M) ***
*** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:59.2/0:06:42.2 (0.1), mem = 3088.3M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=3012.18M, totSessionCpu=0:00:59).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:00:59.2 mem=3012.2M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 1250 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Timing cost in AAE based: 213.4399471518274822
Move report: Detail placement moves 462 insts, mean move: 2.89 um, max move: 16.15 um 
	Max move on inst (FE_OFC103_mul_26_12_n_387): (46.00, 44.46) --> (53.60, 53.01)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2988.2MB
Summary Report:
Instances move: 462 (out of 1247 movable)
Instances flipped: 0
Mean displacement: 2.89 um
Max displacement: 16.15 um (Instance: FE_OFC103_mul_26_12_n_387) (46, 44.46) -> (53.6, 53.01)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2988.2MB
*** Finished refinePlace (0:00:59.7 mem=2988.2M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_unsigned
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2968.66)
Total number of fetched objects 1509
End delay calculation. (MEM=3027.88 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3027.88 CPU=0:00:00.2 REAL=0:00:01.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 38 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 563
[NR-eGR] Read 1469 nets ( ignored 4 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1465
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1465 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.399464e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   4723 
[NR-eGR]  Metal2   (2V)          5856   6274 
[NR-eGR]  Metal3   (3H)          6885    762 
[NR-eGR]  Metal4   (4V)          2115    228 
[NR-eGR]  Metal5   (5H)           920     10 
[NR-eGR]  Metal6   (6V)            41      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15817  11997 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13072um
[NR-eGR] Total length: 15817um, number of vias: 11997
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2981.36 MB )
Extraction called for design 'mult_unsigned' of instances=1250 and nets=1511 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mult_unsigned.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2981.359M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:00.3/0:06:43.4 (0.1), mem = 3016.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.8), totSession cpu/real = 0:01:00.3/0:06:43.4 (0.1), mem = 3016.4M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_unsigned
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3014.44)
Total number of fetched objects 1509
End delay calculation. (MEM=3023.04 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3023.04 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:00.7/0:06:43.8 (0.2), mem = 3023.0M
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    50|   146|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 72.66%|          |         |
|    40|    40|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.05|     0.00|       6|       0|       4| 72.89%| 0:00:01.0|  3097.7M|
|    40|    40|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 72.89%| 0:00:00.0|  3097.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 40 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    40 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=3098.7M) ***

*** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:01.6/0:06:44.7 (0.2), mem = 3022.6M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:02 mem=3022.6M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 1256 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 3.547%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3022.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 10 insts, mean move: 1.74 um, max move: 3.40 um 
	Max move on inst (FE_OFC149_mul_26_12_n_229): (30.80, 42.75) --> (27.40, 42.75)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2993.7MB
Summary Report:
Instances move: 10 (out of 1253 movable)
Instances flipped: 0
Mean displacement: 1.74 um
Max displacement: 3.40 um (Instance: FE_OFC149_mul_26_12_n_229) (30.8, 42.75) -> (27.4, 42.75)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2993.7MB
*** Finished refinePlace (0:01:02 mem=2993.7M) ***
Register exp ratio and priority group on 0 nets on 1515 nets : 

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mult_unsigned' of instances=1256 and nets=1517 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mult_unsigned.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3051.320M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_unsigned
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3049.32)
Total number of fetched objects 1515
End delay calculation. (MEM=3029.84 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3029.84 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:02 mem=3029.8M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 2266.9M, totSessionCpu=0:01:02 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   160   |   80    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -3.701   |     40 (40)      |
|   max_tran     |     40 (40)      |   -5.362   |     40 (40)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.891%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 2271.1M, totSessionCpu=0:01:02 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882         10  Unable to find the resistance for via '%...
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-5140           4  Global net connect rules have not been c...
WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
WARNING   IMPCCOPT-1261       34  The skew target of %s for %s in %sdelay ...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 65 warning(s), 1 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:23.5/0:00:25.0 (0.9), totSession cpu/real = 0:01:02.6/0:06:46.8 (0.2), mem = 3009.0M
#% End ccopt_design (date=03/10 21:41:44, total cpu=0:00:23.5, real=0:00:25.0, peak res=2292.6M, current mem=2161.0M)
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2164.41 (MB), peak = 2292.56 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration            1
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -grouteExpTdStdDelay           41.7
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          11
setNanoRouteMode -routeWithSiDriven             false
setNanoRouteMode -routeWithTimingDriven         false
setNanoRouteMode -timingEngine                  {}
setExtractRCMode -engine                        preRoute
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=2916.4M, init mem=2916.4M)
TechSite Violation:	31
*info: Placed = 1256           (Fixed = 3)
*info: Unplaced = 0           
Placement Density:72.89%(3759/5157)
Placement Density (including fixed std cells):72.89%(3759/5157)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2916.4M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (4) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2916.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Mar 10 21:43:02 2025
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=1517)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Total number of trivial nets (e.g. < 2 pins) = 42 (skipped).
#Total number of routable nets = 1475.
#Total number of nets in the design = 1517.
#1473 routable nets do not have any wires.
#2 routable nets have routed wires.
#1473 nets will be global routed.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Mon Mar 10 21:43:02 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1515 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2170.03 (MB), peak = 2292.56 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2174.59 (MB), peak = 2292.56 (MB)
#
#Finished routing data preparation on Mon Mar 10 21:43:04 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.68 (MB)
#Total memory = 2174.59 (MB)
#Peak memory = 2292.56 (MB)
#
#
#Start global routing on Mon Mar 10 21:43:04 2025
#
#
#Start global routing initialization on Mon Mar 10 21:43:04 2025
#
#Number of eco nets is 2
#
#Start global routing data preparation on Mon Mar 10 21:43:04 2025
#
#Start routing resource analysis on Mon Mar 10 21:43:04 2025
#
#Routing resource analysis is done on Mon Mar 10 21:43:04 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          69         345         840    59.64%
#  Metal2         V         395          32         840     0.00%
#  Metal3         H         410           4         840     0.00%
#  Metal4         V         424           3         840     0.00%
#  Metal5         H         413           1         840     0.00%
#  Metal6         V         427           0         840     0.00%
#  Metal7         H         414           0         840     0.00%
#  Metal8         V         427           0         840     0.00%
#  Metal9         H         414           0         840     0.00%
#  Metal10        V         170           0         840     0.00%
#  Metal11        H         165           0         840     0.00%
#  --------------------------------------------------------------
#  Total                   3729       8.40%        9240     5.42%
#
#  4 nets (0.26%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar 10 21:43:04 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2174.59 (MB), peak = 2292.56 (MB)
#
#
#Global routing initialization is done on Mon Mar 10 21:43:04 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2174.59 (MB), peak = 2292.56 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2176.62 (MB), peak = 2292.56 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2176.62 (MB), peak = 2292.56 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 42 (skipped).
#Total number of routable nets = 1475.
#Total number of nets in the design = 1517.
#
#1475 routable nets have routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2            1471  
#------------------------------------------------
#        Total                  2            1471  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4            1471  
#------------------------------------------------
#        Total                  4            1471  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        2(0.24%)   (0.24%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.02% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 14590 um.
#Total half perimeter of net bounding box = 14773 um.
#Total wire length on LAYER Metal1 = 3 um.
#Total wire length on LAYER Metal2 = 3829 um.
#Total wire length on LAYER Metal3 = 5477 um.
#Total wire length on LAYER Metal4 = 3287 um.
#Total wire length on LAYER Metal5 = 1807 um.
#Total wire length on LAYER Metal6 = 188 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 9183
#Up-Via Summary (total 9183):
#           
#-----------------------
# Metal1           4561
# Metal2           3034
# Metal3           1121
# Metal4            433
# Metal5             34
#-----------------------
#                  9183 
#
#Max overcon = 1 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.70 (MB)
#Total memory = 2177.29 (MB)
#Peak memory = 2292.56 (MB)
#
#Finished global routing on Mon Mar 10 21:43:05 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2177.29 (MB), peak = 2292.56 (MB)
#Start Track Assignment.
#Done with 1858 horizontal wires in 1 hboxes and 1830 vertical wires in 1 hboxes.
#Done with 387 horizontal wires in 1 hboxes and 457 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         3.09 	  0.00%  	  0.00% 	  0.00%
# Metal2      3558.77 	  0.08%  	  0.00% 	  0.00%
# Metal3      4993.83 	  0.23%  	  0.00% 	  0.01%
# Metal4      2992.80 	  0.06%  	  0.00% 	  0.00%
# Metal5      1793.78 	  0.01%  	  0.00% 	  0.00%
# Metal6       182.70 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       13524.96  	  0.12% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 14163 um.
#Total half perimeter of net bounding box = 14773 um.
#Total wire length on LAYER Metal1 = 3 um.
#Total wire length on LAYER Metal2 = 3629 um.
#Total wire length on LAYER Metal3 = 5310 um.
#Total wire length on LAYER Metal4 = 3243 um.
#Total wire length on LAYER Metal5 = 1796 um.
#Total wire length on LAYER Metal6 = 181 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 9183
#Up-Via Summary (total 9183):
#           
#-----------------------
# Metal1           4561
# Metal2           3034
# Metal3           1121
# Metal4            433
# Metal5             34
#-----------------------
#                  9183 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2177.36 (MB), peak = 2292.56 (MB)
#
#number of short segments in preferred routing layers
#	Metal3    Total 
#	1         1         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 11.46 (MB)
#Total memory = 2177.36 (MB)
#Peak memory = 2292.56 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 10
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1       10       10
#	Totals       10       10
#672 out of 1256 instances (53.5%) need to be verified(marked ipoed), dirty area = 22.1%.
#   number of violations = 10
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1       10       10
#	Totals       10       10
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2191.40 (MB), peak = 2292.56 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2193.57 (MB), peak = 2292.56 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 15390 um.
#Total half perimeter of net bounding box = 14773 um.
#Total wire length on LAYER Metal1 = 481 um.
#Total wire length on LAYER Metal2 = 5392 um.
#Total wire length on LAYER Metal3 = 6113 um.
#Total wire length on LAYER Metal4 = 2479 um.
#Total wire length on LAYER Metal5 = 816 um.
#Total wire length on LAYER Metal6 = 109 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 9254
#Up-Via Summary (total 9254):
#           
#-----------------------
# Metal1           4822
# Metal2           3397
# Metal3            844
# Metal4            178
# Metal5             13
#-----------------------
#                  9254 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 16.21 (MB)
#Total memory = 2193.57 (MB)
#Peak memory = 2292.56 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2193.20 (MB), peak = 2292.56 (MB)
#CELL_VIEW mult_unsigned,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar 10 21:43:12 2025
#
#
#Start Post Route Wire Spread.
#Done with 219 horizontal wires in 2 hboxes and 183 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 15548 um.
#Total half perimeter of net bounding box = 14773 um.
#Total wire length on LAYER Metal1 = 486 um.
#Total wire length on LAYER Metal2 = 5413 um.
#Total wire length on LAYER Metal3 = 6184 um.
#Total wire length on LAYER Metal4 = 2529 um.
#Total wire length on LAYER Metal5 = 828 um.
#Total wire length on LAYER Metal6 = 109 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 9254
#Up-Via Summary (total 9254):
#           
#-----------------------
# Metal1           4822
# Metal2           3397
# Metal3            844
# Metal4            178
# Metal5             13
#-----------------------
#                  9254 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2193.44 (MB), peak = 2292.56 (MB)
#CELL_VIEW mult_unsigned,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2193.44 (MB), peak = 2292.56 (MB)
#CELL_VIEW mult_unsigned,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 15548 um.
#Total half perimeter of net bounding box = 14773 um.
#Total wire length on LAYER Metal1 = 486 um.
#Total wire length on LAYER Metal2 = 5413 um.
#Total wire length on LAYER Metal3 = 6184 um.
#Total wire length on LAYER Metal4 = 2529 um.
#Total wire length on LAYER Metal5 = 828 um.
#Total wire length on LAYER Metal6 = 109 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 9254
#Up-Via Summary (total 9254):
#           
#-----------------------
# Metal1           4822
# Metal2           3397
# Metal3            844
# Metal4            178
# Metal5             13
#-----------------------
#                  9254 
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 16.08 (MB)
#Total memory = 2193.44 (MB)
#Peak memory = 2292.56 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -9.56 (MB)
#Total memory = 2155.22 (MB)
#Peak memory = 2292.56 (MB)
#Number of warnings = 3
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 21:43:12 2025
#
#Default setup view is reset to worst_case.
#Default setup view is reset to worst_case.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:10, elapsed time = 00:00:11, memory = 2146.00 (MB), peak = 2292.56 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
WARNING   NRDB-2005            2  %s %s has special wires but no definitio...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 5 warning(s), 1 error(s)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 2 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 10 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 50 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 100 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 213 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 361 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 436 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 1172 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 1172 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell FILL32 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell FILL16 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell FILL8 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell FILL4 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell FILL2 / prefix FILLER_incr).
*INFO:   Added 30 filler insts (cell FILL1 / prefix FILLER_incr).
*INFO: Total 30 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
For 30 new insts, Pre-route DRC Violation:	30
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net true -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report mult_unsigned.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-exclude_pg_net true                    # bool, default=false, user setting
#-report mult_unsigned.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 2869.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Mar 10 21:47:48 2025

Design Name: mult_unsigned
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (85.4000, 78.6600)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Mar 10 21:47:48 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> streamOut gds/mult_unsigned.gds -mapFile scripts/gpdk045.map -libName DesignLib -merge { scripts/gsclib045.gds } -units 2000 -mode ALL
Merge file: scripts/gsclib045.gds has version number: 5
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 17
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    59                              COMP
    62                           DIEAREA
    38                            Metal7
    35                            Metal6
    33                            Metal5
    31                            Metal4
    11                            Metal3
    9                             Metal2
    7                             Metal1
    162                          Metal11
    152                          Metal10
    42                            Metal9
    40                            Metal8
    37                              Via6
    30                              Via3
    34                              Via5
    10                              Via2
    32                              Via4
    39                              Via7
    8                               Via1
    6                               Cont
    3                               Poly
    41                              Via8
    151                             Via9
    161                            Via10


Stream Out Information Processed for GDS version 5:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           2458

Ports/Pins                            81
    metal layer Metal2                38
    metal layer Metal3                34
    metal layer Metal4                 6
    metal layer Metal5                 3

Nets                               12831
    metal layer Metal1               715
    metal layer Metal2              6957
    metal layer Metal3              3741
    metal layer Metal4              1176
    metal layer Metal5               235
    metal layer Metal6                 7

    Via Instances                   9254

Special Nets                          47
    metal layer Metal1                43
    metal layer Metal2                 4

    Via Instances                     34

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  81
    metal layer Metal2                38
    metal layer Metal3                34
    metal layer Metal4                 6
    metal layer Metal5                 3


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file scripts/gsclib045.gds to register cell name ......
Merging GDS file scripts/gsclib045.gds ......
	****** Merge file: scripts/gsclib045.gds has version number: 5.
	****** Merge file: scripts/gsclib045.gds has units: 2000 per micron.
	****** unit scaling factor = 1 ******
######Streamout is finished!

*** Memory Usage v#1 (Current mem = 2878.895M, initial mem = 486.922M) ***
*** Message Summary: 188 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=0:01:35, real=0:17:44, mem=2878.9M) ---
