

================================================================
== Vitis HLS Report for 'main_Pipeline_loop_2'
================================================================
* Date:           Mon Aug 12 18:53:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2570|     2570|  13.084 us|  13.084 us|  2570|  2570|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_2  |     2568|     2568|        29|         10|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     564|    745|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    154|    -|
|Register         |        -|    -|     257|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     821|    963|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |               Instance              |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U12  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U13    |fmul_32ns_32ns_32_8_max_dsp_1    |        0|   3|  199|  324|    0|
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                 |        0|   5|  564|  745|    0|
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln77_fu_101_p2  |         +|   0|  0|  15|           8|           1|
    |icmp_ln75_fu_95_p2  |      icmp|   0|  0|  15|           8|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  32|          17|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  59|         11|    1|         11|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2                     |   9|          2|    8|         16|
    |ap_sig_allocacmp_store_forwarded39_load  |   9|          2|   32|         64|
    |grp_fu_78_p0                             |  14|          3|   32|         96|
    |i_fu_34                                  |   9|          2|    8|         16|
    |store_forwarded39_fu_38                  |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 154|         32|  118|        277|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln77_reg_147                  |   8|   0|    8|          0|
    |add_reg_178                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |  10|   0|   10|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_34                           |   8|   0|    8|          0|
    |icmp_ln75_reg_143                 |   1|   0|    1|          0|
    |icmp_ln75_reg_143_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul1_reg_168                      |  32|   0|   32|          0|
    |mul_reg_163                       |  32|   0|   32|          0|
    |q_reg_157                         |  32|   0|   32|          0|
    |store_forwarded39_fu_38           |  32|   0|   32|          0|
    |add_ln77_reg_147                  |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 257|  32|  201|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_2|  return value|
|B_load          |   in|   32|     ap_none|                B_load|        scalar|
|sum_s_address0  |  out|    8|   ap_memory|                 sum_s|         array|
|sum_s_ce0       |  out|    1|   ap_memory|                 sum_s|         array|
|sum_s_q0        |   in|   32|   ap_memory|                 sum_s|         array|
|B_address0      |  out|    8|   ap_memory|                     B|         array|
|B_ce0           |  out|    1|   ap_memory|                     B|         array|
|B_we0           |  out|    1|   ap_memory|                     B|         array|
|B_d0            |  out|   32|   ap_memory|                     B|         array|
+----------------+-----+-----+------------+----------------------+--------------+

