#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55d768d0c7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d768cd8310 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale 0 0;
P_0x55d768d0d0a0 .param/str "RAM_INIT_FILE" 0 3 4, "as.dump";
P_0x55d768d0d0e0 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000010011100010000>;
v0x55d768d33650_0 .array/port v0x55d768d33650, 0;
v0x55d768d2dec0_0 .array/port v0x55d768d2dec0, 0;
RS_0x7f54a30c7e98 .resolv tri, v0x55d768d33650_0, v0x55d768d2dec0_0;
L_0x55d768d4bdb0 .functor BUFZ 32, RS_0x7f54a30c7e98, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_1 .array/port v0x55d768d33650, 1;
v0x55d768d2dec0_1 .array/port v0x55d768d2dec0, 1;
RS_0x7f54a30c7ec8 .resolv tri, v0x55d768d33650_1, v0x55d768d2dec0_1;
L_0x55d768d4be20 .functor BUFZ 32, RS_0x7f54a30c7ec8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_2 .array/port v0x55d768d33650, 2;
RS_0x7f54a30c7ef8 .resolv tri, v0x55d768d33650_2, L_0x55d768d49b70;
L_0x55d768d4bee0 .functor BUFZ 32, RS_0x7f54a30c7ef8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_3 .array/port v0x55d768d33650, 3;
v0x55d768d2dec0_3 .array/port v0x55d768d2dec0, 3;
RS_0x7f54a30c7f28 .resolv tri, v0x55d768d33650_3, v0x55d768d2dec0_3;
L_0x55d768d4bfa0 .functor BUFZ 32, RS_0x7f54a30c7f28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_4 .array/port v0x55d768d33650, 4;
v0x55d768d2dec0_4 .array/port v0x55d768d2dec0, 4;
RS_0x7f54a30c7f58 .resolv tri, v0x55d768d33650_4, v0x55d768d2dec0_4;
L_0x55d768d4c090 .functor BUFZ 32, RS_0x7f54a30c7f58, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_5 .array/port v0x55d768d33650, 5;
v0x55d768d2dec0_5 .array/port v0x55d768d2dec0, 5;
RS_0x7f54a30c7f88 .resolv tri, v0x55d768d33650_5, v0x55d768d2dec0_5;
L_0x55d768d4c150 .functor BUFZ 32, RS_0x7f54a30c7f88, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_6 .array/port v0x55d768d33650, 6;
v0x55d768d2dec0_6 .array/port v0x55d768d2dec0, 6;
RS_0x7f54a30c7fb8 .resolv tri, v0x55d768d33650_6, v0x55d768d2dec0_6;
L_0x55d768d4c250 .functor BUFZ 32, RS_0x7f54a30c7fb8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_7 .array/port v0x55d768d33650, 7;
v0x55d768d2dec0_7 .array/port v0x55d768d2dec0, 7;
RS_0x7f54a30c7fe8 .resolv tri, v0x55d768d33650_7, v0x55d768d2dec0_7;
L_0x55d768d4c310 .functor BUFZ 32, RS_0x7f54a30c7fe8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_8 .array/port v0x55d768d33650, 8;
v0x55d768d2dec0_8 .array/port v0x55d768d2dec0, 8;
RS_0x7f54a30c8018 .resolv tri, v0x55d768d33650_8, v0x55d768d2dec0_8;
L_0x55d768d4c420 .functor BUFZ 32, RS_0x7f54a30c8018, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_9 .array/port v0x55d768d33650, 9;
v0x55d768d2dec0_9 .array/port v0x55d768d2dec0, 9;
RS_0x7f54a30c8048 .resolv tri, v0x55d768d33650_9, v0x55d768d2dec0_9;
L_0x55d768d4c4e0 .functor BUFZ 32, RS_0x7f54a30c8048, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_10 .array/port v0x55d768d33650, 10;
v0x55d768d2dec0_10 .array/port v0x55d768d2dec0, 10;
RS_0x7f54a30c8078 .resolv tri, v0x55d768d33650_10, v0x55d768d2dec0_10;
L_0x55d768d4c600 .functor BUFZ 32, RS_0x7f54a30c8078, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_11 .array/port v0x55d768d33650, 11;
v0x55d768d2dec0_11 .array/port v0x55d768d2dec0, 11;
RS_0x7f54a30c80a8 .resolv tri, v0x55d768d33650_11, v0x55d768d2dec0_11;
L_0x55d768d4c670 .functor BUFZ 32, RS_0x7f54a30c80a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_12 .array/port v0x55d768d33650, 12;
v0x55d768d2dec0_12 .array/port v0x55d768d2dec0, 12;
RS_0x7f54a30c80d8 .resolv tri, v0x55d768d33650_12, v0x55d768d2dec0_12;
L_0x55d768d4c7a0 .functor BUFZ 32, RS_0x7f54a30c80d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_13 .array/port v0x55d768d33650, 13;
v0x55d768d2dec0_13 .array/port v0x55d768d2dec0, 13;
RS_0x7f54a30c8108 .resolv tri, v0x55d768d33650_13, v0x55d768d2dec0_13;
L_0x55d768d4c860 .functor BUFZ 32, RS_0x7f54a30c8108, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_14 .array/port v0x55d768d33650, 14;
v0x55d768d2dec0_14 .array/port v0x55d768d2dec0, 14;
RS_0x7f54a30c8138 .resolv tri, v0x55d768d33650_14, v0x55d768d2dec0_14;
L_0x55d768d4c730 .functor BUFZ 32, RS_0x7f54a30c8138, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_15 .array/port v0x55d768d33650, 15;
v0x55d768d2dec0_15 .array/port v0x55d768d2dec0, 15;
RS_0x7f54a30c8168 .resolv tri, v0x55d768d33650_15, v0x55d768d2dec0_15;
L_0x55d768d4c9f0 .functor BUFZ 32, RS_0x7f54a30c8168, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_16 .array/port v0x55d768d33650, 16;
v0x55d768d2dec0_16 .array/port v0x55d768d2dec0, 16;
RS_0x7f54a30c8198 .resolv tri, v0x55d768d33650_16, v0x55d768d2dec0_16;
L_0x55d768d4cb40 .functor BUFZ 32, RS_0x7f54a30c8198, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_17 .array/port v0x55d768d33650, 17;
v0x55d768d2dec0_17 .array/port v0x55d768d2dec0, 17;
RS_0x7f54a30c81c8 .resolv tri, v0x55d768d33650_17, v0x55d768d2dec0_17;
L_0x55d768d4cc00 .functor BUFZ 32, RS_0x7f54a30c81c8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_18 .array/port v0x55d768d33650, 18;
v0x55d768d2dec0_18 .array/port v0x55d768d2dec0, 18;
RS_0x7f54a30c81f8 .resolv tri, v0x55d768d33650_18, v0x55d768d2dec0_18;
L_0x55d768d4cd60 .functor BUFZ 32, RS_0x7f54a30c81f8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_19 .array/port v0x55d768d33650, 19;
v0x55d768d2dec0_19 .array/port v0x55d768d2dec0, 19;
RS_0x7f54a30c8228 .resolv tri, v0x55d768d33650_19, v0x55d768d2dec0_19;
L_0x55d768d4ce20 .functor BUFZ 32, RS_0x7f54a30c8228, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_20 .array/port v0x55d768d33650, 20;
v0x55d768d2dec0_20 .array/port v0x55d768d2dec0, 20;
RS_0x7f54a30c8258 .resolv tri, v0x55d768d33650_20, v0x55d768d2dec0_20;
L_0x55d768d4cf90 .functor BUFZ 32, RS_0x7f54a30c8258, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_21 .array/port v0x55d768d33650, 21;
v0x55d768d2dec0_21 .array/port v0x55d768d2dec0, 21;
RS_0x7f54a30c8288 .resolv tri, v0x55d768d33650_21, v0x55d768d2dec0_21;
L_0x55d768d4d050 .functor BUFZ 32, RS_0x7f54a30c8288, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_22 .array/port v0x55d768d33650, 22;
v0x55d768d2dec0_22 .array/port v0x55d768d2dec0, 22;
RS_0x7f54a30c82b8 .resolv tri, v0x55d768d33650_22, v0x55d768d2dec0_22;
L_0x55d768d4d1d0 .functor BUFZ 32, RS_0x7f54a30c82b8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_23 .array/port v0x55d768d33650, 23;
v0x55d768d2dec0_23 .array/port v0x55d768d2dec0, 23;
RS_0x7f54a30c82e8 .resolv tri, v0x55d768d33650_23, v0x55d768d2dec0_23;
L_0x55d768d4d290 .functor BUFZ 32, RS_0x7f54a30c82e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_24 .array/port v0x55d768d33650, 24;
v0x55d768d2dec0_24 .array/port v0x55d768d2dec0, 24;
RS_0x7f54a30c8318 .resolv tri, v0x55d768d33650_24, v0x55d768d2dec0_24;
L_0x55d768d4d420 .functor BUFZ 32, RS_0x7f54a30c8318, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_25 .array/port v0x55d768d33650, 25;
v0x55d768d2dec0_25 .array/port v0x55d768d2dec0, 25;
RS_0x7f54a30c8348 .resolv tri, v0x55d768d33650_25, v0x55d768d2dec0_25;
L_0x55d768d4d4e0 .functor BUFZ 32, RS_0x7f54a30c8348, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_26 .array/port v0x55d768d33650, 26;
v0x55d768d2dec0_26 .array/port v0x55d768d2dec0, 26;
RS_0x7f54a30c8378 .resolv tri, v0x55d768d33650_26, v0x55d768d2dec0_26;
L_0x55d768d4d680 .functor BUFZ 32, RS_0x7f54a30c8378, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_27 .array/port v0x55d768d33650, 27;
v0x55d768d2dec0_27 .array/port v0x55d768d2dec0, 27;
RS_0x7f54a30c83a8 .resolv tri, v0x55d768d33650_27, v0x55d768d2dec0_27;
L_0x55d768d4d740 .functor BUFZ 32, RS_0x7f54a30c83a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_28 .array/port v0x55d768d33650, 28;
v0x55d768d2dec0_28 .array/port v0x55d768d2dec0, 28;
RS_0x7f54a30c83d8 .resolv tri, v0x55d768d33650_28, v0x55d768d2dec0_28;
L_0x55d768d4d8f0 .functor BUFZ 32, RS_0x7f54a30c83d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_29 .array/port v0x55d768d33650, 29;
v0x55d768d2dec0_29 .array/port v0x55d768d2dec0, 29;
RS_0x7f54a30c8408 .resolv tri, v0x55d768d33650_29, v0x55d768d2dec0_29;
L_0x55d768d4d9b0 .functor BUFZ 32, RS_0x7f54a30c8408, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_30 .array/port v0x55d768d33650, 30;
v0x55d768d2dec0_30 .array/port v0x55d768d2dec0, 30;
RS_0x7f54a30c8438 .resolv tri, v0x55d768d33650_30, v0x55d768d2dec0_30;
L_0x55d768d4db70 .functor BUFZ 32, RS_0x7f54a30c8438, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d33650_31 .array/port v0x55d768d33650, 31;
v0x55d768d2dec0_31 .array/port v0x55d768d2dec0, 31;
RS_0x7f54a30c8468 .resolv tri, v0x55d768d33650_31, v0x55d768d2dec0_31;
L_0x55d768d4dc30 .functor BUFZ 32, RS_0x7f54a30c8468, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d345c0_0 .net "active", 0 0, v0x55d768d30e50_0;  1 drivers
v0x55d768d34680_0 .net "byteenable", 3 0, v0x55d768d315c0_0;  1 drivers
v0x55d768d34770_0 .var "clk", 0 0;
v0x55d768d34810_0 .net "mem_address", 31 0, L_0x55d768d46160;  1 drivers
v0x55d768d34900_0 .net "memread", 0 0, v0x55d768d2a7a0_0;  1 drivers
v0x55d768d349f0_0 .net "memreaddata", 31 0, v0x55d768d26320_0;  1 drivers
v0x55d768d34ab0_0 .net "memwrite", 0 0, v0x55d768d2a910_0;  1 drivers
v0x55d768d34b50_0 .net "memwritedata", 31 0, L_0x55d768cf7920;  1 drivers
v0x55d768d34c60 .array "register", 0 31, 31 0;
v0x55d768d352c0_0 .net "register_v0", 31 0, L_0x55d768d469f0;  1 drivers
v0x55d768d35380_0 .var "reset", 0 0;
v0x55d768d35420_0 .var/2s "resultfile", 31 0;
v0x55d768d35500_0 .net "waitrequest", 0 0, v0x55d768d265c0_0;  1 drivers
S_0x55d768cd4c00 .scope module, "RAMInst" "mips_cpu_avalon_RAM" 3 24, 4 1 0, S_0x55d768cd8310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 32 "readdata";
P_0x55d768c4c490 .param/str "RAM_INIT_FILE" 0 4 13, "as.dump";
L_0x7f54a307c018 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d768d09170_0 .net/2u *"_ivl_0", 31 0, L_0x7f54a307c018;  1 drivers
L_0x7f54a307c0a8 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d768d09ee0_0 .net/2u *"_ivl_10", 31 0, L_0x7f54a307c0a8;  1 drivers
v0x55d768cf7a40_0 .net *"_ivl_12", 31 0, L_0x55d768d458d0;  1 drivers
L_0x7f54a307c0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d768cd93d0_0 .net/2u *"_ivl_14", 31 0, L_0x7f54a307c0f0;  1 drivers
v0x55d768cf3eb0_0 .net *"_ivl_2", 31 0, L_0x55d768d455b0;  1 drivers
v0x55d768cff560_0 .net *"_ivl_4", 31 0, L_0x55d768d45790;  1 drivers
v0x55d768d25d60_0 .net *"_ivl_6", 29 0, L_0x55d768d456a0;  1 drivers
L_0x7f54a307c060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d768d25e40_0 .net *"_ivl_8", 1 0, L_0x7f54a307c060;  1 drivers
v0x55d768d25f20_0 .net "address", 31 0, L_0x55d768d46160;  alias, 1 drivers
v0x55d768d26000_0 .net "byteenable", 3 0, v0x55d768d315c0_0;  alias, 1 drivers
v0x55d768d260e0_0 .net "clk", 0 0, v0x55d768d34770_0;  1 drivers
v0x55d768d261a0 .array "memory", 0 4095, 31 0;
v0x55d768d26260_0 .net "read", 0 0, v0x55d768d2a7a0_0;  alias, 1 drivers
v0x55d768d26320_0 .var "readdata", 31 0;
v0x55d768d26400_0 .net "sim_address", 31 0, L_0x55d768d45a10;  1 drivers
v0x55d768d264e0_0 .var/i "waitcycle", 31 0;
v0x55d768d265c0_0 .var "waitrequest", 0 0;
v0x55d768d26680_0 .net "write", 0 0, v0x55d768d2a910_0;  alias, 1 drivers
v0x55d768d26740_0 .net "writedata", 31 0, L_0x55d768cf7920;  alias, 1 drivers
E_0x55d768c01400 .event posedge, v0x55d768d260e0_0;
E_0x55d768c3aae0 .event posedge, v0x55d768d26680_0, v0x55d768d26260_0;
L_0x55d768d455b0 .arith/sub 32, L_0x55d768d46160, L_0x7f54a307c018;
L_0x55d768d456a0 .part L_0x55d768d455b0, 2, 30;
L_0x55d768d45790 .concat [ 30 2 0 0], L_0x55d768d456a0, L_0x7f54a307c060;
L_0x55d768d458d0 .arith/mod 32, L_0x55d768d45790, L_0x7f54a307c0a8;
L_0x55d768d45a10 .arith/sum 32, L_0x55d768d458d0, L_0x7f54a307c0f0;
S_0x55d768ccd060 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 22, 4 22 0, S_0x55d768cd4c00;
 .timescale 0 0;
v0x55d768d0f0d0_0 .var/2s "i", 31 0;
S_0x55d768d26920 .scope module, "cpuBusInst" "mips_cpu_bus" 3 35, 5 1 0, S_0x55d768cd8310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 1024 "register";
    .port_info 5 /OUTPUT 32 "mem_address";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "memread";
    .port_info 8 /INPUT 1 "waitrequest";
    .port_info 9 /OUTPUT 32 "memwritedata";
    .port_info 10 /OUTPUT 4 "byteenable";
    .port_info 11 /INPUT 32 "memreaddata";
L_0x55d768cf7920 .functor BUFZ 32, v0x55d768d33070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d2dec0_2 .array/port v0x55d768d2dec0, 2;
L_0x55d768d49b70 .functor BUFZ 32, v0x55d768d2dec0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d2ebb0_0 .net *"_ivl_1", 0 0, L_0x55d768d45b50;  1 drivers
L_0x7f54a307c1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d768d2ecb0_0 .net/2u *"_ivl_12", 15 0, L_0x7f54a307c1c8;  1 drivers
L_0x7f54a307c138 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55d768d2ed90_0 .net/2u *"_ivl_2", 15 0, L_0x7f54a307c138;  1 drivers
v0x55d768d2ee50_0 .net *"_ivl_21", 0 0, L_0x55d768d46320;  1 drivers
L_0x7f54a307c210 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x55d768d2ef30_0 .net/2u *"_ivl_22", 5 0, L_0x7f54a307c210;  1 drivers
v0x55d768d2f060_0 .net *"_ivl_25", 0 0, L_0x55d768d46410;  1 drivers
v0x55d768d2f140_0 .net *"_ivl_26", 5 0, L_0x55d768d46500;  1 drivers
L_0x7f54a307c258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d768d2f220_0 .net *"_ivl_29", 0 0, L_0x7f54a307c258;  1 drivers
v0x55d768d2f300_0 .net *"_ivl_30", 5 0, L_0x55d768d466d0;  1 drivers
L_0x7f54a307c2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d768d2f3e0_0 .net *"_ivl_33", 0 0, L_0x7f54a307c2a0;  1 drivers
v0x55d768d2f4c0_0 .net *"_ivl_34", 5 0, L_0x55d768d46860;  1 drivers
v0x55d768d2f5a0_0 .net *"_ivl_36", 5 0, L_0x55d768d46950;  1 drivers
v0x55d768d2f680_0 .net *"_ivl_4", 31 0, L_0x55d768d45c90;  1 drivers
v0x55d768d2f760_0 .net *"_ivl_45", 0 0, L_0x55d768d46f80;  1 drivers
v0x55d768d2f840_0 .net *"_ivl_47", 0 0, L_0x55d768d47100;  1 drivers
v0x55d768d2f920_0 .net *"_ivl_49", 0 0, L_0x55d768d471a0;  1 drivers
v0x55d768d2fa00_0 .net *"_ivl_50", 31 0, L_0x55d768d47410;  1 drivers
v0x55d768d2fbf0_0 .net *"_ivl_52", 29 0, L_0x55d768d47370;  1 drivers
L_0x7f54a307c2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d768d2fcd0_0 .net *"_ivl_54", 1 0, L_0x7f54a307c2e8;  1 drivers
v0x55d768d2fdb0_0 .net *"_ivl_56", 31 0, L_0x55d768d472d0;  1 drivers
v0x55d768d2fe90_0 .net *"_ivl_59", 0 0, L_0x55d768d476a0;  1 drivers
L_0x7f54a307c180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d768d2ff70_0 .net/2u *"_ivl_6", 15 0, L_0x7f54a307c180;  1 drivers
L_0x7f54a307c330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d768d30050_0 .net/2u *"_ivl_60", 31 0, L_0x7f54a307c330;  1 drivers
v0x55d768d30130_0 .net *"_ivl_62", 31 0, L_0x55d768d47800;  1 drivers
v0x55d768d30210_0 .net *"_ivl_64", 31 0, L_0x55d768d47990;  1 drivers
v0x55d768d302f0_0 .net *"_ivl_69", 0 0, L_0x55d768d47d80;  1 drivers
v0x55d768d303d0_0 .net *"_ivl_71", 0 0, L_0x55d768d47f50;  1 drivers
v0x55d768d304b0_0 .net *"_ivl_73", 3 0, L_0x55d768d47ff0;  1 drivers
v0x55d768d30590_0 .net *"_ivl_74", 25 0, L_0x55d768d48220;  1 drivers
v0x55d768d30670_0 .net *"_ivl_76", 23 0, L_0x55d768d48180;  1 drivers
L_0x7f54a307c378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d768d30750_0 .net *"_ivl_78", 1 0, L_0x7f54a307c378;  1 drivers
v0x55d768d30830_0 .net *"_ivl_8", 31 0, L_0x55d768d45d80;  1 drivers
v0x55d768d30910_0 .net *"_ivl_80", 29 0, L_0x55d768d48460;  1 drivers
v0x55d768d309f0_0 .net *"_ivl_82", 31 0, L_0x55d768d485a0;  1 drivers
L_0x7f54a307c3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d768d30ad0_0 .net *"_ivl_85", 1 0, L_0x7f54a307c3c0;  1 drivers
v0x55d768d30bb0_0 .net *"_ivl_86", 31 0, L_0x55d768d487f0;  1 drivers
v0x55d768d30c90_0 .net *"_ivl_89", 0 0, L_0x55d768d48980;  1 drivers
v0x55d768d30d70_0 .net *"_ivl_90", 31 0, L_0x55d768d48bd0;  1 drivers
v0x55d768d30e50_0 .var "active", 0 0;
v0x55d768d30f10_0 .net "alu_in_a", 31 0, L_0x55d768d46ee0;  1 drivers
v0x55d768d30fd0_0 .net "alu_in_b", 31 0, L_0x55d768d47bf0;  1 drivers
v0x55d768d310e0_0 .var "alu_out", 31 0;
v0x55d768d311c0_0 .net "alu_result", 31 0, v0x55d768d28d60_0;  1 drivers
v0x55d768d312d0_0 .net "aluop", 3 0, v0x55d768d29c70_0;  1 drivers
v0x55d768d313e0_0 .net "aluouten", 0 0, v0x55d768d29d80_0;  1 drivers
v0x55d768d31480_0 .net "alusrca", 0 0, v0x55d768d29e20_0;  1 drivers
v0x55d768d31520_0 .net "alusrcb", 2 0, v0x55d768d29ef0_0;  1 drivers
v0x55d768d315c0_0 .var "byteenable", 3 0;
v0x55d768d31660_0 .net "clk", 0 0, v0x55d768d34770_0;  alias, 1 drivers
v0x55d768d31700_0 .net "condition", 0 0, L_0x55d768d4bd10;  1 drivers
v0x55d768d317a0_0 .net "fncode", 5 0, L_0x55d768d49460;  1 drivers
v0x55d768d31840_0 .net "immediate", 15 0, L_0x55d768d492e0;  1 drivers
v0x55d768d31910_0 .net "increment_pc", 31 0, L_0x55d768d48c70;  1 drivers
v0x55d768d319b0_0 .net "iord", 0 0, v0x55d768d2a340_0;  1 drivers
v0x55d768d31a80_0 .net "ir_write", 0 0, v0x55d768d2a470_0;  1 drivers
v0x55d768d31b70_0 .net "jmp_address", 25 0, L_0x55d768d49380;  1 drivers
v0x55d768d31c10_0 .net "jump", 0 0, v0x55d768d2a530_0;  1 drivers
v0x55d768d31ce0_0 .var "jumpcondreg", 0 0;
v0x55d768d31d80_0 .net "jumpconen", 0 0, v0x55d768d2a5f0_0;  1 drivers
v0x55d768d31e50_0 .var "jumpdestreg", 31 0;
v0x55d768d31ef0_0 .net "mem_address", 31 0, L_0x55d768d46160;  alias, 1 drivers
v0x55d768d31fe0_0 .var "mem_reg_current", 31 0;
v0x55d768d320a0_0 .net "memread", 0 0, v0x55d768d2a7a0_0;  alias, 1 drivers
v0x55d768d32190_0 .net "memreaddata", 31 0, v0x55d768d26320_0;  alias, 1 drivers
v0x55d768d322a0_0 .net "memtoreg", 0 0, v0x55d768d2a870_0;  1 drivers
v0x55d768d32750_0 .net "memwrite", 0 0, v0x55d768d2a910_0;  alias, 1 drivers
v0x55d768d32840_0 .net "memwritedata", 31 0, L_0x55d768cf7920;  alias, 1 drivers
v0x55d768d328e0_0 .net "muldivwrite", 0 0, v0x55d768d2a9e0_0;  1 drivers
v0x55d768d32980_0 .net "opcode", 5 0, L_0x55d768d48f80;  1 drivers
v0x55d768d32a70_0 .net "pc_address_in", 31 0, L_0x55d768d48e40;  1 drivers
v0x55d768d32b30_0 .net "pc_value", 31 0, v0x55d768d2cb90_0;  1 drivers
v0x55d768d32bd0_0 .net "pcsource", 1 0, v0x55d768d2ac30_0;  1 drivers
v0x55d768d32ca0_0 .net "pcwrite", 0 0, v0x55d768d2ad10_0;  1 drivers
v0x55d768d32d90_0 .net "pcwritecond", 0 0, v0x55d768d2add0_0;  1 drivers
v0x55d768d32e30_0 .net "read_reg_1", 31 0, L_0x55d768ca05d0;  1 drivers
v0x55d768d32f00_0 .net "read_reg_2", 31 0, L_0x55d768c58a20;  1 drivers
v0x55d768d32fd0_0 .var "read_reg_a_current", 31 0;
v0x55d768d33070_0 .var "read_reg_b_current", 31 0;
v0x55d768d33150_0 .net "reg_dest", 4 0, L_0x55d768d491b0;  1 drivers
v0x55d768d33240_0 .net "reg_source_1", 4 0, L_0x55d768d49020;  1 drivers
v0x55d768d33330_0 .net "reg_source_2", 4 0, L_0x55d768d49110;  1 drivers
v0x55d768d333f0_0 .net "reg_write_address", 4 0, L_0x55d768d46b50;  1 drivers
v0x55d768d334b0_0 .net "reg_write_data", 31 0, L_0x55d768d46c90;  1 drivers
v0x55d768d33580_0 .net "regdst", 1 0, v0x55d768d2ae90_0;  1 drivers
v0x55d768d33650 .array "register", 0 31, 31 0;
v0x55d768d33af0_0 .net "register_v0", 31 0, L_0x55d768d469f0;  alias, 1 drivers
v0x55d768d33be0_0 .net "regwrite", 0 0, v0x55d768d2b050_0;  1 drivers
v0x55d768d33cd0_0 .net "reset", 0 0, v0x55d768d35380_0;  1 drivers
v0x55d768d33d70_0 .net "shift", 4 0, L_0x55d768d49590;  1 drivers
v0x55d768d33e10_0 .net "sign_extended_immediate", 31 0, L_0x55d768d45eb0;  1 drivers
v0x55d768d33ef0_0 .var "state", 2 0;
v0x55d768d33fb0_0 .net "threestate", 0 0, v0x55d768d2b1f0_0;  1 drivers
v0x55d768d340a0_0 .net "toalu", 4 0, v0x55d768d294b0_0;  1 drivers
v0x55d768d341b0_0 .net "tomult", 2 0, v0x55d768d295b0_0;  1 drivers
v0x55d768d34270_0 .net "waitrequest", 0 0, v0x55d768d265c0_0;  alias, 1 drivers
v0x55d768d34360_0 .net "zero_extended_immediate", 31 0, L_0x55d768d46070;  1 drivers
L_0x55d768d45b50 .part L_0x55d768d492e0, 15, 1;
L_0x55d768d45c90 .concat [ 16 16 0 0], L_0x55d768d492e0, L_0x7f54a307c138;
L_0x55d768d45d80 .concat [ 16 16 0 0], L_0x55d768d492e0, L_0x7f54a307c180;
L_0x55d768d45eb0 .functor MUXZ 32, L_0x55d768d45d80, L_0x55d768d45c90, L_0x55d768d45b50, C4<>;
L_0x55d768d46070 .concat [ 16 16 0 0], L_0x55d768d492e0, L_0x7f54a307c1c8;
L_0x55d768d46160 .functor MUXZ 32, v0x55d768d2cb90_0, v0x55d768d28d60_0, v0x55d768d2a340_0, C4<>;
L_0x55d768d46320 .part v0x55d768d2ae90_0, 1, 1;
L_0x55d768d46410 .part v0x55d768d2ae90_0, 0, 1;
L_0x55d768d46500 .concat [ 5 1 0 0], L_0x55d768d491b0, L_0x7f54a307c258;
L_0x55d768d466d0 .concat [ 5 1 0 0], L_0x55d768d49110, L_0x7f54a307c2a0;
L_0x55d768d46860 .functor MUXZ 6, L_0x55d768d466d0, L_0x55d768d46500, L_0x55d768d46410, C4<>;
L_0x55d768d46950 .functor MUXZ 6, L_0x55d768d46860, L_0x7f54a307c210, L_0x55d768d46320, C4<>;
L_0x55d768d46b50 .part L_0x55d768d46950, 0, 5;
L_0x55d768d46c90 .functor MUXZ 32, v0x55d768d28d60_0, v0x55d768d31fe0_0, v0x55d768d2a870_0, C4<>;
L_0x55d768d46ee0 .functor MUXZ 32, v0x55d768d2cb90_0, v0x55d768d32fd0_0, v0x55d768d29e20_0, C4<>;
L_0x55d768d46f80 .part v0x55d768d29ef0_0, 2, 1;
L_0x55d768d47100 .part v0x55d768d29ef0_0, 1, 1;
L_0x55d768d471a0 .part v0x55d768d29ef0_0, 0, 1;
L_0x55d768d47370 .part L_0x55d768d45eb0, 0, 30;
L_0x55d768d47410 .concat [ 2 30 0 0], L_0x7f54a307c2e8, L_0x55d768d47370;
L_0x55d768d472d0 .functor MUXZ 32, L_0x55d768d45eb0, L_0x55d768d47410, L_0x55d768d471a0, C4<>;
L_0x55d768d476a0 .part v0x55d768d29ef0_0, 0, 1;
L_0x55d768d47800 .functor MUXZ 32, v0x55d768d33070_0, L_0x7f54a307c330, L_0x55d768d476a0, C4<>;
L_0x55d768d47990 .functor MUXZ 32, L_0x55d768d47800, L_0x55d768d472d0, L_0x55d768d47100, C4<>;
L_0x55d768d47bf0 .functor MUXZ 32, L_0x55d768d47990, L_0x55d768d46070, L_0x55d768d46f80, C4<>;
L_0x55d768d47d80 .part v0x55d768d2ac30_0, 1, 1;
L_0x55d768d47f50 .part v0x55d768d2ac30_0, 0, 1;
L_0x55d768d47ff0 .part v0x55d768d2cb90_0, 28, 4;
L_0x55d768d48180 .part L_0x55d768d49380, 0, 24;
L_0x55d768d48220 .concat [ 2 24 0 0], L_0x7f54a307c378, L_0x55d768d48180;
L_0x55d768d48460 .concat [ 26 4 0 0], L_0x55d768d48220, L_0x55d768d47ff0;
L_0x55d768d485a0 .concat [ 30 2 0 0], L_0x55d768d48460, L_0x7f54a307c3c0;
L_0x55d768d487f0 .functor MUXZ 32, L_0x55d768d485a0, v0x55d768d32fd0_0, L_0x55d768d47f50, C4<>;
L_0x55d768d48980 .part v0x55d768d2ac30_0, 0, 1;
L_0x55d768d48bd0 .functor MUXZ 32, v0x55d768d28d60_0, v0x55d768d310e0_0, L_0x55d768d48980, C4<>;
L_0x55d768d48c70 .functor MUXZ 32, L_0x55d768d48bd0, L_0x55d768d487f0, L_0x55d768d47d80, C4<>;
L_0x55d768d48e40 .functor MUXZ 32, L_0x55d768d48c70, v0x55d768d31e50_0, v0x55d768d31ce0_0, C4<>;
S_0x55d768d26c50 .scope module, "cpu_alu" "mips_cpu_alu" 5 201, 6 1 0, S_0x55d768d26920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "alu_func";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 5 "shift";
    .port_info 6 /INPUT 3 "mult_op";
    .port_info 7 /INPUT 1 "write";
    .port_info 8 /OUTPUT 32 "result";
    .port_info 9 /OUTPUT 1 "condition";
L_0x7f54a307c498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d768d285b0_0 .net/2u *"_ivl_0", 31 0, L_0x7f54a307c498;  1 drivers
v0x55d768d286b0_0 .net "a", 31 0, L_0x55d768d46ee0;  alias, 1 drivers
v0x55d768d28770_0 .net "alu_func", 4 0, v0x55d768d294b0_0;  alias, 1 drivers
v0x55d768d28810_0 .net "b", 31 0, L_0x55d768d47bf0;  alias, 1 drivers
v0x55d768d288d0_0 .net "clk", 0 0, v0x55d768d34770_0;  alias, 1 drivers
v0x55d768d289c0_0 .net "condition", 0 0, L_0x55d768d4bd10;  alias, 1 drivers
v0x55d768d28a60_0 .net "hi", 31 0, v0x55d768d27750_0;  1 drivers
v0x55d768d28b20_0 .net "lo", 31 0, v0x55d768d27830_0;  1 drivers
v0x55d768d28bc0_0 .net "mult_op", 2 0, v0x55d768d295b0_0;  alias, 1 drivers
v0x55d768d28c90_0 .net "reset", 0 0, v0x55d768d35380_0;  alias, 1 drivers
v0x55d768d28d60_0 .var "result", 31 0;
v0x55d768d28e00_0 .net "shift", 4 0, L_0x55d768d49590;  alias, 1 drivers
v0x55d768d28ee0_0 .net "write", 0 0, v0x55d768d2a9e0_0;  alias, 1 drivers
E_0x55d768c39f70/0 .event anyedge, v0x55d768d27c90_0, v0x55d768d27750_0, v0x55d768d27830_0, v0x55d768d28770_0;
E_0x55d768c39f70/1 .event anyedge, v0x55d768d27300_0, v0x55d768d27400_0, v0x55d768d28e00_0;
E_0x55d768c39f70 .event/or E_0x55d768c39f70/0, E_0x55d768c39f70/1;
L_0x55d768d4bd10 .cmp/eq 32, v0x55d768d28d60_0, L_0x7f54a307c498;
S_0x55d768d26f90 .scope module, "alu_mult" "mips_cpu_alu_mult_div" 6 17, 7 1 0, S_0x55d768d26c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 32 "hi";
    .port_info 7 /OUTPUT 32 "lo";
v0x55d768d27300_0 .net "a", 31 0, L_0x55d768d46ee0;  alias, 1 drivers
v0x55d768d27400_0 .net "b", 31 0, L_0x55d768d47bf0;  alias, 1 drivers
v0x55d768d274e0_0 .net "clk", 0 0, v0x55d768d34770_0;  alias, 1 drivers
v0x55d768d27580_0 .var "div", 63 0;
v0x55d768d27620_0 .var "div_u", 63 0;
v0x55d768d27750_0 .var "hi", 31 0;
v0x55d768d27830_0 .var "lo", 31 0;
v0x55d768d27910_0 .var "mag_a", 31 0;
v0x55d768d279f0_0 .var "mag_b", 31 0;
v0x55d768d27ad0_0 .var "mult", 63 0;
v0x55d768d27bb0_0 .var "mult_u", 63 0;
v0x55d768d27c90_0 .net "op", 2 0, v0x55d768d295b0_0;  alias, 1 drivers
v0x55d768d27d70_0 .net "reset", 0 0, v0x55d768d35380_0;  alias, 1 drivers
v0x55d768d27e30_0 .net "sign_a", 0 0, L_0x55d768d4a750;  1 drivers
v0x55d768d27ef0_0 .net "sign_b", 0 0, L_0x55d768d4ba70;  1 drivers
v0x55d768d27fb0_0 .var "sign_out", 0 0;
v0x55d768d28070_0 .var "signed_a", 31 0;
v0x55d768d28150_0 .var "signed_b", 31 0;
v0x55d768d28230_0 .var "unsigned_a", 31 0;
v0x55d768d28310_0 .var "unsigned_b", 31 0;
v0x55d768d283f0_0 .net "write", 0 0, v0x55d768d2a9e0_0;  alias, 1 drivers
E_0x55d768c3a670 .event anyedge, v0x55d768d27300_0, v0x55d768d27400_0, v0x55d768d27e30_0, v0x55d768d27ef0_0;
L_0x55d768d4a750 .part L_0x55d768d46ee0, 31, 1;
L_0x55d768d4ba70 .part L_0x55d768d47bf0, 31, 1;
S_0x55d768d290d0 .scope module, "cpu_alu_control" "mips_cpu_alu_control" 5 214, 8 1 0, S_0x55d768d26920;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "aluOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 5 "toAlu";
    .port_info 3 /OUTPUT 3 "toMult";
v0x55d768d292d0_0 .net "aluOp", 3 0, v0x55d768d29c70_0;  alias, 1 drivers
v0x55d768d293d0_0 .net "funct", 5 0, L_0x55d768d49460;  alias, 1 drivers
v0x55d768d294b0_0 .var "toAlu", 4 0;
v0x55d768d295b0_0 .var "toMult", 2 0;
E_0x55d768c24610 .event anyedge, v0x55d768d292d0_0, v0x55d768d293d0_0;
S_0x55d768d29720 .scope module, "cpu_control" "mips_cpu_controller" 5 143, 9 1 0, S_0x55d768d26920;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "fncode";
    .port_info 2 /INPUT 32 "memoryadress";
    .port_info 3 /INPUT 5 "regimm";
    .port_info 4 /INPUT 3 "state";
    .port_info 5 /INPUT 1 "waitrequest";
    .port_info 6 /OUTPUT 2 "regdst";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "iord";
    .port_info 9 /OUTPUT 1 "irwrite";
    .port_info 10 /OUTPUT 1 "pcwrite";
    .port_info 11 /OUTPUT 2 "pcsource";
    .port_info 12 /OUTPUT 1 "pcwritecond";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 1 "jumpconen";
    .port_info 15 /OUTPUT 1 "threestate";
    .port_info 16 /OUTPUT 1 "memread";
    .port_info 17 /OUTPUT 1 "memwrite";
    .port_info 18 /OUTPUT 4 "byteenable";
    .port_info 19 /OUTPUT 1 "memtoreg";
    .port_info 20 /OUTPUT 4 "aluop";
    .port_info 21 /OUTPUT 1 "muldivwrite";
    .port_info 22 /OUTPUT 1 "alusrca";
    .port_info 23 /OUTPUT 3 "alusrcb";
    .port_info 24 /OUTPUT 1 "aluouten";
v0x55d768d29c70_0 .var "aluop", 3 0;
v0x55d768d29d80_0 .var "aluouten", 0 0;
v0x55d768d29e20_0 .var "alusrca", 0 0;
v0x55d768d29ef0_0 .var "alusrcb", 2 0;
v0x55d768d29fd0_0 .var "byteenable", 3 0;
v0x55d768d2a100_0 .var "exec1", 0 0;
v0x55d768d2a1c0_0 .var "exec2", 0 0;
v0x55d768d2a280_0 .net "fncode", 5 0, L_0x55d768d49460;  alias, 1 drivers
v0x55d768d2a340_0 .var "iord", 0 0;
v0x55d768d2a470_0 .var "irwrite", 0 0;
v0x55d768d2a530_0 .var "jump", 0 0;
v0x55d768d2a5f0_0 .var "jumpconen", 0 0;
v0x55d768d2a6b0_0 .net "memoryadress", 31 0, v0x55d768d28d60_0;  alias, 1 drivers
v0x55d768d2a7a0_0 .var "memread", 0 0;
v0x55d768d2a870_0 .var "memtoreg", 0 0;
v0x55d768d2a910_0 .var "memwrite", 0 0;
v0x55d768d2a9e0_0 .var "muldivwrite", 0 0;
v0x55d768d2ab90_0 .net "opcode", 5 0, L_0x55d768d48f80;  alias, 1 drivers
v0x55d768d2ac30_0 .var "pcsource", 1 0;
v0x55d768d2ad10_0 .var "pcwrite", 0 0;
v0x55d768d2add0_0 .var "pcwritecond", 0 0;
v0x55d768d2ae90_0 .var "regdst", 1 0;
v0x55d768d2af70_0 .net "regimm", 4 0, L_0x55d768d49110;  alias, 1 drivers
v0x55d768d2b050_0 .var "regwrite", 0 0;
v0x55d768d2b110_0 .net "state", 2 0, v0x55d768d33ef0_0;  1 drivers
v0x55d768d2b1f0_0 .var "threestate", 0 0;
v0x55d768d2b2b0_0 .net "waitrequest", 0 0, v0x55d768d265c0_0;  alias, 1 drivers
E_0x55d768d0f3f0/0 .event anyedge, v0x55d768d2b110_0, v0x55d768d265c0_0, v0x55d768d2ab90_0, v0x55d768d293d0_0;
E_0x55d768d0f3f0/1 .event anyedge, v0x55d768d2af70_0, v0x55d768d28d60_0;
E_0x55d768d0f3f0 .event/or E_0x55d768d0f3f0/0, E_0x55d768d0f3f0/1;
S_0x55d768d2b720 .scope module, "cpu_instruction_register" "mips_cpu_instruction_reg" 5 170, 10 1 0, S_0x55d768d26920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /INPUT 32 "memory_output";
    .port_info 4 /OUTPUT 6 "control_input";
    .port_info 5 /OUTPUT 5 "source_1";
    .port_info 6 /OUTPUT 5 "source_2";
    .port_info 7 /OUTPUT 5 "dest";
    .port_info 8 /OUTPUT 16 "immediate";
    .port_info 9 /OUTPUT 26 "jmp_address";
    .port_info 10 /OUTPUT 6 "funct";
    .port_info 11 /OUTPUT 5 "shamt";
v0x55d768d2ba30_0 .net "clk", 0 0, v0x55d768d34770_0;  alias, 1 drivers
v0x55d768d2baf0_0 .net "control_input", 5 0, L_0x55d768d48f80;  alias, 1 drivers
v0x55d768d2bbe0_0 .net "dest", 4 0, L_0x55d768d491b0;  alias, 1 drivers
v0x55d768d2bcb0_0 .net "enable", 0 0, v0x55d768d2a470_0;  alias, 1 drivers
v0x55d768d2bd80_0 .net "funct", 5 0, L_0x55d768d49460;  alias, 1 drivers
v0x55d768d2bec0_0 .net "immediate", 15 0, L_0x55d768d492e0;  alias, 1 drivers
v0x55d768d2bfa0_0 .var "instruction", 31 0;
v0x55d768d2c080_0 .net "jmp_address", 25 0, L_0x55d768d49380;  alias, 1 drivers
v0x55d768d2c160_0 .net "memory_output", 31 0, v0x55d768d26320_0;  alias, 1 drivers
v0x55d768d2c220_0 .net "shamt", 4 0, L_0x55d768d49590;  alias, 1 drivers
v0x55d768d2c2c0_0 .net "source_1", 4 0, L_0x55d768d49020;  alias, 1 drivers
v0x55d768d2c380_0 .net "source_2", 4 0, L_0x55d768d49110;  alias, 1 drivers
v0x55d768d2c470_0 .net "state", 2 0, v0x55d768d33ef0_0;  alias, 1 drivers
L_0x55d768d48f80 .part v0x55d768d2bfa0_0, 26, 6;
L_0x55d768d49020 .part v0x55d768d2bfa0_0, 21, 5;
L_0x55d768d49110 .part v0x55d768d2bfa0_0, 16, 5;
L_0x55d768d491b0 .part v0x55d768d2bfa0_0, 11, 5;
L_0x55d768d492e0 .part v0x55d768d2bfa0_0, 0, 16;
L_0x55d768d49380 .part v0x55d768d2bfa0_0, 0, 26;
L_0x55d768d49460 .part v0x55d768d2bfa0_0, 0, 6;
L_0x55d768d49590 .part v0x55d768d2bfa0_0, 6, 5;
S_0x55d768d2c6a0 .scope module, "cpu_pc" "mips_cpu_pc" 5 135, 11 1 0, S_0x55d768d26920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pcenable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "pcin";
    .port_info 4 /OUTPUT 32 "pcout";
v0x55d768d2c880_0 .net "clk", 0 0, v0x55d768d34770_0;  alias, 1 drivers
v0x55d768d2c9d0_0 .net "pcenable", 0 0, v0x55d768d2ad10_0;  alias, 1 drivers
v0x55d768d2cac0_0 .net "pcin", 31 0, L_0x55d768d48e40;  alias, 1 drivers
v0x55d768d2cb90_0 .var "pcout", 31 0;
v0x55d768d2cc50_0 .net "reset", 0 0, v0x55d768d35380_0;  alias, 1 drivers
S_0x55d768d2cde0 .scope module, "cpu_register_file" "mips_cpu_register_file" 5 185, 12 1 0, S_0x55d768d26920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "state";
    .port_info 4 /INPUT 1 "threestate";
    .port_info 5 /INPUT 5 "read_reg_1";
    .port_info 6 /INPUT 5 "read_reg_2";
    .port_info 7 /INPUT 5 "write_reg";
    .port_info 8 /INPUT 32 "write_data";
    .port_info 9 /OUTPUT 32 "read_data_1";
    .port_info 10 /OUTPUT 32 "read_data_2";
    .port_info 11 /OUTPUT 32 "read_data_v0";
    .port_info 12 /OUTPUT 1024 "register";
L_0x55d768d469f0 .functor BUFZ 32, v0x55d768d2dec0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d768ca05d0 .functor BUFZ 32, L_0x55d768d49680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d768c58a20 .functor BUFZ 32, L_0x55d768d49810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d768d2d400_0 .net *"_ivl_11", 31 0, L_0x55d768d49810;  1 drivers
v0x55d768d2d500_0 .net *"_ivl_13", 6 0, L_0x55d768d498b0;  1 drivers
L_0x7f54a307c450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d768d2d5e0_0 .net *"_ivl_16", 1 0, L_0x7f54a307c450;  1 drivers
v0x55d768d2d6a0_0 .net *"_ivl_3", 31 0, L_0x55d768d49680;  1 drivers
v0x55d768d2d780_0 .net *"_ivl_5", 6 0, L_0x55d768d49720;  1 drivers
L_0x7f54a307c408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d768d2d8b0_0 .net *"_ivl_8", 1 0, L_0x7f54a307c408;  1 drivers
v0x55d768d2d990_0 .net "clk", 0 0, v0x55d768d34770_0;  alias, 1 drivers
v0x55d768d2da30_0 .net "read_data_1", 31 0, L_0x55d768ca05d0;  alias, 1 drivers
v0x55d768d2db10_0 .net "read_data_2", 31 0, L_0x55d768c58a20;  alias, 1 drivers
v0x55d768d2dc80_0 .net "read_data_v0", 31 0, L_0x55d768d469f0;  alias, 1 drivers
v0x55d768d2dd60_0 .net "read_reg_1", 4 0, L_0x55d768d49020;  alias, 1 drivers
v0x55d768d2de20_0 .net "read_reg_2", 4 0, L_0x55d768d49110;  alias, 1 drivers
v0x55d768d2dec0 .array "register", 0 31, 31 0;
v0x55d768d2e490_0 .net "reset", 0 0, v0x55d768d35380_0;  alias, 1 drivers
v0x55d768d2e530_0 .net "state", 2 0, v0x55d768d33ef0_0;  alias, 1 drivers
v0x55d768d2e640_0 .net "threestate", 0 0, v0x55d768d2b1f0_0;  alias, 1 drivers
v0x55d768d2e6e0_0 .net "write_data", 31 0, L_0x55d768d46c90;  alias, 1 drivers
v0x55d768d2e8b0_0 .net "write_enable", 0 0, v0x55d768d2b050_0;  alias, 1 drivers
v0x55d768d2e950_0 .net "write_reg", 4 0, L_0x55d768d46b50;  alias, 1 drivers
L_0x55d768d49680 .array/port v0x55d768d2dec0, L_0x55d768d49720;
L_0x55d768d49720 .concat [ 5 2 0 0], L_0x55d768d49020, L_0x7f54a307c408;
L_0x55d768d49810 .array/port v0x55d768d2dec0, L_0x55d768d498b0;
L_0x55d768d498b0 .concat [ 5 2 0 0], L_0x55d768d49110, L_0x7f54a307c450;
S_0x55d768d2d100 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 12 31, 12 31 0, S_0x55d768d2cde0;
 .timescale 0 0;
v0x55d768d2d300_0 .var/2s "i", 31 0;
    .scope S_0x55d768cd4c00;
T_0 ;
    %fork t_1, S_0x55d768ccd060;
    %jmp t_0;
    .scope S_0x55d768ccd060;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d768d0f0d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55d768d0f0d0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55d768d0f0d0_0;
    %store/vec4a v0x55d768d261a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55d768d0f0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55d768d0f0d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x55d768cd4c00;
t_0 %join;
    %vpi_call/w 4 27 "$display", "Loading RAM contents from %s", P_0x55d768c4c490 {0 0 0};
    %vpi_call/w 4 28 "$readmemh", P_0x55d768c4c490, v0x55d768d261a0, 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55d768cd4c00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d265c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d768d26320_0, 0, 32;
    %vpi_func 4 38 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000101 {0 0 0};
    %store/vec4 v0x55d768d264e0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x55d768cd4c00;
T_2 ;
    %wait E_0x55d768c3aae0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d768d265c0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d768cd4c00;
T_3 ;
    %wait E_0x55d768c01400;
    %load/vec4 v0x55d768d265c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55d768d264e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55d768d264e0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55d768d264e0_0, 0;
    %load/vec4 v0x55d768d26260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 4 51 "$display", "Address: %h data: %h", v0x55d768d25f20_0, &A<v0x55d768d261a0, v0x55d768d26400_0 > {0 0 0};
    %ix/getv 4, v0x55d768d26400_0;
    %load/vec4a v0x55d768d261a0, 4;
    %assign/vec4 v0x55d768d26320_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55d768d26680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call/w 4 54 "$display", "Bytenable: %b address: %h data: %h", v0x55d768d26000_0, v0x55d768d25f20_0, v0x55d768d26740_0 {0 0 0};
    %load/vec4 v0x55d768d26000_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x55d768d26740_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %ix/getv 4, v0x55d768d25f20_0;
    %load/vec4a v0x55d768d261a0, 4;
    %parti/s 8, 24, 6;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %load/vec4 v0x55d768d26000_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %load/vec4 v0x55d768d26740_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %ix/getv 4, v0x55d768d25f20_0;
    %load/vec4a v0x55d768d261a0, 4;
    %parti/s 8, 16, 6;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d768d26000_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %load/vec4 v0x55d768d26740_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %ix/getv 4, v0x55d768d25f20_0;
    %load/vec4a v0x55d768d261a0, 4;
    %parti/s 8, 8, 5;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d768d26000_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x55d768d26740_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %ix/getv 4, v0x55d768d25f20_0;
    %load/vec4a v0x55d768d261a0, 4;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55d768d25f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d768d261a0, 0, 4;
T_3.6 ;
T_3.5 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55d768d264e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d768d265c0_0, 0;
T_3.2 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d768d2c6a0;
T_4 ;
    %wait E_0x55d768c01400;
    %load/vec4 v0x55d768d2cc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55d768d2cb90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d768d2c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55d768d2cac0_0;
    %assign/vec4 v0x55d768d2cb90_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d768d29720;
T_5 ;
Ewait_0 .event/or E_0x55d768d0f3f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55d768d2b110_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d768d2a100_0, 0, 1;
    %load/vec4 v0x55d768d2b110_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d768d2a1c0_0, 0, 1;
    %load/vec4 v0x55d768d2b110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d768d2b110_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %load/vec4 v0x55d768d2b2b0_0;
    %nor/r;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %load/vec4 v0x55d768d2b2b0_0;
    %nor/r;
    %store/vec4 v0x55d768d2a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55d768d2b110_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55d768d2ab90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %jmp T_5.15;
T_5.6 ;
    %load/vec4 v0x55d768d2a280_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %jmp T_5.21;
T_5.16 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.21;
T_5.17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.21;
T_5.18 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.21;
T_5.19 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.21;
T_5.21 ;
    %pop/vec4 1;
    %jmp T_5.15;
T_5.7 ;
    %load/vec4 v0x55d768d2af70_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_5.22, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %load/vec4 v0x55d768d2af70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.24, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.23;
T_5.22 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %load/vec4 v0x55d768d2a100_0;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %load/vec4 v0x55d768d2a1c0_0;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %load/vec4 v0x55d768d2a1c0_0;
    %load/vec4 v0x55d768d2af70_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %mul;
    %flag_set/vec4 8;
    %jmp/0 T_5.26, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.27, 8;
T_5.26 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_5.27, 8;
 ; End of false expr.
    %blend;
T_5.27;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %load/vec4 v0x55d768d2a1c0_0;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
T_5.23 ;
    %jmp T_5.15;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.15;
T_5.9 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.15;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %load/vec4 v0x55d768d2ab90_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.28, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_5.29, 8;
T_5.28 ; End of true expr.
    %load/vec4 v0x55d768d2ab90_0;
    %cmpi/e 5, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.30, 9;
    %pushi/vec4 8, 0, 5;
    %jmp/1 T_5.31, 9;
T_5.30 ; End of true expr.
    %load/vec4 v0x55d768d2ab90_0;
    %cmpi/e 6, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_5.32, 10;
    %pushi/vec4 6, 0, 5;
    %jmp/1 T_5.33, 10;
T_5.32 ; End of true expr.
    %pushi/vec4 5, 0, 5;
    %jmp/0 T_5.33, 10;
 ; End of false expr.
    %blend;
T_5.33;
    %jmp/0 T_5.31, 9;
 ; End of false expr.
    %blend;
T_5.31;
    %jmp/0 T_5.29, 8;
 ; End of false expr.
    %blend;
T_5.29;
    %pad/s 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.15;
T_5.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.15;
T_5.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %load/vec4 v0x55d768d2ab90_0;
    %cmpi/e 10, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.34, 8;
    %pushi/vec4 13, 0, 5;
    %jmp/1 T_5.35, 8;
T_5.34 ; End of true expr.
    %load/vec4 v0x55d768d2ab90_0;
    %cmpi/e 11, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.36, 9;
    %pushi/vec4 14, 0, 5;
    %jmp/1 T_5.37, 9;
T_5.36 ; End of true expr.
    %load/vec4 v0x55d768d2ab90_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_5.38, 10;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_5.39, 10;
T_5.38 ; End of true expr.
    %load/vec4 v0x55d768d2ab90_0;
    %cmpi/e 13, 0, 6;
    %flag_mov 11, 4;
    %jmp/0 T_5.40, 11;
    %pushi/vec4 11, 0, 5;
    %jmp/1 T_5.41, 11;
T_5.40 ; End of true expr.
    %pushi/vec4 12, 0, 5;
    %jmp/0 T_5.41, 11;
 ; End of false expr.
    %blend;
T_5.41;
    %jmp/0 T_5.39, 10;
 ; End of false expr.
    %blend;
T_5.39;
    %jmp/0 T_5.37, 9;
 ; End of false expr.
    %blend;
T_5.37;
    %jmp/0 T_5.35, 8;
 ; End of false expr.
    %blend;
T_5.35;
    %pad/s 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %load/vec4 v0x55d768d2a1c0_0;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %load/vec4 v0x55d768d2a100_0;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ae90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2b050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2ad10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d768d2ac30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d2a910_0, 0, 1;
    %load/vec4 v0x55d768d2ab90_0;
    %cmpi/e 40, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.42, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_5.43, 8;
T_5.42 ; End of true expr.
    %load/vec4 v0x55d768d2ab90_0;
    %cmpi/e 41, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.44, 9;
    %load/vec4 v0x55d768d2a6b0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_5.46, 10;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_5.47, 10;
T_5.46 ; End of true expr.
    %pushi/vec4 12, 0, 4;
    %jmp/0 T_5.47, 10;
 ; End of false expr.
    %blend;
T_5.47;
    %jmp/1 T_5.45, 9;
T_5.44 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55d768d2a6b0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 4;
    %jmp/0 T_5.45, 9;
 ; End of false expr.
    %blend;
T_5.45;
    %jmp/0 T_5.43, 8;
 ; End of false expr.
    %blend;
T_5.43;
    %store/vec4 v0x55d768d29fd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a870_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d768d29c70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29e20_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d768d29ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d768d29d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d2a9e0_0, 0, 1;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55d768d2b720;
T_6 ;
    %wait E_0x55d768c01400;
    %load/vec4 v0x55d768d2bcb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55d768d2c470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55d768d2c160_0;
    %assign/vec4 v0x55d768d2bfa0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d768d2cde0;
T_7 ;
    %wait E_0x55d768c01400;
    %load/vec4 v0x55d768d2e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x55d768d2d100;
    %jmp t_2;
    .scope S_0x55d768d2d100;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d768d2d300_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x55d768d2d300_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55d768d2d300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d768d2dec0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55d768d2d300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55d768d2d300_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x55d768d2cde0;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55d768d2e8b0_0;
    %load/vec4 v0x55d768d2e950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55d768d2e6e0_0;
    %load/vec4 v0x55d768d2e950_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d768d2dec0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55d768d26f90;
T_8 ;
Ewait_1 .event/or E_0x55d768c3a670, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55d768d27300_0;
    %store/vec4 v0x55d768d28070_0, 0, 32;
    %load/vec4 v0x55d768d27400_0;
    %store/vec4 v0x55d768d28150_0, 0, 32;
    %load/vec4 v0x55d768d27300_0;
    %store/vec4 v0x55d768d28230_0, 0, 32;
    %load/vec4 v0x55d768d27400_0;
    %store/vec4 v0x55d768d28310_0, 0, 32;
    %load/vec4 v0x55d768d27e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x55d768d27300_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x55d768d27300_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x55d768d27910_0, 0, 32;
    %load/vec4 v0x55d768d27ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0x55d768d27400_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x55d768d27400_0;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0x55d768d279f0_0, 0, 32;
    %load/vec4 v0x55d768d28230_0;
    %pad/u 64;
    %load/vec4 v0x55d768d28310_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x55d768d27620_0, 0, 64;
    %load/vec4 v0x55d768d28230_0;
    %pad/u 64;
    %load/vec4 v0x55d768d28310_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55d768d27bb0_0, 0, 64;
    %load/vec4 v0x55d768d27910_0;
    %pad/u 64;
    %load/vec4 v0x55d768d279f0_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x55d768d27580_0, 0, 64;
    %load/vec4 v0x55d768d27910_0;
    %pad/u 64;
    %load/vec4 v0x55d768d279f0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55d768d27ad0_0, 0, 64;
    %load/vec4 v0x55d768d27e30_0;
    %load/vec4 v0x55d768d27ef0_0;
    %add;
    %store/vec4 v0x55d768d27fb0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55d768d26f90;
T_9 ;
    %wait E_0x55d768c01400;
    %load/vec4 v0x55d768d27d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d768d27750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d768d27830_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55d768d283f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55d768d27c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x55d768d27620_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55d768d27750_0, 0;
    %load/vec4 v0x55d768d27620_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55d768d27830_0, 0;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x55d768d27bb0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55d768d27750_0, 0;
    %load/vec4 v0x55d768d27bb0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55d768d27830_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x55d768d27fb0_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d768d27750_0, 4, 5;
    %load/vec4 v0x55d768d27580_0;
    %parti/s 31, 32, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d768d27750_0, 4, 5;
    %load/vec4 v0x55d768d27580_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55d768d27830_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x55d768d27fb0_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d768d27750_0, 4, 5;
    %load/vec4 v0x55d768d27ad0_0;
    %parti/s 31, 32, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d768d27750_0, 4, 5;
    %load/vec4 v0x55d768d27ad0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55d768d27830_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x55d768d27300_0;
    %assign/vec4 v0x55d768d27750_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x55d768d27300_0;
    %assign/vec4 v0x55d768d27830_0, 0;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x55d768d27750_0;
    %assign/vec4 v0x55d768d27750_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v0x55d768d27830_0;
    %assign/vec4 v0x55d768d27830_0, 0;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d768d26c50;
T_10 ;
Ewait_2 .event/or E_0x55d768c39f70, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55d768d28bc0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55d768d28a60_0;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55d768d28bc0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x55d768d28b20_0;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55d768d28770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.4 ;
    %load/vec4 v0x55d768d286b0_0;
    %load/vec4 v0x55d768d28810_0;
    %add;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.5 ;
    %load/vec4 v0x55d768d286b0_0;
    %load/vec4 v0x55d768d28810_0;
    %and;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.6 ;
    %load/vec4 v0x55d768d286b0_0;
    %load/vec4 v0x55d768d28810_0;
    %or;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.7 ;
    %load/vec4 v0x55d768d286b0_0;
    %load/vec4 v0x55d768d28810_0;
    %sub;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.8 ;
    %load/vec4 v0x55d768d286b0_0;
    %load/vec4 v0x55d768d28810_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.9 ;
    %load/vec4 v0x55d768d286b0_0;
    %load/vec4 v0x55d768d28810_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.10 ;
    %load/vec4 v0x55d768d28810_0;
    %ix/getv 4, v0x55d768d28e00_0;
    %shiftl 4;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.11 ;
    %load/vec4 v0x55d768d28810_0;
    %ix/getv 4, v0x55d768d286b0_0;
    %shiftl 4;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.12 ;
    %load/vec4 v0x55d768d28810_0;
    %ix/getv 4, v0x55d768d28e00_0;
    %shiftr 4;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.13 ;
    %load/vec4 v0x55d768d28810_0;
    %ix/getv 4, v0x55d768d286b0_0;
    %shiftr 4;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.14 ;
    %load/vec4 v0x55d768d28810_0;
    %ix/getv 4, v0x55d768d28e00_0;
    %shiftr/s 4;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.15 ;
    %load/vec4 v0x55d768d28810_0;
    %ix/getv 4, v0x55d768d286b0_0;
    %shiftr/s 4;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.16 ;
    %load/vec4 v0x55d768d286b0_0;
    %load/vec4 v0x55d768d28810_0;
    %xor;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.17 ;
    %load/vec4 v0x55d768d286b0_0;
    %load/vec4 v0x55d768d28810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.18 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d768d286b0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.19 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d768d286b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.20 ;
    %load/vec4 v0x55d768d286b0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.21 ;
    %load/vec4 v0x55d768d286b0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.22 ;
    %load/vec4 v0x55d768d286b0_0;
    %load/vec4 v0x55d768d28810_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x55d768d28d60_0, 0, 32;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55d768d290d0;
T_11 ;
Ewait_3 .event/or E_0x55d768c24610, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55d768d292d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d768d295b0_0, 0, 3;
    %jmp T_11.16;
T_11.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.16;
T_11.1 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.16;
T_11.2 ;
    %load/vec4 v0x55d768d293d0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.27, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %jmp T_11.30;
T_11.17 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.30;
T_11.18 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.30;
T_11.19 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.30;
T_11.20 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.30;
T_11.21 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.30;
T_11.22 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.30;
T_11.23 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.30;
T_11.24 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.30;
T_11.25 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.30;
T_11.26 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.30;
T_11.27 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.30;
T_11.28 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.30;
T_11.29 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.30;
T_11.30 ;
    %pop/vec4 1;
    %jmp T_11.16;
T_11.3 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.16;
T_11.4 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.16;
T_11.5 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.16;
T_11.6 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.16;
T_11.7 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.16;
T_11.8 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.16;
T_11.9 ;
    %load/vec4 v0x55d768d293d0_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_11.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_11.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_11.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_11.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_11.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_11.36, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_11.37, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_11.38, 6;
    %jmp T_11.39;
T_11.31 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55d768d295b0_0, 0, 3;
    %jmp T_11.39;
T_11.32 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d768d295b0_0, 0, 3;
    %jmp T_11.39;
T_11.33 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d768d295b0_0, 0, 3;
    %jmp T_11.39;
T_11.34 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d768d295b0_0, 0, 3;
    %jmp T_11.39;
T_11.35 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55d768d295b0_0, 0, 3;
    %jmp T_11.39;
T_11.36 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55d768d295b0_0, 0, 3;
    %jmp T_11.39;
T_11.37 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55d768d295b0_0, 0, 3;
    %jmp T_11.39;
T_11.38 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55d768d295b0_0, 0, 3;
    %jmp T_11.39;
T_11.39 ;
    %pop/vec4 1;
    %jmp T_11.16;
T_11.10 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.16;
T_11.11 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.16;
T_11.12 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.16;
T_11.13 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.16;
T_11.14 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55d768d294b0_0, 0, 5;
    %jmp T_11.16;
T_11.16 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d768d26920;
T_12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d768d33ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d30e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d31ce0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x55d768d26920;
T_13 ;
    %wait E_0x55d768c01400;
    %load/vec4 v0x55d768d33cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d768d33ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d768d30e50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55d768d32b30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d768d33ef0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d768d33ef0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d768d33fb0_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d768d33ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d768d30e50_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55d768d34270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x55d768d33ef0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55d768d33ef0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d768d33fb0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.6, 9;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d768d33ef0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x55d768d33ef0_0;
    %nor/r;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %load/vec4 v0x55d768d33ef0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55d768d33ef0_0, 0;
T_13.8 ;
T_13.7 ;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55d768d26920;
T_14 ;
    %wait E_0x55d768c01400;
    %load/vec4 v0x55d768d32190_0;
    %assign/vec4 v0x55d768d31fe0_0, 0;
    %load/vec4 v0x55d768d32e30_0;
    %assign/vec4 v0x55d768d32fd0_0, 0;
    %load/vec4 v0x55d768d32f00_0;
    %assign/vec4 v0x55d768d33070_0, 0;
    %load/vec4 v0x55d768d31d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55d768d31700_0;
    %load/vec4 v0x55d768d32d90_0;
    %and;
    %load/vec4 v0x55d768d31c10_0;
    %or;
    %assign/vec4 v0x55d768d31ce0_0, 0;
T_14.0 ;
    %load/vec4 v0x55d768d31700_0;
    %load/vec4 v0x55d768d32d90_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d768d31c10_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.2, 9;
    %load/vec4 v0x55d768d31910_0;
    %assign/vec4 v0x55d768d31e50_0, 0;
T_14.2 ;
    %load/vec4 v0x55d768d313e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x55d768d311c0_0;
    %assign/vec4 v0x55d768d310e0_0, 0;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55d768cd8310;
T_15 ;
    %vpi_func 3 53 "$fopen" 32, "./result.txt", "w" {0 0 0};
    %cast2;
    %store/vec4 v0x55d768d35420_0, 0, 32;
    %vpi_call/w 3 54 "$dumpfile", "mips_cpu_bus_tb.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d768cd8310 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d768d34770_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x55d768d34770_0;
    %nor/r;
    %store/vec4 v0x55d768d34770_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55d768d34770_0;
    %nor/r;
    %store/vec4 v0x55d768d34770_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 65 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x55d768d0d0e0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x55d768cd8310;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d768d35380_0, 0;
    %wait E_0x55d768c01400;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d768d35380_0, 0;
    %wait E_0x55d768c01400;
    %vpi_call/w 3 76 "$display", "address = %h", v0x55d768d34810_0 {0 0 0};
    %load/vec4 v0x55d768d345c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %jmp T_16.1;
T_16.0 ;
    %vpi_call/w 3 78 "$display", "TB: CPU did not set active=1 after reset." {0 0 0};
T_16.1 ;
T_16.2 ;
    %wait E_0x55d768c01400;
    %load/vec4 v0x55d768d345c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.3, 8;
    %delay 20, 0;
    %vpi_call/w 3 84 "$display", "CPU HALUTED, register_v0 = %d", v0x55d768d352c0_0 {0 0 0};
    %vpi_call/w 3 85 "$fwrite", v0x55d768d35420_0, v0x55d768d352c0_0 {0 0 0};
    %vpi_call/w 3 86 "$fclose", v0x55d768d35420_0 {0 0 0};
    %vpi_call/w 3 89 "$finish" {0 0 0};
T_16.3 ;
    %jmp T_16.2;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_bus_tb.v";
    "mips_cpu_avalon_RAM.v";
    "../../rtl/mips_cpu_bus.v";
    "../../rtl/mips_cpu_alu.v";
    "../../rtl/mips_cpu_alu_mult_div.v";
    "../../rtl/mips_cpu_alu_control.v";
    "../../rtl/mips_cpu_controller.v";
    "../../rtl/mips_cpu_instruction_reg.v";
    "../../rtl/mips_cpu_pc.v";
    "../../rtl/mips_cpu_register_file.v";
