// Seed: 243890037
module module_0;
  wire id_1;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    input tri id_10,
    input wand id_11,
    output wire id_12,
    input wor id_13,
    output supply0 id_14
);
  always_latch @(negedge -1)
    if ({1, ""}) begin : LABEL_0
      id_0 <= id_13 == id_5;
    end
  module_0 modCall_1 ();
endmodule
