<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/os_cpu/windows_x86/orderAccess_windows_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="atomic_windows_x86.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="os_windows_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/os_cpu/windows_x86/orderAccess_windows_x86.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 22  *
 23  */
 24 
 25 #ifndef OS_CPU_WINDOWS_X86_ORDERACCESS_WINDOWS_X86_HPP
 26 #define OS_CPU_WINDOWS_X86_ORDERACCESS_WINDOWS_X86_HPP
 27 
 28 // Included in orderAccess.hpp header file.
 29 
 30 #include &lt;intrin.h&gt;
 31 
 32 // Compiler version last used for testing: Microsoft Visual Studio 2010
 33 // Please update this information when this file changes
 34 
 35 // Implementation of class OrderAccess.
 36 
 37 // A compiler barrier, forcing the C++ compiler to invalidate all memory assumptions
 38 inline void compiler_barrier() {
 39   _ReadWriteBarrier();
 40 }
 41 
<span class="line-removed"> 42 // Note that in MSVC, volatile memory accesses are explicitly</span>
<span class="line-removed"> 43 // guaranteed to have acquire release semantics (w.r.t. compiler</span>
<span class="line-removed"> 44 // reordering) and therefore does not even need a compiler barrier</span>
<span class="line-removed"> 45 // for normal acquire release accesses. And all generalized</span>
<span class="line-removed"> 46 // bound calls like release_store go through OrderAccess::load</span>
<span class="line-removed"> 47 // and OrderAccess::store which do volatile memory accesses.</span>
<span class="line-removed"> 48 template&lt;&gt; inline void ScopedFence&lt;X_ACQUIRE&gt;::postfix()       { }</span>
<span class="line-removed"> 49 template&lt;&gt; inline void ScopedFence&lt;RELEASE_X&gt;::prefix()        { }</span>
<span class="line-removed"> 50 template&lt;&gt; inline void ScopedFence&lt;RELEASE_X_FENCE&gt;::prefix()  { }</span>
<span class="line-removed"> 51 template&lt;&gt; inline void ScopedFence&lt;RELEASE_X_FENCE&gt;::postfix() { OrderAccess::fence(); }</span>
<span class="line-removed"> 52 </span>
 53 inline void OrderAccess::loadload()   { compiler_barrier(); }
 54 inline void OrderAccess::storestore() { compiler_barrier(); }
 55 inline void OrderAccess::loadstore()  { compiler_barrier(); }
 56 inline void OrderAccess::storeload()  { fence(); }
 57 
 58 inline void OrderAccess::acquire()    { compiler_barrier(); }
 59 inline void OrderAccess::release()    { compiler_barrier(); }
 60 
 61 inline void OrderAccess::fence() {
 62 #ifdef AMD64
 63   StubRoutines_fence();
 64 #else
 65   __asm {
 66     lock add dword ptr [esp], 0;
 67   }
 68 #endif // AMD64
 69   compiler_barrier();
 70 }
 71 
<span class="line-modified"> 72 #ifndef AMD64</span>
<span class="line-modified"> 73 template&lt;&gt;</span>
<span class="line-modified"> 74 struct OrderAccess::PlatformOrderedStore&lt;1, RELEASE_X_FENCE&gt;</span>
<span class="line-modified"> 75 {</span>
<span class="line-removed"> 76   template &lt;typename T&gt;</span>
<span class="line-removed"> 77   void operator()(T v, volatile T* p) const {</span>
<span class="line-removed"> 78     __asm {</span>
<span class="line-removed"> 79       mov edx, p;</span>
<span class="line-removed"> 80       mov al, v;</span>
<span class="line-removed"> 81       xchg al, byte ptr [edx];</span>
<span class="line-removed"> 82     }</span>
<span class="line-removed"> 83   }</span>
<span class="line-removed"> 84 };</span>
<span class="line-removed"> 85 </span>
<span class="line-removed"> 86 template&lt;&gt;</span>
<span class="line-removed"> 87 struct OrderAccess::PlatformOrderedStore&lt;2, RELEASE_X_FENCE&gt;</span>
<span class="line-removed"> 88 {</span>
<span class="line-removed"> 89   template &lt;typename T&gt;</span>
<span class="line-removed"> 90   void operator()(T v, volatile T* p) const {</span>
<span class="line-removed"> 91     __asm {</span>
<span class="line-removed"> 92       mov edx, p;</span>
<span class="line-removed"> 93       mov ax, v;</span>
<span class="line-removed"> 94       xchg ax, word ptr [edx];</span>
<span class="line-removed"> 95     }</span>
<span class="line-removed"> 96   }</span>
<span class="line-removed"> 97 };</span>
<span class="line-removed"> 98 </span>
<span class="line-removed"> 99 template&lt;&gt;</span>
<span class="line-removed">100 struct OrderAccess::PlatformOrderedStore&lt;4, RELEASE_X_FENCE&gt;</span>
<span class="line-removed">101 {</span>
<span class="line-removed">102   template &lt;typename T&gt;</span>
<span class="line-removed">103   void operator()(T v, volatile T* p) const {</span>
<span class="line-removed">104     __asm {</span>
<span class="line-removed">105       mov edx, p;</span>
<span class="line-removed">106       mov eax, v;</span>
<span class="line-removed">107       xchg eax, dword ptr [edx];</span>
<span class="line-removed">108     }</span>
<span class="line-removed">109   }</span>
<span class="line-removed">110 };</span>
<span class="line-removed">111 #endif // AMD64</span>
112 
113 #endif // OS_CPU_WINDOWS_X86_ORDERACCESS_WINDOWS_X86_HPP
</pre>
</td>
<td>
<hr />
<pre>
 22  *
 23  */
 24 
 25 #ifndef OS_CPU_WINDOWS_X86_ORDERACCESS_WINDOWS_X86_HPP
 26 #define OS_CPU_WINDOWS_X86_ORDERACCESS_WINDOWS_X86_HPP
 27 
 28 // Included in orderAccess.hpp header file.
 29 
 30 #include &lt;intrin.h&gt;
 31 
 32 // Compiler version last used for testing: Microsoft Visual Studio 2010
 33 // Please update this information when this file changes
 34 
 35 // Implementation of class OrderAccess.
 36 
 37 // A compiler barrier, forcing the C++ compiler to invalidate all memory assumptions
 38 inline void compiler_barrier() {
 39   _ReadWriteBarrier();
 40 }
 41 











 42 inline void OrderAccess::loadload()   { compiler_barrier(); }
 43 inline void OrderAccess::storestore() { compiler_barrier(); }
 44 inline void OrderAccess::loadstore()  { compiler_barrier(); }
 45 inline void OrderAccess::storeload()  { fence(); }
 46 
 47 inline void OrderAccess::acquire()    { compiler_barrier(); }
 48 inline void OrderAccess::release()    { compiler_barrier(); }
 49 
 50 inline void OrderAccess::fence() {
 51 #ifdef AMD64
 52   StubRoutines_fence();
 53 #else
 54   __asm {
 55     lock add dword ptr [esp], 0;
 56   }
 57 #endif // AMD64
 58   compiler_barrier();
 59 }
 60 
<span class="line-modified"> 61 inline void OrderAccess::cross_modify_fence() {</span>
<span class="line-modified"> 62   int regs[4];</span>
<span class="line-modified"> 63   __cpuid(regs, 0);</span>
<span class="line-modified"> 64 }</span>




































 65 
 66 #endif // OS_CPU_WINDOWS_X86_ORDERACCESS_WINDOWS_X86_HPP
</pre>
</td>
</tr>
</table>
<center><a href="atomic_windows_x86.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="os_windows_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>