// Seed: 3133909851
module module_0 (
    output wand id_0,
    output supply0 id_1,
    output supply0 id_2,
    output wand id_3,
    output tri0 id_4,
    input wor id_5,
    output wire id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output tri1 id_11,
    output tri id_12,
    output wor id_13,
    input uwire id_14,
    input tri id_15,
    output tri id_16,
    output tri0 id_17,
    output wand id_18,
    input uwire id_19,
    input uwire id_20,
    input supply0 id_21,
    input supply1 id_22,
    output tri id_23,
    input tri id_24,
    input supply0 id_25,
    input wand id_26,
    output supply1 id_27,
    input tri1 id_28,
    input uwire id_29,
    output uwire id_30,
    input tri0 id_31,
    input supply1 id_32,
    output wire id_33
);
  assign id_18 = id_14;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input supply1 id_2,
    input uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    output tri1 id_6
);
  always_ff @(negedge id_0) id_1 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_6,
      id_0,
      id_6,
      id_0,
      id_2,
      id_5,
      id_6,
      id_4,
      id_6,
      id_6,
      id_2,
      id_5,
      id_6,
      id_6,
      id_4,
      id_3,
      id_3,
      id_3,
      id_2,
      id_4,
      id_2,
      id_3,
      id_5,
      id_4,
      id_5,
      id_3,
      id_6,
      id_0,
      id_0,
      id_6
  );
  assign modCall_1.id_13 = 0;
endmodule
