#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue May 10 18:25:13 2022
# Process ID: 13584
# Log file: D:/zuchengyuanli/jicunqidui/planAhead_run_2/planAhead.log
# Journal file: D:/zuchengyuanli/jicunqidui/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ise/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/zuchengyuanli/jicunqidui/pa.fromHdl.tcl
# create_project -name jicunqidui -dir "D:/zuchengyuanli/jicunqidui/planAhead_run_2" -part xc7a100tfgg484-2L
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "jicunqidui.ucf" [current_fileset -constrset]
Adding file 'D:/zuchengyuanli/jicunqidui/jicunqidui.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {jicunqidui.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top jicunqidui $srcset
# add_files [list {jicunqidui.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tfgg484-2L
Using Verific elaboration
Parsing VHDL file "D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/zuchengyuanli/jicunqidui/jicunqidui.v" into library work
Loading clock regions from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/fgg484/Package.xml
Loading io standards from D:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : D:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [D:/zuchengyuanli/jicunqidui/jicunqidui.ucf]
Finished Parsing UCF File [D:/zuchengyuanli/jicunqidui/jicunqidui.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 694b8986
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 869.871 ; gain = 355.551
update_compile_order -fileset sim_1
startgroup
set_property package_pin R4 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  reset]]
startgroup
set_property package_pin T3 [get_ports {data[31]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {data[30]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {data[29]}]
endgroup
startgroup
set_property package_pin V3 [get_ports {data[28]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {data[27]}]
endgroup
startgroup
set_property package_pin W4 [get_ports {data[26]}]
endgroup
startgroup
set_property package_pin Y4 [get_ports {data[25]}]
endgroup
startgroup
set_property package_pin Y6 [get_ports {data[24]}]
endgroup
startgroup
set_property package_pin W7 [get_ports {data[23]}]
endgroup
startgroup
set_property package_pin Y8 [get_ports {data[22]}]
endgroup
startgroup
set_property package_pin Y7 [get_ports {data[21]}]
endgroup
startgroup
set_property package_pin T1 [get_ports {data[20]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {data[19]}]
endgroup
startgroup
set_property package_pin U2 [get_ports {data[18]}]
endgroup
startgroup
set_property package_pin W1 [get_ports {data[17]}]
endgroup
startgroup
set_property package_pin W2 [get_ports {data[16]}]
endgroup
startgroup
set_property package_pin Y1 [get_ports {data[15]}]
endgroup
startgroup
set_property package_pin AA1 [get_ports {data[14]}]
endgroup
startgroup
set_property package_pin V2 [get_ports {data[13]}]
endgroup
startgroup
set_property package_pin Y2 [get_ports {data[12]}]
endgroup
startgroup
set_property package_pin AB1 [get_ports {data[11]}]
endgroup
startgroup
set_property package_pin AB2 [get_ports {data[10]}]
endgroup
startgroup
set_property package_pin AB3 [get_ports {data[9]}]
endgroup
startgroup
set_property package_pin AB5 [get_ports {data[8]}]
endgroup
startgroup
set_property package_pin AA6 [get_ports {data[7]}]
endgroup
startgroup
set_property package_pin R2 [get_ports {data[6]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {data[5]}]
endgroup
startgroup
set_property package_pin T6 [get_ports {data[4]}]
endgroup
startgroup
set_property package_pin R6 [get_ports {data[3]}]
endgroup
startgroup
set_property package_pin U7 [get_ports {data[2]}]
endgroup
set_property package_pin "" [get_ports [list  {data[0]}]]
startgroup
set_property package_pin AB7 [get_ports {data[1]}]
endgroup
startgroup
set_property package_pin AB8 [get_ports {data[0]}]
endgroup
startgroup
set_property package_pin AA4 [get_ports reset]
endgroup
startgroup
set_property package_pin AB6 [get_ports sw_ab]
endgroup
startgroup
set_property package_pin T5 [get_ports sw_data_add]
endgroup
startgroup
set_property package_pin R1 [get_ports {led[31]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {led[30]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {led[29]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {led[28]}]
endgroup
startgroup
set_property package_pin M1 [get_ports {led[27]}]
endgroup
startgroup
set_property package_pin M2 [get_ports {led[26]}]
endgroup
startgroup
set_property package_pin L1 [get_ports {led[25]}]
endgroup
startgroup
set_property package_pin J2 [get_ports {led[24]}]
endgroup
startgroup
set_property package_pin G1 [get_ports {led[23]}]
endgroup
startgroup
set_property package_pin E1 [get_ports {led[22]}]
endgroup
startgroup
set_property package_pin D2 [get_ports {led[21]}]
endgroup
startgroup
set_property package_pin A1 [get_ports {led[20]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {led[19]}]
endgroup
startgroup
set_property package_pin G3 [get_ports {led[18]}]
endgroup
startgroup
set_property package_pin K4 [get_ports {led[17]}]
endgroup
startgroup
set_property package_pin G4 [get_ports {led[16]}]
endgroup
startgroup
set_property package_pin K1 [get_ports {led[15]}]
endgroup
startgroup
set_property package_pin J1 [get_ports {led[14]}]
endgroup
startgroup
set_property package_pin H2 [get_ports {led[13]}]
endgroup
startgroup
set_property package_pin G2 [get_ports {led[12]}]
endgroup
startgroup
set_property package_pin F1 [get_ports {led[11]}]
endgroup
startgroup
set_property package_pin E2 [get_ports {led[10]}]
endgroup
startgroup
set_property package_pin D1 [get_ports {led[9]}]
endgroup
startgroup
set_property package_pin B1 [get_ports {led[8]}]
endgroup
startgroup
set_property package_pin B2 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin N3 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin M3 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin K3 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin H3 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin L4 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin J4 [get_ports {led[0]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/zuchengyuanli/jicunqidui\planAhead_pid13584.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue May 10 18:31:55 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
