"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/switch_core_top_v1_0_5
"C:\Program Files\ModelSim\win64/vmap" switch_core_top_v1_0_5 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/switch_core_top_v1_0_5
"C:\Program Files\ModelSim\win64/vlog"  -64 -L switch_core_top_v1_0_5 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -work switch_core_top_v1_0_5 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/switch_core_top_v1_0_5/.cxl.systemverilog.switch_core_top_v1_0_5.switch_core_top_v1_0_5.nt64.cmf
