
*** Running vivado
    with args -log axi_uartlite_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_uartlite_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/Vivado/2017.1/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/Vivado/2017.1/scripts/init.tcl'
source axi_uartlite_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1156.828 ; gain = 52.996 ; free physical = 8086 ; free virtual = 12005
INFO: [Synth 8-638] synthesizing module 'axi_uartlite_0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/synth/axi_uartlite_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
INFO: [Synth 8-638] synthesizing module 'baudrate' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (1#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (3#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (4#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (5#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (6#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (7#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (8#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (8#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (9#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (10#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (11#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (11#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (11#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (11#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (12#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (13#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (14#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (15#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite_0' (16#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/ip/axi_uartlite_0/synth/axi_uartlite_0.vhd:86]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1199.328 ; gain = 95.496 ; free physical = 8083 ; free virtual = 12004
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1199.328 ; gain = 95.496 ; free physical = 8084 ; free virtual = 12005
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1562.926 ; gain = 0.000 ; free physical = 7807 ; free virtual = 11764
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7888 ; free virtual = 11846
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7888 ; free virtual = 11846
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7890 ; free virtual = 11848
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7882 ; free virtual = 11840
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7870 ; free virtual = 11829
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7709 ; free virtual = 11676
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7704 ; free virtual = 11671
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7704 ; free virtual = 11671
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7704 ; free virtual = 11671
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7704 ; free virtual = 11671
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7704 ; free virtual = 11671
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7704 ; free virtual = 11671
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7704 ; free virtual = 11671
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7704 ; free virtual = 11671

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     2|
|2     |LUT2   |     9|
|3     |LUT3   |    22|
|4     |LUT4   |    13|
|5     |LUT5   |    43|
|6     |LUT6   |    17|
|7     |SRL16E |    18|
|8     |FDR    |     4|
|9     |FDRE   |    70|
|10    |FDSE   |    16|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.926 ; gain = 459.094 ; free physical = 7704 ; free virtual = 11671
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1562.926 ; gain = 471.680 ; free physical = 7759 ; free virtual = 11726
