--------------- Build Started: 10/09/2019 22:14:37 Project: GS_9Chip_PSoC, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\HPz420\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\HPz420\Documents\GitHub\Retro-Computers\Z80\PSOC\PSOC_Design_Files\GS_9_Chip_PSoC\GS_9Chip_PSoC.cydsn\GS_9Chip_PSoC.cyprj -d CY8C5267AXI-LP051 -s C:\Users\HPz420\Documents\GitHub\Retro-Computers\Z80\PSOC\PSOC_Design_Files\GS_9_Chip_PSoC\GS_9Chip_PSoC.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: M1_n(0)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
arm-none-eabi-gcc.exe -mcpu=cortex-m3 -mthumb -I. -IGenerated_Source\PSoC5 -Wa,-alh=.\CortexM3\ARM_GCC_541\Debug/monitor_rom.lst -g -D DEBUG -Wall -ffunction-sections -ffat-lto-objects -Og -c monitor_rom.c -o .\CortexM3\ARM_GCC_541\Debug\monitor_rom.o
arm-none-eabi-gcc.exe -mcpu=cortex-m3 -mthumb -I. -IGenerated_Source\PSoC5 -Wa,-alh=.\CortexM3\ARM_GCC_541\Debug/basic_rom.lst -g -D DEBUG -Wall -ffunction-sections -ffat-lto-objects -Og -c basic_rom.c -o .\CortexM3\ARM_GCC_541\Debug\basic_rom.o
arm-none-eabi-ar.exe -rs .\CortexM3\ARM_GCC_541\Debug\GS_9Chip_PSoC.a .\CortexM3\ARM_GCC_541\Debug\Clock_1.o .\CortexM3\ARM_GCC_541\Debug\CyDmac.o .\CortexM3\ARM_GCC_541\Debug\CyFlash.o .\CortexM3\ARM_GCC_541\Debug\CyLib.o .\CortexM3\ARM_GCC_541\Debug\cyPm.o .\CortexM3\ARM_GCC_541\Debug\CySpc.o .\CortexM3\ARM_GCC_541\Debug\cyutils.o .\CortexM3\ARM_GCC_541\Debug\cy_em_eeprom.o .\CortexM3\ARM_GCC_541\Debug\CLK_5.o .\CortexM3\ARM_GCC_541\Debug\CRESET_n.o .\CortexM3\ARM_GCC_541\Debug\WRESET_n.o .\CortexM3\ARM_GCC_541\Debug\CPU_A6.o .\CortexM3\ARM_GCC_541\Debug\CPU_A5.o .\CortexM3\ARM_GCC_541\Debug\CPU_A4.o .\CortexM3\ARM_GCC_541\Debug\CPU_A3.o .\CortexM3\ARM_GCC_541\Debug\CPU_A7.o .\CortexM3\ARM_GCC_541\Debug\IORQ_n.o .\CortexM3\ARM_GCC_541\Debug\SIOCS_n.o .\CortexM3\ARM_GCC_541\Debug\IOCS_n.o .\CortexM3\ARM_GCC_541\Debug\CPU_A15.o .\CortexM3\ARM_GCC_541\Debug\CPU_A14.o .\CortexM3\ARM_GCC_541\Debug\MREQ_n.o .\CortexM3\ARM_GCC_541\Debug\EEPCS_n.o .\CortexM3\ARM_GCC_541\Debug\SRAMCS2_n.o .\CortexM3\ARM_GCC_541\Debug\SRAMCS1_n.o .\CortexM3\ARM_GCC_541\Debug\MAIN_CLK.o .\CortexM3\ARM_GCC_541\Debug\CPU_CLK.o .\CortexM3\ARM_GCC_541\Debug\RESET_CTRL_REG.o .\CortexM3\ARM_GCC_541\Debug\RESET_CTRL_REG_PM.o .\CortexM3\ARM_GCC_541\Debug\CPUWR_n.o .\CortexM3\ARM_GCC_541\Debug\M1_n.o .\CortexM3\ARM_GCC_541\Debug\CyBootAsmGnu.o
arm-none-eabi-ar.exe: creating .\CortexM3\ARM_GCC_541\Debug\GS_9Chip_PSoC.a
arm-none-eabi-gcc.exe -Wl,--start-group -o C:\Users\HPz420\Documents\GitHub\Retro-Computers\Z80\PSOC\PSOC_Design_Files\GS_9_Chip_PSoC\GS_9Chip_PSoC.cydsn\CortexM3\ARM_GCC_541\Debug\GS_9Chip_PSoC.elf .\CortexM3\ARM_GCC_541\Debug\main.o .\CortexM3\ARM_GCC_541\Debug\monitor_rom.o .\CortexM3\ARM_GCC_541\Debug\basic_rom.o .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o .\CortexM3\ARM_GCC_541\Debug\cymetadata.o .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o .\CortexM3\ARM_GCC_541\Debug\GS_9Chip_PSoC.a "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM3\ARM_GCC_541\Debug\CyComponentLibrary.a" -mcpu=cortex-m3 -mthumb -L Generated_Source\PSoC5 -Wl,-Map,.\CortexM3\ARM_GCC_541\Debug/GS_9Chip_PSoC.map -T Generated_Source\PSoC5\cm3gcc.ld -specs=nano.specs -Wl,--gc-sections -g -ffunction-sections -Og -ffat-lto-objects -Wl,--end-group
cyelftool.exe -C C:\Users\HPz420\Documents\GitHub\Retro-Computers\Z80\PSOC\PSOC_Design_Files\GS_9_Chip_PSoC\GS_9Chip_PSoC.cydsn\CortexM3\ARM_GCC_541\Debug\GS_9Chip_PSoC.elf --flash_row_size 256 --flash_size 131072 --flash_offset 0x00000000
No ELF section .cychecksum found, creating one
Application checksum calculated and stored in ELF section .cychecksum
Checksum calculated and stored in ELF section .cymeta
cyelftool.exe -S C:\Users\HPz420\Documents\GitHub\Retro-Computers\Z80\PSOC\PSOC_Design_Files\GS_9_Chip_PSoC\GS_9Chip_PSoC.cydsn\CortexM3\ARM_GCC_541\Debug\GS_9Chip_PSoC.elf
Flash used: 1430 of 131072 bytes (1.1%).
SRAM used: 2505 of 32768 bytes (7.6%). Stack: 2048 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 10/09/2019 22:14:53 ---------------
