 
****************************************
Report : qor
Design : aes_cipher_top
Version: W-2024.09-SP2
Date   : Tue May  6 09:21:06 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          2.47
  Critical Path Slack:           7.25
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.13
  Total Hold Violation:        -32.32
  No. of Hold Violations:      390.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         22
  Hierarchical Port Count:        615
  Leaf Cell Count:              10619
  Buf/Inv Cell Count:            1008
  Buf Cell Count:                  39
  Inv Cell Count:                 969
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     10089
  Sequential Cell Count:          530
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    23382.264591
  Noncombinational Area:  3504.645875
  Buf/Inv Area:           1378.477053
  Total Buffer Area:            79.29
  Total Inverter Area:        1299.18
  Macro/Black Box Area:      0.000000
  Net Area:               8382.093306
  Net XLength        :      114662.87
  Net YLength        :      129588.28
  -----------------------------------
  Cell Area:             26886.910466
  Design Area:           35269.003772
  Net Length        :       244251.16


  Design Rules
  -----------------------------------
  Total Number of Nets:         10889
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               10.58
  -----------------------------------------
  Overall Compile Time:               10.82
  Overall Compile Wall Clock Time:    11.05

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.13  TNS: 32.32  Number of Violating Paths: 390

  --------------------------------------------------------------------


1
