#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f0583da7950 .scope module, "tb_lcd_controller" "tb_lcd_controller" 2 3;
 .timescale -9 -12;
v0x5f0583dc6670_0 .var "aresetn", 0 0;
v0x5f0583dc6730_0 .var "clk", 0 0;
v0x5f0583dc67d0_0 .var "i_start", 0 0;
v0x5f0583dc6870_0 .net "o_blue", 7 0, L_0x5f0583dc7070;  1 drivers
v0x5f0583dc6910_0 .net "o_data_en", 0 0, L_0x5f0583dc6e20;  1 drivers
L_0x725c021360f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0583dc69b0_0 .net "o_green", 7 0, L_0x725c021360f0;  1 drivers
L_0x725c021360a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0583dc6a80_0 .net "o_red", 7 0, L_0x725c021360a8;  1 drivers
E_0x5f0583d9c870 .event posedge, v0x5f0583dc5d30_0;
S_0x5f0583da7ae0 .scope module, "dut" "lcd_controller" 2 35, 3 2 0, S_0x5f0583da7950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "aresetn";
    .port_info 2 /INPUT 1 "i_start";
    .port_info 3 /OUTPUT 1 "o_data_en";
    .port_info 4 /OUTPUT 8 "o_red";
    .port_info 5 /OUTPUT 8 "o_green";
    .port_info 6 /OUTPUT 8 "o_blue";
P_0x5f0583d60cf0 .param/l "CTRL_DATA" 0 3 24, C4<10>;
P_0x5f0583d60d30 .param/l "CTRL_VBP" 0 3 23, C4<01>;
P_0x5f0583d60d70 .param/l "CTRL_VFP" 0 3 25, C4<11>;
P_0x5f0583d60db0 .param/l "HORIZONTAL_BACK_PORCH" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x5f0583d60df0 .param/l "HORIZONTAL_DATA_WIDTH" 0 3 9, +C4<00000000000000000000000000010100>;
P_0x5f0583d60e30 .param/l "HORIZONTAL_FRONT_PORCH" 0 3 4, +C4<00000000000000000000000000010100>;
P_0x5f0583d60e70 .param/l "IDLE" 0 3 21, +C4<00000000000000000000000000000000>;
P_0x5f0583d60eb0 .param/l "LINE_DATA" 0 3 29, C4<10>;
P_0x5f0583d60ef0 .param/l "LINE_HBP" 0 3 28, C4<01>;
P_0x5f0583d60f30 .param/l "LINE_HFP" 0 3 30, C4<11>;
P_0x5f0583d60f70 .param/l "VERTICAL_BACK_PORCH" 0 3 6, +C4<00000000000000000000000000001010>;
P_0x5f0583d60fb0 .param/l "VERTICAL_DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000010100>;
P_0x5f0583d60ff0 .param/l "VERTICAL_FRONT_PORCH" 0 3 7, +C4<00000000000000000000000000010100>;
L_0x5f0583dc6e20 .functor AND 1, L_0x5f0583dc6b80, L_0x5f0583dc6cd0, C4<1>, C4<1>;
L_0x725c02136018 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5f0583d61580_0 .net/2u *"_ivl_0", 1 0, L_0x725c02136018;  1 drivers
L_0x725c02136138 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5f0583d9bbd0_0 .net/2u *"_ivl_14", 7 0, L_0x725c02136138;  1 drivers
L_0x725c02136180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0583d9bd50_0 .net/2u *"_ivl_16", 7 0, L_0x725c02136180;  1 drivers
v0x5f0583d61720_0 .net *"_ivl_2", 0 0, L_0x5f0583dc6b80;  1 drivers
L_0x725c02136060 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5f0583d9b400_0 .net/2u *"_ivl_4", 1 0, L_0x725c02136060;  1 drivers
v0x5f0583dc5bb0_0 .net *"_ivl_6", 0 0, L_0x5f0583dc6cd0;  1 drivers
v0x5f0583dc5c70_0 .net "aresetn", 0 0, v0x5f0583dc6670_0;  1 drivers
v0x5f0583dc5d30_0 .net "clk", 0 0, v0x5f0583dc6730_0;  1 drivers
v0x5f0583dc5df0_0 .var "controller_state", 1 0;
v0x5f0583dc5ed0_0 .net "i_start", 0 0, v0x5f0583dc67d0_0;  1 drivers
v0x5f0583dc5f90_0 .var "line_count", 8 0;
v0x5f0583dc6070_0 .var "line_state", 1 0;
v0x5f0583dc6150_0 .net "o_blue", 7 0, L_0x5f0583dc7070;  alias, 1 drivers
v0x5f0583dc6230_0 .net "o_data_en", 0 0, L_0x5f0583dc6e20;  alias, 1 drivers
v0x5f0583dc62f0_0 .net "o_green", 7 0, L_0x725c021360f0;  alias, 1 drivers
v0x5f0583dc63d0_0 .net "o_red", 7 0, L_0x725c021360a8;  alias, 1 drivers
v0x5f0583dc64b0_0 .var "px_count", 9 0;
E_0x5f0583d849b0 .event negedge, v0x5f0583dc5d30_0;
L_0x5f0583dc6b80 .cmp/eq 2, v0x5f0583dc5df0_0, L_0x725c02136018;
L_0x5f0583dc6cd0 .cmp/eq 2, v0x5f0583dc6070_0, L_0x725c02136060;
L_0x5f0583dc7070 .functor MUXZ 8, L_0x725c02136180, L_0x725c02136138, L_0x5f0583dc6e20, C4<>;
    .scope S_0x5f0583da7ae0;
T_0 ;
    %wait E_0x5f0583d849b0;
    %load/vec4 v0x5f0583dc5c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f0583dc5df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f0583dc6070_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5f0583dc64b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5f0583dc5f90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5f0583dc5df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5f0583dc5ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5f0583dc5df0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5f0583dc6070_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5f0583dc64b0_0, 0;
T_0.4 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5f0583dc6070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5f0583dc6070_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5f0583dc64b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5f0583dc5f90_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x5f0583dc64b0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.11, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5f0583dc6070_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5f0583dc64b0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x5f0583dc64b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5f0583dc64b0_0, 0;
T_0.12 ;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x5f0583dc64b0_0;
    %pad/u 32;
    %cmpi/u 19, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.13, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5f0583dc6070_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5f0583dc64b0_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x5f0583dc64b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5f0583dc64b0_0, 0;
T_0.14 ;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x5f0583dc64b0_0;
    %pad/u 32;
    %cmpi/u 19, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.15, 5;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5f0583dc64b0_0, 0;
    %load/vec4 v0x5f0583dc5df0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %jmp T_0.20;
T_0.17 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5f0583dc6070_0, 0;
    %load/vec4 v0x5f0583dc5f90_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5f0583dc5f90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5f0583dc5df0_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x5f0583dc5f90_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5f0583dc5f90_0, 0;
T_0.22 ;
    %jmp T_0.20;
T_0.18 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5f0583dc6070_0, 0;
    %load/vec4 v0x5f0583dc5f90_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_0.23, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5f0583dc5f90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5f0583dc5df0_0, 0;
    %jmp T_0.24;
T_0.23 ;
    %load/vec4 v0x5f0583dc5f90_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5f0583dc5f90_0, 0;
T_0.24 ;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v0x5f0583dc5f90_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_0.25, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5f0583dc5f90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f0583dc5df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f0583dc6070_0, 0;
    %jmp T_0.26;
T_0.25 ;
    %load/vec4 v0x5f0583dc5f90_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5f0583dc5f90_0, 0;
T_0.26 ;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x5f0583dc64b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5f0583dc64b0_0, 0;
T_0.16 ;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5f0583da7950;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0583dc6730_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5f0583da7950;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x5f0583dc6730_0;
    %inv;
    %store/vec4 v0x5f0583dc6730_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5f0583da7950;
T_3 ;
    %vpi_call 2 21 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5f0583da7950;
T_4 ;
    %vpi_call 2 47 "$display", "Starting LCD controller testbench..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0583dc6670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0583dc67d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0583dc6670_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0583dc67d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0583dc67d0_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 67 "$display", "Finished simulation." {0 0 0};
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5f0583da7950;
T_5 ;
    %wait E_0x5f0583d9c870;
    %load/vec4 v0x5f0583dc6910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 2 74 "$display", "Time: %0t | DATA ENABLED | Blue: %02X", $time, v0x5f0583dc6870_0 {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lcd_tb.v";
    "lcd_controller.v";
