`include "and_gate.v"
`include "xor_gate.v"
module half_adder(input a,b, output sum,carry); //Directions
            
                //INTANSIATION
            xor_gate XOR(
                        .a(a),
                        .b(b),
                        .y(sum)
                        );
            and_gate AND(
                            .a(a),
                            .b(b),
                            .y(carry)
            );

endmodule


   //TESTBENCH CODE
   module half_adder_tb();
        reg tb_a,tb_b;
        wire tb_sum,tb_carry;
   //INSTANSIATION
   half_adder HALF(
                   .a(tb_a),
                   .b(tb_b),
                   .sum(tb_sum),
                   .carry(tb_carry)
   );
        //PROCERURAL BOLCK
        initial begin
            tb_a=0; tb_b=0; #10;
            tb_a=0; tb_b=1; #10;
            tb_a=1; tb_b=0; #10;
            tb_a=1; tb_b=1; #10;
        end
        initial
            $monitor("tb_a=%b   tb_b=%o     tb_sum=%h  tb_carry=%d   Time=%t", tb_a,tb_b,tb_sum,tb_carry,$time);
endmodule
