# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CustomIP_test.srcs/sim_1/new/rand_num_generator_tb.vhd" \

# Do not sort compile order
nosort
