/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [25:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [29:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[177]) & (celloutsig_1_0z | in_data[117]));
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_2z[5]) & (celloutsig_1_3z | celloutsig_1_3z));
  assign celloutsig_1_12z = ~((celloutsig_1_5z | celloutsig_1_9z) & (celloutsig_1_7z | celloutsig_1_7z));
  assign celloutsig_1_13z = ~((celloutsig_1_9z | celloutsig_1_3z) & (celloutsig_1_0z | celloutsig_1_11z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_2z) & (celloutsig_0_2z | celloutsig_0_3z[1]));
  assign celloutsig_0_10z = ~((celloutsig_0_0z | celloutsig_0_4z) & (celloutsig_0_8z | celloutsig_0_4z));
  assign celloutsig_0_1z = ~((in_data[76] | celloutsig_0_0z) & (in_data[89] | celloutsig_0_0z));
  assign celloutsig_0_14z = ~((celloutsig_0_1z | celloutsig_0_9z[29]) & (celloutsig_0_0z | celloutsig_0_3z[1]));
  assign celloutsig_0_15z = ~((celloutsig_0_5z[3] | celloutsig_0_12z) & (celloutsig_0_10z | celloutsig_0_14z));
  assign celloutsig_1_16z = { celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_13z } >= { celloutsig_1_6z[0], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_0z } >= celloutsig_1_6z[5:2];
  assign celloutsig_0_8z = { celloutsig_0_5z[0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z } >= celloutsig_0_5z;
  assign celloutsig_0_0z = in_data[41] & in_data[95];
  assign celloutsig_1_3z = celloutsig_1_2z[1] & celloutsig_1_1z;
  assign celloutsig_1_5z = in_data[106] & celloutsig_1_2z[1];
  assign celloutsig_1_8z = celloutsig_1_2z[2] & celloutsig_1_4z;
  assign celloutsig_1_9z = in_data[111] & celloutsig_1_5z;
  assign celloutsig_1_15z = celloutsig_1_4z & celloutsig_1_7z;
  assign celloutsig_1_18z = celloutsig_1_13z & celloutsig_1_0z;
  assign celloutsig_0_6z = celloutsig_0_2z & celloutsig_0_3z[2];
  assign celloutsig_0_7z = in_data[0] & celloutsig_0_4z;
  assign celloutsig_0_12z = in_data[2] & celloutsig_0_11z[20];
  assign celloutsig_0_25z = celloutsig_0_19z[0] & celloutsig_0_24z[3];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } ^ in_data[111:106];
  assign celloutsig_0_3z = in_data[51:49] ^ { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_3z[2:1], celloutsig_0_1z, celloutsig_0_2z } ^ in_data[24:21];
  assign celloutsig_0_11z = { in_data[51:32], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z } ^ celloutsig_0_9z[26:1];
  assign celloutsig_0_13z = { celloutsig_0_11z[9:7], celloutsig_0_3z, celloutsig_0_10z } ^ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_0z } ^ celloutsig_0_17z[8:4];
  assign celloutsig_0_21z = { celloutsig_0_17z[6:2], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } ^ in_data[19:7];
  assign celloutsig_0_23z = { celloutsig_0_19z[3:1], celloutsig_0_15z } ^ { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_24z = { celloutsig_0_17z[8:2], celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z } ^ { celloutsig_0_3z[0], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_6z = { celloutsig_1_2z[3:0], celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_9z = 30'h00000000;
    else if (!clkin_data[0]) celloutsig_0_9z = { in_data[83:56], celloutsig_0_7z, celloutsig_0_8z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_17z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_17z = { celloutsig_0_11z[8:0], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_7z = ~((celloutsig_1_6z[2] & in_data[152]) | (celloutsig_1_5z & in_data[175]));
  assign celloutsig_1_11z = ~((celloutsig_1_3z & celloutsig_1_6z[4]) | (celloutsig_1_4z & celloutsig_1_2z[0]));
  assign celloutsig_1_17z = ~((celloutsig_1_8z & celloutsig_1_12z) | (celloutsig_1_7z & celloutsig_1_6z[3]));
  assign celloutsig_0_18z = ~((celloutsig_0_13z[5] & celloutsig_0_17z[7]) | (celloutsig_0_13z[1] & celloutsig_0_12z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_1z & celloutsig_0_0z));
  assign celloutsig_1_0z = ~((in_data[184] & in_data[137]) | (in_data[184] & in_data[124]));
  assign { out_data[128], out_data[96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
