(edif ttclk_distributed_dpram
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2014 7 25 13 37 29)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure ttclk_distributed_dpram.ngc ttclk_distributed_dpram.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM32X1D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port A4
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port DPRA0
              (direction INPUT)
            )
            (port DPRA1
              (direction INPUT)
            )
            (port DPRA2
              (direction INPUT)
            )
            (port DPRA3
              (direction INPUT)
            )
            (port DPRA4
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port SPO
              (direction OUTPUT)
            )
            (port DPO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM32M
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port (rename DIA_1_ "DIA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIA_0_ "DIA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DIB_1_ "DIB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIB_0_ "DIB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DIC_1_ "DIC<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIC_0_ "DIC<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DID_1_ "DID<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DID<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DID_0_ "DID<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DID<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRA_4_ "ADDRA<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRA_3_ "ADDRA<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRA_2_ "ADDRA<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRA_1_ "ADDRA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRA_0_ "ADDRA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRB_4_ "ADDRB<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRB_3_ "ADDRB<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRB_2_ "ADDRB<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRB_1_ "ADDRB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRB_0_ "ADDRB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRC_4_ "ADDRC<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRC_3_ "ADDRC<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRC_2_ "ADDRC<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRC_1_ "ADDRC<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRC_0_ "ADDRC<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRD_4_ "ADDRD<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRD_3_ "ADDRD<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRD_2_ "ADDRD<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRD_1_ "ADDRD<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRD_0_ "ADDRD<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DOA_1_ "DOA<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOA_0_ "DOA<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOB_1_ "DOB<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOB_0_ "DOB<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOC_1_ "DOC<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOC_0_ "DOC<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOD_1_ "DOD<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOD<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOD_0_ "DOD<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOD<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library ttclk_distributed_dpram_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell ttclk_distributed_dpram
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port we
              (direction INPUT)
            )
            (port qdpo_clk
              (direction INPUT)
            )
            (port (array (rename a "a<3:0>") 4)
              (direction INPUT))
            (port (array (rename d "d<31:0>") 32)
              (direction INPUT))
            (port (array (rename dpra "dpra<3:0>") 4)
              (direction INPUT))
            (port (array (rename qdpo "qdpo<31:0>") 32)
              (direction OUTPUT))
            (designator "6vlx130tff1156-1")
            (property TYPE (string "ttclk_distributed_dpram") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:a<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:d<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:dpra<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:qdpo<31:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "dist_mem_gen_v6_2, Xilinx CORE Generator 13.2") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "ttclk_distributed_dpram,dist_mem_gen_v6_2,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "ttclk_distributed_dpram,dist_mem_gen_v6_2,{c_addr_width=4,c_default_data=0,c_depth=16,c_elaboration_dir=M:/glib_project/hdl_projects/glib_v3_firmware/amc_glib_3.0.0/firmware/src/system/cdce/cdce_phase_monitoring_v2/dpram/tmp/_cg/,c_family=virtex6,c_has_clk=1,c_has_d=1,c_has_dpo=0,c_has_dpra=1,c_has_i_ce=0,c_has_qdpo=1,c_has_qdpo_ce=0,c_has_qdpo_clk=1,c_has_qdpo_rst=0,c_has_qdpo_srst=0,c_has_qspo=0,c_has_qspo_ce=0,c_has_qspo_rst=0,c_has_qspo_srst=0,c_has_spo=0,c_has_spra=0,c_has_we=1,c_mem_init_file=no_coe_file_loaded,c_mem_type=4,c_parser_type=1,c_pipeline_stages=0,c_qce_joined=0,c_qualify_we=0,c_read_mif=0,c_reg_a_d_inputs=0,c_reg_dpra_input=0,c_sync_enable=1,c_width=32}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "ttclk_distributed_dpram_ttclk_distributed_dpram") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram62")
              (viewRef view_1 (cellRef RAM32X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram61")
              (viewRef view_1 (cellRef RAM32X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_31 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_31")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_30 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_30")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_29 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_29")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_28 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_28")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_27 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_27")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_26 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_26")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_25 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_25")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_24 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_24")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_23 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_23")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_22 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_22")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_21 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_21")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_20 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_20")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_19 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_19")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_18 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_18")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_17 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_17")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_16 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_16")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_15 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_15")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_14 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_14")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_13 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_13")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_12 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_12")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_11 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_11")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_10 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_9 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_8 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_7 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_6 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_5 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_4 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_3 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_2 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_1 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_0 "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (net (rename a_3_ "a<3>")
              (joined
                (portRef (member a 0))
                (portRef ADDRD_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRD_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRD_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRD_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRD_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef A3 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
                (portRef A3 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
              )
            )
            (net (rename a_2_ "a<2>")
              (joined
                (portRef (member a 1))
                (portRef ADDRD_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRD_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRD_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRD_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRD_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef A2 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
                (portRef A2 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
              )
            )
            (net (rename a_1_ "a<1>")
              (joined
                (portRef (member a 2))
                (portRef ADDRD_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRD_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRD_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRD_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRD_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef A1 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
                (portRef A1 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
              )
            )
            (net (rename a_0_ "a<0>")
              (joined
                (portRef (member a 3))
                (portRef ADDRD_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRD_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRD_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRD_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRD_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef A0 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
                (portRef A0 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
              )
            )
            (net (rename d_31_ "d<31>")
              (joined
                (portRef (member d 0))
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
              )
            )
            (net (rename d_30_ "d<30>")
              (joined
                (portRef (member d 1))
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
              )
            )
            (net (rename d_29_ "d<29>")
              (joined
                (portRef (member d 2))
                (portRef DIC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
              )
            )
            (net (rename d_28_ "d<28>")
              (joined
                (portRef (member d 3))
                (portRef DIC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
              )
            )
            (net (rename d_27_ "d<27>")
              (joined
                (portRef (member d 4))
                (portRef DIB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
              )
            )
            (net (rename d_26_ "d<26>")
              (joined
                (portRef (member d 5))
                (portRef DIB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
              )
            )
            (net (rename d_25_ "d<25>")
              (joined
                (portRef (member d 6))
                (portRef DIA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
              )
            )
            (net (rename d_24_ "d<24>")
              (joined
                (portRef (member d 7))
                (portRef DIA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
              )
            )
            (net (rename d_23_ "d<23>")
              (joined
                (portRef (member d 8))
                (portRef DIC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
              )
            )
            (net (rename d_22_ "d<22>")
              (joined
                (portRef (member d 9))
                (portRef DIC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
              )
            )
            (net (rename d_21_ "d<21>")
              (joined
                (portRef (member d 10))
                (portRef DIB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
              )
            )
            (net (rename d_20_ "d<20>")
              (joined
                (portRef (member d 11))
                (portRef DIB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
              )
            )
            (net (rename d_19_ "d<19>")
              (joined
                (portRef (member d 12))
                (portRef DIA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
              )
            )
            (net (rename d_18_ "d<18>")
              (joined
                (portRef (member d 13))
                (portRef DIA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
              )
            )
            (net (rename d_17_ "d<17>")
              (joined
                (portRef (member d 14))
                (portRef DIC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
              )
            )
            (net (rename d_16_ "d<16>")
              (joined
                (portRef (member d 15))
                (portRef DIC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
              )
            )
            (net (rename d_15_ "d<15>")
              (joined
                (portRef (member d 16))
                (portRef DIB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
              )
            )
            (net (rename d_14_ "d<14>")
              (joined
                (portRef (member d 17))
                (portRef DIB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
              )
            )
            (net (rename d_13_ "d<13>")
              (joined
                (portRef (member d 18))
                (portRef DIA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
              )
            )
            (net (rename d_12_ "d<12>")
              (joined
                (portRef (member d 19))
                (portRef DIA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
              )
            )
            (net (rename d_11_ "d<11>")
              (joined
                (portRef (member d 20))
                (portRef DIC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
              )
            )
            (net (rename d_10_ "d<10>")
              (joined
                (portRef (member d 21))
                (portRef DIC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
              )
            )
            (net (rename d_9_ "d<9>")
              (joined
                (portRef (member d 22))
                (portRef DIB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
              )
            )
            (net (rename d_8_ "d<8>")
              (joined
                (portRef (member d 23))
                (portRef DIB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
              )
            )
            (net (rename d_7_ "d<7>")
              (joined
                (portRef (member d 24))
                (portRef DIA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
              )
            )
            (net (rename d_6_ "d<6>")
              (joined
                (portRef (member d 25))
                (portRef DIA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
              )
            )
            (net (rename d_5_ "d<5>")
              (joined
                (portRef (member d 26))
                (portRef DIC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
              )
            )
            (net (rename d_4_ "d<4>")
              (joined
                (portRef (member d 27))
                (portRef DIC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
              )
            )
            (net (rename d_3_ "d<3>")
              (joined
                (portRef (member d 28))
                (portRef DIB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
              )
            )
            (net (rename d_2_ "d<2>")
              (joined
                (portRef (member d 29))
                (portRef DIB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
              )
            )
            (net (rename d_1_ "d<1>")
              (joined
                (portRef (member d 30))
                (portRef DIA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
              )
            )
            (net (rename d_0_ "d<0>")
              (joined
                (portRef (member d 31))
                (portRef DIA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
              )
            )
            (net (rename dpra_3_ "dpra<3>")
              (joined
                (portRef (member dpra 0))
                (portRef ADDRA_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRB_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRC_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRA_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRB_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRC_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRA_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRB_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRC_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRA_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRB_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRC_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRA_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef ADDRB_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef ADDRC_3_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef DPRA3 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
                (portRef DPRA3 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
              )
            )
            (net (rename dpra_2_ "dpra<2>")
              (joined
                (portRef (member dpra 1))
                (portRef ADDRA_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRB_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRC_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRA_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRB_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRC_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRA_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRB_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRC_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRA_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRB_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRC_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRA_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef ADDRB_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef ADDRC_2_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef DPRA2 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
                (portRef DPRA2 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
              )
            )
            (net (rename dpra_1_ "dpra<1>")
              (joined
                (portRef (member dpra 2))
                (portRef ADDRA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef ADDRB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef ADDRC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef DPRA1 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
                (portRef DPRA1 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
              )
            )
            (net (rename dpra_0_ "dpra<0>")
              (joined
                (portRef (member dpra 3))
                (portRef ADDRA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef ADDRB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef ADDRC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef DPRA0 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
                (portRef DPRA0 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef WCLK (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef WCLK (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef WCLK (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef WCLK (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef WCLK (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef WCLK (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
                (portRef WCLK (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
              )
            )
            (net we
              (joined
                (portRef we)
                (portRef WE (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef WE (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef WE (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef WE (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef WE (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef WE (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
                (portRef WE (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
              )
            )
            (net qdpo_clk
              (joined
                (portRef qdpo_clk)
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_0))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_1))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_2))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_3))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_4))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_5))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_6))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_7))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_8))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_9))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_10))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_11))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_12))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_13))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_14))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_15))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_16))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_17))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_18))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_19))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_20))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_21))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_22))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_23))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_24))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_25))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_26))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_27))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_28))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_29))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_30))
                (portRef C (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_31))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_31_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<31>")
              (joined
                (portRef (member qdpo 0))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_31))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_30_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<30>")
              (joined
                (portRef (member qdpo 1))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_30))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_29_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<29>")
              (joined
                (portRef (member qdpo 2))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_29))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_28_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<28>")
              (joined
                (portRef (member qdpo 3))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_28))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_27_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<27>")
              (joined
                (portRef (member qdpo 4))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_27))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_26_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<26>")
              (joined
                (portRef (member qdpo 5))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_26))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_25_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<25>")
              (joined
                (portRef (member qdpo 6))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_25))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_24_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<24>")
              (joined
                (portRef (member qdpo 7))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_24))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_23_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<23>")
              (joined
                (portRef (member qdpo 8))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_23))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_22_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<22>")
              (joined
                (portRef (member qdpo 9))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_22))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_21_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<21>")
              (joined
                (portRef (member qdpo 10))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_21))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_20_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<20>")
              (joined
                (portRef (member qdpo 11))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_20))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_19_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<19>")
              (joined
                (portRef (member qdpo 12))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_19))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_18_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<18>")
              (joined
                (portRef (member qdpo 13))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_18))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_17_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<17>")
              (joined
                (portRef (member qdpo 14))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_17))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_16_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<16>")
              (joined
                (portRef (member qdpo 15))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_16))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_15_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<15>")
              (joined
                (portRef (member qdpo 16))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_15))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_14_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<14>")
              (joined
                (portRef (member qdpo 17))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_14))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_13_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<13>")
              (joined
                (portRef (member qdpo 18))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_13))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_12_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<12>")
              (joined
                (portRef (member qdpo 19))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_12))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_11_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<11>")
              (joined
                (portRef (member qdpo 20))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_11))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_10_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<10>")
              (joined
                (portRef (member qdpo 21))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_10))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_9_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<9>")
              (joined
                (portRef (member qdpo 22))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_9))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_8_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<8>")
              (joined
                (portRef (member qdpo 23))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_8))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_7_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<7>")
              (joined
                (portRef (member qdpo 24))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_7))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_6_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<6>")
              (joined
                (portRef (member qdpo 25))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_6))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_5_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<5>")
              (joined
                (portRef (member qdpo 26))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_5))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_4_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<4>")
              (joined
                (portRef (member qdpo 27))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_4))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_3_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<3>")
              (joined
                (portRef (member qdpo 28))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_3))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_2_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<2>")
              (joined
                (portRef (member qdpo 29))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_2))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_1_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<1>")
              (joined
                (portRef (member qdpo 30))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_1))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_0_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int<0>")
              (joined
                (portRef (member qdpo 31))
                (portRef Q (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_0))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef ADDRA_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRB_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRC_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRD_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef DID_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef DID_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
                (portRef ADDRA_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRB_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRC_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRD_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef DID_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef DID_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
                (portRef ADDRA_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRB_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRC_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRD_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef DID_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef DID_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
                (portRef ADDRA_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRB_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRC_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRD_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef DID_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef DID_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
                (portRef ADDRA_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef ADDRB_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef ADDRC_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef ADDRD_4_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef DID_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef DID_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
                (portRef A4 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
                (portRef DPRA4 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
                (portRef A4 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
                (portRef DPRA4 (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_0_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<0>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_0))
                (portRef DOA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_1_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<1>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_1))
                (portRef DOA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_2_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<2>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_2))
                (portRef DOB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_3_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<3>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_3))
                (portRef DOB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_4_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<4>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_4))
                (portRef DOC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_5_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_5))
                (portRef DOC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram1))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_6_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<6>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_6))
                (portRef DOA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_7_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<7>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_7))
                (portRef DOA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_8_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<8>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_8))
                (portRef DOB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_9_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<9>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_9))
                (portRef DOB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_10_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<10>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_10))
                (portRef DOC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_11_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_11))
                (portRef DOC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram2))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_12_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<12>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_12))
                (portRef DOA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_13_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<13>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_13))
                (portRef DOA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_14_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<14>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_14))
                (portRef DOB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_15_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<15>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_15))
                (portRef DOB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_16_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<16>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_16))
                (portRef DOC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_17_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_17))
                (portRef DOC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram3))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_18_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<18>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_18))
                (portRef DOA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_19_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<19>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_19))
                (portRef DOA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_20_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<20>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_20))
                (portRef DOB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_21_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<21>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_21))
                (portRef DOB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_22_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<22>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_22))
                (portRef DOC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_23_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<23>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_23))
                (portRef DOC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram4))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_24_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<24>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_24))
                (portRef DOA_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_25_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<25>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_25))
                (portRef DOA_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_26_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<26>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_26))
                (portRef DOB_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_27_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<27>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_27))
                (portRef DOB_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_28_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<28>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_28))
                (portRef DOC_0_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_29_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<29>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_29))
                (portRef DOC_1_ (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram5))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_30_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<30>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_30))
                (portRef DPO (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram61))
              )
            )
            (net (rename U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_input_31_ "U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<31>")
              (joined
                (portRef D (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_qsdpo_int_31))
                (portRef DPO (instanceRef U0_xst_options_dist_mem_inst_gen_sdp_ram_sdpram_inst_Mram_ram62))
              )
            )
          )
      )
    )
  )

  (design ttclk_distributed_dpram
    (cellRef ttclk_distributed_dpram
      (libraryRef ttclk_distributed_dpram_lib)
    )
    (property PART (string "6vlx130tff1156-1") (owner "Xilinx"))
  )
)

