 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Mon May  2 16:30:53 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              33.00
  Critical Path Length:          1.68
  Critical Path Slack:           0.13
  Critical Path Clk Period:      2.22
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:       42.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9988
  Buf/Inv Cell Count:            1666
  Buf Cell Count:                 788
  Inv Cell Count:                 878
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      9487
  Sequential Cell Count:          501
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18206.949390
  Noncombinational Area:  1853.611232
  Buf/Inv Area:           1420.372836
  Total Buffer Area:           722.53
  Total Inverter Area:         697.84
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             20060.560623
  Design Area:           20060.560623


  Design Rules
  -----------------------------------
  Total Number of Nets:         12761
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-146

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                  3.22
  Mapping Optimization:               23.45
  -----------------------------------------
  Overall Compile Time:               29.50
  Overall Compile Wall Clock Time:    29.97

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 42

  --------------------------------------------------------------------


1
