# vsim -cvgperinstance -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;coverage save -onexit mem_cov2;run -all; exit" -wlf wave_file2.wlf -l test2.log -sv_seed random work.top "+UVM_TESTNAME=r_normal_test" 
# Start time: 22:19:14 on Apr 05,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.r_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.r_package(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.r_if(fast__2)
# Loading work.r_if(fast__3)
# Loading work.r_top(fast)
# Loading work.r_fifo(fast)
# Loading work.r_sync(fast)
# Loading work.r_reg(fast)
# Loading work.r_fsm(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 3628792390
#  log -r /* 
# coverage save -onexit mem_cov2
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test r_normal_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ------------------------------------------------------------------
# Name                       Type                        Size  Value
# ------------------------------------------------------------------
# uvm_test_top               r_normal_test               -     @482 
#   env                      r_env                       -     @504 
#     r_scb                  r_scoreboard                -     @667 
#       fifo_rdh[0]          uvm_tlm_analysis_fifo #(T)  -     @722 
#         analysis_export    uvm_analysis_imp            -     @761 
#         get_ap             uvm_analysis_port           -     @753 
#         get_peek_export    uvm_get_peek_imp            -     @737 
#         put_ap             uvm_analysis_port           -     @745 
#         put_export         uvm_put_imp                 -     @729 
#       fifo_rdh[1]          uvm_tlm_analysis_fifo #(T)  -     @769 
#         analysis_export    uvm_analysis_imp            -     @808 
#         get_ap             uvm_analysis_port           -     @800 
#         get_peek_export    uvm_get_peek_imp            -     @784 
#         put_ap             uvm_analysis_port           -     @792 
#         put_export         uvm_put_imp                 -     @776 
#       fifo_rdh[2]          uvm_tlm_analysis_fifo #(T)  -     @816 
#         analysis_export    uvm_analysis_imp            -     @855 
#         get_ap             uvm_analysis_port           -     @847 
#         get_peek_export    uvm_get_peek_imp            -     @831 
#         put_ap             uvm_analysis_port           -     @839 
#         put_export         uvm_put_imp                 -     @823 
#       fifo_rdh[3]          uvm_tlm_analysis_fifo #(T)  -     @863 
#         analysis_export    uvm_analysis_imp            -     @902 
#         get_ap             uvm_analysis_port           -     @894 
#         get_peek_export    uvm_get_peek_imp            -     @878 
#         put_ap             uvm_analysis_port           -     @886 
#         put_export         uvm_put_imp                 -     @870 
#       fifo_wrh             uvm_tlm_analysis_fifo #(T)  -     @675 
#         analysis_export    uvm_analysis_imp            -     @714 
#         get_ap             uvm_analysis_port           -     @706 
#         get_peek_export    uvm_get_peek_imp            -     @690 
#         put_ap             uvm_analysis_port           -     @698 
#         put_export         uvm_put_imp                 -     @682 
#     r_vir_seqr             r_virtual_seqr              -     @558 
#       rsp_export           uvm_analysis_export         -     @565 
#       seq_item_export      uvm_seq_item_pull_imp       -     @659 
#       arbitration_queue    array                       0     -    
#       lock_queue           array                       0     -    
#       num_last_reqs        integral                    32    'd1  
#       num_last_rsps        integral                    32    'd1  
#     rd_agt[0]              rd_agent                    -     @527 
#       rd_drv               rd_driver                   -     @932 
#         rsp_port           uvm_analysis_port           -     @947 
#         seq_item_port      uvm_seq_item_pull_port      -     @939 
#       rd_monh              rd_monitor                  -     @917 
#         monitor_port       uvm_analysis_port           -     @924 
#       rd_seqr              rd_sequencer                -     @955 
#         rsp_export         uvm_analysis_export         -     @962 
#         seq_item_export    uvm_seq_item_pull_imp       -     @1056
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     rd_agt[1]              rd_agent                    -     @535 
#       rd_drv               rd_driver                   -     @1087
#         rsp_port           uvm_analysis_port           -     @1102
#         seq_item_port      uvm_seq_item_pull_port      -     @1094
#       rd_monh              rd_monitor                  -     @1072
#         monitor_port       uvm_analysis_port           -     @1079
#       rd_seqr              rd_sequencer                -     @1110
#         rsp_export         uvm_analysis_export         -     @1117
#         seq_item_export    uvm_seq_item_pull_imp       -     @1211
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     rd_agt[2]              rd_agent                    -     @543 
#       rd_drv               rd_driver                   -     @1242
#         rsp_port           uvm_analysis_port           -     @1257
#         seq_item_port      uvm_seq_item_pull_port      -     @1249
#       rd_monh              rd_monitor                  -     @1227
#         monitor_port       uvm_analysis_port           -     @1234
#       rd_seqr              rd_sequencer                -     @1265
#         rsp_export         uvm_analysis_export         -     @1272
#         seq_item_export    uvm_seq_item_pull_imp       -     @1366
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     rd_agt[3]              rd_agent                    -     @551 
#       rd_drv               rd_driver                   -     @1397
#         rsp_port           uvm_analysis_port           -     @1412
#         seq_item_port      uvm_seq_item_pull_port      -     @1404
#       rd_monh              rd_monitor                  -     @1382
#         monitor_port       uvm_analysis_port           -     @1389
#       rd_seqr              rd_sequencer                -     @1420
#         rsp_export         uvm_analysis_export         -     @1427
#         seq_item_export    uvm_seq_item_pull_imp       -     @1521
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     wr_agt                 wr_agent                    -     @516 
#       monh                 wr_monitor                  -     @1537
#         monitor_port       uvm_analysis_port           -     @1544
#       wr_drv               wr_driver                   -     @1552
#         rsp_port           uvm_analysis_port           -     @1567
#         seq_item_port      uvm_seq_item_pull_port      -     @1559
#       wr_seqr              wr_sequencer                -     @1575
#         rsp_export         uvm_analysis_export         -     @1582
#         seq_item_export    uvm_seq_item_pull_imp       -     @1676
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
# ------------------------------------------------------------------
# 
# UVM_FATAL @ 0: reporter@@rd_seq1[0] [SEQ] neither the item's sequencer nor dedicated sequencer has been supplied to start item in rd_seq1[0]
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SEQ]     1
# [UVMTOP]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ns  Iteration: 55  Region: /uvm_pkg::uvm_sequence_base::start
# Saving coverage database on exit...
# End time: 22:19:22 on Apr 05,2023, Elapsed time: 0:00:08
# Errors: 0, Warnings: 1
