Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 14:28:19 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.115        0.000                      0                 2593        0.042        0.000                      0                 2593        3.225        0.000                       0                   965  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.115        0.000                      0                 2593        0.042        0.000                      0                 2593        3.225        0.000                       0                   965  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 1.631ns (34.000%)  route 3.166ns (66.000%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X21Y133        FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.421    fsm6/fsm6_out[0]
    SLICE_X21Y132        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.614 r  fsm6/out[0]_i_3__0/O
                         net (fo=8, routed)           0.267     0.881    fsm5/out_reg[0]_20
    SLICE_X23Y130        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     0.943 r  fsm5/r_int0_addr0[3]_INST_0_i_4/O
                         net (fo=8, routed)           0.185     1.128    fsm2/done_reg_0
    SLICE_X23Y134        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.191 r  fsm2/quotient_msk[31]_i_3/O
                         net (fo=171, routed)         0.799     1.990    y_i_0/out_reg[7]_2
    SLICE_X24Y123        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.169 r  y_i_0/out_carry_i_8/O
                         net (fo=2, routed)           0.170     2.339    y_i_0/add0_left[0]
    SLICE_X23Y123        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.378 r  y_i_0/out_carry_i_16/O
                         net (fo=1, routed)           0.011     2.389    add0/S[0]
    SLICE_X23Y123        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.627 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.655    add0/out_carry_n_1
    SLICE_X23Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     2.808 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.322     3.130    add0/add0_out[15]
    SLICE_X24Y124        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.278 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.123     3.401    add0/out[31]_i_9__0_n_1
    SLICE_X24Y125        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     3.580 r  add0/out[31]_i_6__0/O
                         net (fo=1, routed)           0.052     3.632    add0/out[31]_i_6__0_n_1
    SLICE_X24Y125        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.732 r  add0/out[31]_i_3/O
                         net (fo=3, routed)           0.457     4.189    div_pipe0/out_reg[0]_1
    SLICE_X23Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.367 r  div_pipe0/out[31]_i_2__0/O
                         net (fo=32, routed)          0.466     4.833    div_pipe0/out[31]_i_2__0_n_1
    SLICE_X23Y139        FDRE                                         r  div_pipe0/out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X23Y139        FDRE                                         r  div_pipe0/out_reg[26]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y139        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     6.948    div_pipe0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 1.631ns (34.000%)  route 3.166ns (66.000%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X21Y133        FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.421    fsm6/fsm6_out[0]
    SLICE_X21Y132        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.614 r  fsm6/out[0]_i_3__0/O
                         net (fo=8, routed)           0.267     0.881    fsm5/out_reg[0]_20
    SLICE_X23Y130        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     0.943 r  fsm5/r_int0_addr0[3]_INST_0_i_4/O
                         net (fo=8, routed)           0.185     1.128    fsm2/done_reg_0
    SLICE_X23Y134        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.191 r  fsm2/quotient_msk[31]_i_3/O
                         net (fo=171, routed)         0.799     1.990    y_i_0/out_reg[7]_2
    SLICE_X24Y123        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.169 r  y_i_0/out_carry_i_8/O
                         net (fo=2, routed)           0.170     2.339    y_i_0/add0_left[0]
    SLICE_X23Y123        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.378 r  y_i_0/out_carry_i_16/O
                         net (fo=1, routed)           0.011     2.389    add0/S[0]
    SLICE_X23Y123        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.627 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.655    add0/out_carry_n_1
    SLICE_X23Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     2.808 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.322     3.130    add0/add0_out[15]
    SLICE_X24Y124        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.278 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.123     3.401    add0/out[31]_i_9__0_n_1
    SLICE_X24Y125        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     3.580 r  add0/out[31]_i_6__0/O
                         net (fo=1, routed)           0.052     3.632    add0/out[31]_i_6__0_n_1
    SLICE_X24Y125        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.732 r  add0/out[31]_i_3/O
                         net (fo=3, routed)           0.457     4.189    div_pipe0/out_reg[0]_1
    SLICE_X23Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.367 r  div_pipe0/out[31]_i_2__0/O
                         net (fo=32, routed)          0.466     4.833    div_pipe0/out[31]_i_2__0_n_1
    SLICE_X22Y139        FDRE                                         r  div_pipe0/out_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X22Y139        FDRE                                         r  div_pipe0/out_reg[28]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y139        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     6.948    div_pipe0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.631ns (34.008%)  route 3.165ns (65.992%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X21Y133        FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.421    fsm6/fsm6_out[0]
    SLICE_X21Y132        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.614 r  fsm6/out[0]_i_3__0/O
                         net (fo=8, routed)           0.267     0.881    fsm5/out_reg[0]_20
    SLICE_X23Y130        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     0.943 r  fsm5/r_int0_addr0[3]_INST_0_i_4/O
                         net (fo=8, routed)           0.185     1.128    fsm2/done_reg_0
    SLICE_X23Y134        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.191 r  fsm2/quotient_msk[31]_i_3/O
                         net (fo=171, routed)         0.799     1.990    y_i_0/out_reg[7]_2
    SLICE_X24Y123        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.169 r  y_i_0/out_carry_i_8/O
                         net (fo=2, routed)           0.170     2.339    y_i_0/add0_left[0]
    SLICE_X23Y123        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.378 r  y_i_0/out_carry_i_16/O
                         net (fo=1, routed)           0.011     2.389    add0/S[0]
    SLICE_X23Y123        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.627 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.655    add0/out_carry_n_1
    SLICE_X23Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     2.808 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.322     3.130    add0/add0_out[15]
    SLICE_X24Y124        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.278 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.123     3.401    add0/out[31]_i_9__0_n_1
    SLICE_X24Y125        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     3.580 r  add0/out[31]_i_6__0/O
                         net (fo=1, routed)           0.052     3.632    add0/out[31]_i_6__0_n_1
    SLICE_X24Y125        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.732 r  add0/out[31]_i_3/O
                         net (fo=3, routed)           0.457     4.189    div_pipe0/out_reg[0]_1
    SLICE_X23Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.367 r  div_pipe0/out[31]_i_2__0/O
                         net (fo=32, routed)          0.465     4.832    div_pipe0/out[31]_i_2__0_n_1
    SLICE_X23Y139        FDRE                                         r  div_pipe0/out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X23Y139        FDRE                                         r  div_pipe0/out_reg[10]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y139        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     6.947    div_pipe0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.631ns (34.008%)  route 3.165ns (65.992%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X21Y133        FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.421    fsm6/fsm6_out[0]
    SLICE_X21Y132        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.614 r  fsm6/out[0]_i_3__0/O
                         net (fo=8, routed)           0.267     0.881    fsm5/out_reg[0]_20
    SLICE_X23Y130        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     0.943 r  fsm5/r_int0_addr0[3]_INST_0_i_4/O
                         net (fo=8, routed)           0.185     1.128    fsm2/done_reg_0
    SLICE_X23Y134        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.191 r  fsm2/quotient_msk[31]_i_3/O
                         net (fo=171, routed)         0.799     1.990    y_i_0/out_reg[7]_2
    SLICE_X24Y123        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.169 r  y_i_0/out_carry_i_8/O
                         net (fo=2, routed)           0.170     2.339    y_i_0/add0_left[0]
    SLICE_X23Y123        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.378 r  y_i_0/out_carry_i_16/O
                         net (fo=1, routed)           0.011     2.389    add0/S[0]
    SLICE_X23Y123        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.627 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.655    add0/out_carry_n_1
    SLICE_X23Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     2.808 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.322     3.130    add0/add0_out[15]
    SLICE_X24Y124        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.278 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.123     3.401    add0/out[31]_i_9__0_n_1
    SLICE_X24Y125        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     3.580 r  add0/out[31]_i_6__0/O
                         net (fo=1, routed)           0.052     3.632    add0/out[31]_i_6__0_n_1
    SLICE_X24Y125        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.732 r  add0/out[31]_i_3/O
                         net (fo=3, routed)           0.457     4.189    div_pipe0/out_reg[0]_1
    SLICE_X23Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.367 r  div_pipe0/out[31]_i_2__0/O
                         net (fo=32, routed)          0.465     4.832    div_pipe0/out[31]_i_2__0_n_1
    SLICE_X22Y139        FDRE                                         r  div_pipe0/out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X22Y139        FDRE                                         r  div_pipe0/out_reg[18]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y139        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     6.947    div_pipe0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.631ns (34.008%)  route 3.165ns (65.992%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X21Y133        FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.421    fsm6/fsm6_out[0]
    SLICE_X21Y132        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.614 r  fsm6/out[0]_i_3__0/O
                         net (fo=8, routed)           0.267     0.881    fsm5/out_reg[0]_20
    SLICE_X23Y130        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     0.943 r  fsm5/r_int0_addr0[3]_INST_0_i_4/O
                         net (fo=8, routed)           0.185     1.128    fsm2/done_reg_0
    SLICE_X23Y134        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.191 r  fsm2/quotient_msk[31]_i_3/O
                         net (fo=171, routed)         0.799     1.990    y_i_0/out_reg[7]_2
    SLICE_X24Y123        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.169 r  y_i_0/out_carry_i_8/O
                         net (fo=2, routed)           0.170     2.339    y_i_0/add0_left[0]
    SLICE_X23Y123        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.378 r  y_i_0/out_carry_i_16/O
                         net (fo=1, routed)           0.011     2.389    add0/S[0]
    SLICE_X23Y123        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.627 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.655    add0/out_carry_n_1
    SLICE_X23Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     2.808 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.322     3.130    add0/add0_out[15]
    SLICE_X24Y124        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.278 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.123     3.401    add0/out[31]_i_9__0_n_1
    SLICE_X24Y125        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     3.580 r  add0/out[31]_i_6__0/O
                         net (fo=1, routed)           0.052     3.632    add0/out[31]_i_6__0_n_1
    SLICE_X24Y125        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.732 r  add0/out[31]_i_3/O
                         net (fo=3, routed)           0.457     4.189    div_pipe0/out_reg[0]_1
    SLICE_X23Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.367 r  div_pipe0/out[31]_i_2__0/O
                         net (fo=32, routed)          0.465     4.832    div_pipe0/out[31]_i_2__0_n_1
    SLICE_X22Y139        FDRE                                         r  div_pipe0/out_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X22Y139        FDRE                                         r  div_pipe0/out_reg[29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y139        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043     6.947    div_pipe0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.631ns (34.114%)  route 3.150ns (65.886%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X21Y133        FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.421    fsm6/fsm6_out[0]
    SLICE_X21Y132        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.614 r  fsm6/out[0]_i_3__0/O
                         net (fo=8, routed)           0.267     0.881    fsm5/out_reg[0]_20
    SLICE_X23Y130        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     0.943 r  fsm5/r_int0_addr0[3]_INST_0_i_4/O
                         net (fo=8, routed)           0.185     1.128    fsm2/done_reg_0
    SLICE_X23Y134        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.191 r  fsm2/quotient_msk[31]_i_3/O
                         net (fo=171, routed)         0.799     1.990    y_i_0/out_reg[7]_2
    SLICE_X24Y123        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.169 r  y_i_0/out_carry_i_8/O
                         net (fo=2, routed)           0.170     2.339    y_i_0/add0_left[0]
    SLICE_X23Y123        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.378 r  y_i_0/out_carry_i_16/O
                         net (fo=1, routed)           0.011     2.389    add0/S[0]
    SLICE_X23Y123        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.627 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.655    add0/out_carry_n_1
    SLICE_X23Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     2.808 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.322     3.130    add0/add0_out[15]
    SLICE_X24Y124        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.278 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.123     3.401    add0/out[31]_i_9__0_n_1
    SLICE_X24Y125        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     3.580 r  add0/out[31]_i_6__0/O
                         net (fo=1, routed)           0.052     3.632    add0/out[31]_i_6__0_n_1
    SLICE_X24Y125        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.732 r  add0/out[31]_i_3/O
                         net (fo=3, routed)           0.457     4.189    div_pipe0/out_reg[0]_1
    SLICE_X23Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.367 r  div_pipe0/out[31]_i_2__0/O
                         net (fo=32, routed)          0.450     4.817    div_pipe0/out[31]_i_2__0_n_1
    SLICE_X24Y137        FDRE                                         r  div_pipe0/out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X24Y137        FDRE                                         r  div_pipe0/out_reg[20]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y137        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     6.947    div_pipe0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.631ns (34.114%)  route 3.150ns (65.886%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X21Y133        FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.421    fsm6/fsm6_out[0]
    SLICE_X21Y132        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.614 r  fsm6/out[0]_i_3__0/O
                         net (fo=8, routed)           0.267     0.881    fsm5/out_reg[0]_20
    SLICE_X23Y130        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     0.943 r  fsm5/r_int0_addr0[3]_INST_0_i_4/O
                         net (fo=8, routed)           0.185     1.128    fsm2/done_reg_0
    SLICE_X23Y134        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.191 r  fsm2/quotient_msk[31]_i_3/O
                         net (fo=171, routed)         0.799     1.990    y_i_0/out_reg[7]_2
    SLICE_X24Y123        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.169 r  y_i_0/out_carry_i_8/O
                         net (fo=2, routed)           0.170     2.339    y_i_0/add0_left[0]
    SLICE_X23Y123        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.378 r  y_i_0/out_carry_i_16/O
                         net (fo=1, routed)           0.011     2.389    add0/S[0]
    SLICE_X23Y123        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.627 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.655    add0/out_carry_n_1
    SLICE_X23Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     2.808 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.322     3.130    add0/add0_out[15]
    SLICE_X24Y124        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.278 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.123     3.401    add0/out[31]_i_9__0_n_1
    SLICE_X24Y125        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     3.580 r  add0/out[31]_i_6__0/O
                         net (fo=1, routed)           0.052     3.632    add0/out[31]_i_6__0_n_1
    SLICE_X24Y125        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.732 r  add0/out[31]_i_3/O
                         net (fo=3, routed)           0.457     4.189    div_pipe0/out_reg[0]_1
    SLICE_X23Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.367 r  div_pipe0/out[31]_i_2__0/O
                         net (fo=32, routed)          0.450     4.817    div_pipe0/out[31]_i_2__0_n_1
    SLICE_X24Y137        FDRE                                         r  div_pipe0/out_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X24Y137        FDRE                                         r  div_pipe0/out_reg[22]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y137        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044     6.947    div_pipe0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.631ns (34.114%)  route 3.150ns (65.886%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X21Y133        FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.421    fsm6/fsm6_out[0]
    SLICE_X21Y132        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.614 r  fsm6/out[0]_i_3__0/O
                         net (fo=8, routed)           0.267     0.881    fsm5/out_reg[0]_20
    SLICE_X23Y130        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     0.943 r  fsm5/r_int0_addr0[3]_INST_0_i_4/O
                         net (fo=8, routed)           0.185     1.128    fsm2/done_reg_0
    SLICE_X23Y134        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.191 r  fsm2/quotient_msk[31]_i_3/O
                         net (fo=171, routed)         0.799     1.990    y_i_0/out_reg[7]_2
    SLICE_X24Y123        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.169 r  y_i_0/out_carry_i_8/O
                         net (fo=2, routed)           0.170     2.339    y_i_0/add0_left[0]
    SLICE_X23Y123        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.378 r  y_i_0/out_carry_i_16/O
                         net (fo=1, routed)           0.011     2.389    add0/S[0]
    SLICE_X23Y123        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.627 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.655    add0/out_carry_n_1
    SLICE_X23Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     2.808 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.322     3.130    add0/add0_out[15]
    SLICE_X24Y124        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.278 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.123     3.401    add0/out[31]_i_9__0_n_1
    SLICE_X24Y125        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     3.580 r  add0/out[31]_i_6__0/O
                         net (fo=1, routed)           0.052     3.632    add0/out[31]_i_6__0_n_1
    SLICE_X24Y125        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.732 r  add0/out[31]_i_3/O
                         net (fo=3, routed)           0.457     4.189    div_pipe0/out_reg[0]_1
    SLICE_X23Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.367 r  div_pipe0/out[31]_i_2__0/O
                         net (fo=32, routed)          0.450     4.817    div_pipe0/out[31]_i_2__0_n_1
    SLICE_X24Y137        FDRE                                         r  div_pipe0/out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X24Y137        FDRE                                         r  div_pipe0/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y137        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044     6.947    div_pipe0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.631ns (34.114%)  route 3.150ns (65.886%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X21Y133        FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.421    fsm6/fsm6_out[0]
    SLICE_X21Y132        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.614 r  fsm6/out[0]_i_3__0/O
                         net (fo=8, routed)           0.267     0.881    fsm5/out_reg[0]_20
    SLICE_X23Y130        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     0.943 r  fsm5/r_int0_addr0[3]_INST_0_i_4/O
                         net (fo=8, routed)           0.185     1.128    fsm2/done_reg_0
    SLICE_X23Y134        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.191 r  fsm2/quotient_msk[31]_i_3/O
                         net (fo=171, routed)         0.799     1.990    y_i_0/out_reg[7]_2
    SLICE_X24Y123        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.169 r  y_i_0/out_carry_i_8/O
                         net (fo=2, routed)           0.170     2.339    y_i_0/add0_left[0]
    SLICE_X23Y123        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.378 r  y_i_0/out_carry_i_16/O
                         net (fo=1, routed)           0.011     2.389    add0/S[0]
    SLICE_X23Y123        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.627 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.655    add0/out_carry_n_1
    SLICE_X23Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     2.808 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.322     3.130    add0/add0_out[15]
    SLICE_X24Y124        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.278 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.123     3.401    add0/out[31]_i_9__0_n_1
    SLICE_X24Y125        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     3.580 r  add0/out[31]_i_6__0/O
                         net (fo=1, routed)           0.052     3.632    add0/out[31]_i_6__0_n_1
    SLICE_X24Y125        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.732 r  add0/out[31]_i_3/O
                         net (fo=3, routed)           0.457     4.189    div_pipe0/out_reg[0]_1
    SLICE_X23Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.367 r  div_pipe0/out[31]_i_2__0/O
                         net (fo=32, routed)          0.450     4.817    div_pipe0/out[31]_i_2__0_n_1
    SLICE_X24Y137        FDRE                                         r  div_pipe0/out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X24Y137        FDRE                                         r  div_pipe0/out_reg[21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y137        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     6.948    div_pipe0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.631ns (34.114%)  route 3.150ns (65.886%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X21Y133        FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.421    fsm6/fsm6_out[0]
    SLICE_X21Y132        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.614 r  fsm6/out[0]_i_3__0/O
                         net (fo=8, routed)           0.267     0.881    fsm5/out_reg[0]_20
    SLICE_X23Y130        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     0.943 r  fsm5/r_int0_addr0[3]_INST_0_i_4/O
                         net (fo=8, routed)           0.185     1.128    fsm2/done_reg_0
    SLICE_X23Y134        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.191 r  fsm2/quotient_msk[31]_i_3/O
                         net (fo=171, routed)         0.799     1.990    y_i_0/out_reg[7]_2
    SLICE_X24Y123        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.169 r  y_i_0/out_carry_i_8/O
                         net (fo=2, routed)           0.170     2.339    y_i_0/add0_left[0]
    SLICE_X23Y123        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.378 r  y_i_0/out_carry_i_16/O
                         net (fo=1, routed)           0.011     2.389    add0/S[0]
    SLICE_X23Y123        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.627 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.655    add0/out_carry_n_1
    SLICE_X23Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     2.808 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.322     3.130    add0/add0_out[15]
    SLICE_X24Y124        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.278 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.123     3.401    add0/out[31]_i_9__0_n_1
    SLICE_X24Y125        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     3.580 r  add0/out[31]_i_6__0/O
                         net (fo=1, routed)           0.052     3.632    add0/out[31]_i_6__0_n_1
    SLICE_X24Y125        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.732 r  add0/out[31]_i_3/O
                         net (fo=3, routed)           0.457     4.189    div_pipe0/out_reg[0]_1
    SLICE_X23Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.367 r  div_pipe0/out[31]_i_2__0/O
                         net (fo=32, routed)          0.450     4.817    div_pipe0/out[31]_i_2__0_n_1
    SLICE_X24Y137        FDRE                                         r  div_pipe0/out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X24Y137        FDRE                                         r  div_pipe0/out_reg[23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y137        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     6.948    div_pipe0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  2.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.013     0.013    div_pipe0/clk
    SLICE_X24Y137        FDRE                                         r  div_pipe0/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  div_pipe0/out_reg[22]/Q
                         net (fo=1, routed)           0.058     0.108    bin_read3_0/div_pipe0_out[22]
    SLICE_X25Y137        FDRE                                         r  bin_read3_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X25Y137        FDRE                                         r  bin_read3_0/out_reg[22]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y137        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X23Y138        FDRE                                         r  div_pipe0/quotient_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y138        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[15]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[15]
    SLICE_X23Y138        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[15]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[15]_i_1_n_1
    SLICE_X23Y138        FDRE                                         r  div_pipe0/quotient_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X23Y138        FDRE                                         r  div_pipe0/quotient_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y138        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X22Y139        FDRE                                         r  div_pipe0/quotient_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y139        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[29]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[29]
    SLICE_X22Y139        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[29]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[29]_i_1_n_1
    SLICE_X22Y139        FDRE                                         r  div_pipe0/quotient_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X22Y139        FDRE                                         r  div_pipe0/quotient_reg[29]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y139        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    mult_pipe2/clk
    SLICE_X22Y121        FDRE                                         r  mult_pipe2/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe2/out_reg[27]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read2_0/Q[27]
    SLICE_X22Y122        FDRE                                         r  bin_read2_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    bin_read2_0/clk
    SLICE_X22Y122        FDRE                                         r  bin_read2_0/out_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y122        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read2_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X23Y135        FDRE                                         r  div_pipe0/quotient_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y135        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[12]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[12]
    SLICE_X23Y135        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[12]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[12]_i_1_n_1
    SLICE_X23Y135        FDRE                                         r  div_pipe0/quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X23Y135        FDRE                                         r  div_pipe0/quotient_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y135        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X23Y138        FDRE                                         r  div_pipe0/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y138        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[13]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[13]
    SLICE_X23Y138        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[13]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[13]_i_1_n_1
    SLICE_X23Y138        FDRE                                         r  div_pipe0/quotient_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X23Y138        FDRE                                         r  div_pipe0/quotient_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y138        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X22Y139        FDRE                                         r  div_pipe0/quotient_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y139        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[18]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[18]
    SLICE_X22Y139        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[18]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[18]_i_1_n_1
    SLICE_X22Y139        FDRE                                         r  div_pipe0/quotient_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X22Y139        FDRE                                         r  div_pipe0/quotient_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y139        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X23Y135        FDRE                                         r  div_pipe0/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y135        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[8]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[8]
    SLICE_X23Y135        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[8]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[8]_i_1_n_1
    SLICE_X23Y135        FDRE                                         r  div_pipe0/quotient_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X23Y135        FDRE                                         r  div_pipe0/quotient_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y135        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    i_0/clk
    SLICE_X21Y129        FDRE                                         r  i_0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  i_0/out_reg[3]/Q
                         net (fo=5, routed)           0.027     0.078    k0/i_0_out[3]
    SLICE_X21Y129        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.093 r  k0/out[3]_i_3__0/O
                         net (fo=1, routed)           0.015     0.108    i_0/out_reg[3]_0
    SLICE_X21Y129        FDRE                                         r  i_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    i_0/clk
    SLICE_X21Y129        FDRE                                         r  i_0/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y129        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    i_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X21Y121        FDRE                                         r  mult_pipe2/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y121        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.058     0.110    mult_pipe2/p_1_in[4]
    SLICE_X21Y122        FDRE                                         r  mult_pipe2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X21Y122        FDRE                                         r  mult_pipe2/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y122        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe2/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y57  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y56  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y54  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y56  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y48  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y50  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y51  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y53  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X22Y134  alpha_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X22Y135  alpha_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y134  alpha_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y134  alpha_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y135  alpha_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y136  alpha_0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y136  alpha_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y136  alpha_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y136  alpha_0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y136  alpha_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y136  alpha_0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y136  alpha_0/out_reg[14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y134  alpha_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y134  alpha_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y135  alpha_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y135  alpha_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y136  alpha_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y136  alpha_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y136  alpha_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y136  alpha_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y136  alpha_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y136  alpha_0/out_reg[12]/C



