// Seed: 1820734837
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output supply0 id_1,
    input id_2
);
  always @(1 or posedge 1 & id_2) begin
    id_1[1 : 1'h0] <= id_2;
  end
endmodule
