<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>activation_accelerator</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>25357</Average-caseLatency>
            <Worst-caseLatency>49165</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.254 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>49166</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>128</BRAM_18K>
            <DSP>448</DSP>
            <FF>52896</FF>
            <LUT>89961</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>activation_accelerator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_max_step_loop_lane_reduce_fu_1121</InstName>
                    <ModuleName>activation_accelerator_Pipeline_max_step_loop_lane_reduce</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1121</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>max_row_u16_64_bf16_fmax_u16_fu_2238</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2238</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_65_bf16_fmax_u16_fu_2244</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2244</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_66_bf16_fmax_u16_fu_2250</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2250</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_67_bf16_fmax_u16_fu_2256</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2256</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_68_bf16_fmax_u16_fu_2262</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2262</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_69_bf16_fmax_u16_fu_2268</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2268</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_70_bf16_fmax_u16_fu_2274</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2274</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_71_bf16_fmax_u16_fu_2280</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2280</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_72_bf16_fmax_u16_fu_2286</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2286</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_73_bf16_fmax_u16_fu_2292</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2292</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_74_bf16_fmax_u16_fu_2298</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2298</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_75_bf16_fmax_u16_fu_2304</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2304</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_76_bf16_fmax_u16_fu_2310</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2310</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_77_bf16_fmax_u16_fu_2316</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2316</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_78_bf16_fmax_u16_fu_2322</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2322</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_79_bf16_fmax_u16_fu_2328</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2328</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_80_bf16_fmax_u16_fu_2334</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2334</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_81_bf16_fmax_u16_fu_2340</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2340</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_82_bf16_fmax_u16_fu_2346</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2346</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_83_bf16_fmax_u16_fu_2352</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2352</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_84_bf16_fmax_u16_fu_2358</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2358</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_85_bf16_fmax_u16_fu_2364</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2364</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_86_bf16_fmax_u16_fu_2370</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2370</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_87_bf16_fmax_u16_fu_2376</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2376</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_88_bf16_fmax_u16_fu_2382</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2382</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_89_bf16_fmax_u16_fu_2388</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2388</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_90_bf16_fmax_u16_fu_2394</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2394</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_91_bf16_fmax_u16_fu_2400</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2400</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_92_bf16_fmax_u16_fu_2406</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2406</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_93_bf16_fmax_u16_fu_2412</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2412</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_94_bf16_fmax_u16_fu_2418</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2418</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_u16_95_bf16_fmax_u16_fu_2424</InstName>
                            <ModuleName>bf16_fmax_u16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2424</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln348_fu_2774_p2 add_ln348_1_fu_2802_p2 add_ln353_fu_2888_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_2_store_fu_1317</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_2_store</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1317</ID>
                    <BindInstances>add_ln556_fu_1086_p2 add_ln556_1_fu_1095_p2 add_ln557_fu_1196_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_exp_and_bucket_fu_1452</InstName>
                    <ModuleName>activation_accelerator_Pipeline_exp_and_bucket</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1452</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8570</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8570</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8576</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8576</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8582</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8582</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8588</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8588</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8594</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8594</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8600</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8600</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8606</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8606</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8612</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8612</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8618</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8618</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8624</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8624</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8630</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8630</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8636</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8636</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8642</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8642</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8648</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8648</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8654</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8654</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_8660</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8660</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln374_fu_9047_p2 fsub_32ns_32ns_32_4_full_dsp_1_U258 fsub_32ns_32ns_32_4_full_dsp_1_U261 fsub_32ns_32ns_32_4_full_dsp_1_U254 fsub_32ns_32ns_32_4_full_dsp_1_U247 fsub_32ns_32ns_32_4_full_dsp_1_U251 fsub_32ns_32ns_32_4_full_dsp_1_U244 fsub_32ns_32ns_32_4_full_dsp_1_U259 fsub_32ns_32ns_32_4_full_dsp_1_U246 fsub_32ns_32ns_32_4_full_dsp_1_U243 fsub_32ns_32ns_32_4_full_dsp_1_U252 fsub_32ns_32ns_32_4_full_dsp_1_U255 fsub_32ns_32ns_32_4_full_dsp_1_U256 fsub_32ns_32ns_32_4_full_dsp_1_U253 fsub_32ns_32ns_32_4_full_dsp_1_U240 fsub_32ns_32ns_32_4_full_dsp_1_U239 fsub_32ns_32ns_32_4_full_dsp_1_U250 fsub_32ns_32ns_32_4_full_dsp_1_U233 fsub_32ns_32ns_32_4_full_dsp_1_U257 fsub_32ns_32ns_32_4_full_dsp_1_U249 fsub_32ns_32ns_32_4_full_dsp_1_U248 fsub_32ns_32ns_32_4_full_dsp_1_U238 fsub_32ns_32ns_32_4_full_dsp_1_U236 fsub_32ns_32ns_32_4_full_dsp_1_U237 fsub_32ns_32ns_32_4_full_dsp_1_U235 fsub_32ns_32ns_32_4_full_dsp_1_U234 fsub_32ns_32ns_32_4_full_dsp_1_U242 fsub_32ns_32ns_32_4_full_dsp_1_U241 fsub_32ns_32ns_32_4_full_dsp_1_U262 fsub_32ns_32ns_32_4_full_dsp_1_U260 fsub_32ns_32ns_32_4_full_dsp_1_U232 fsub_32ns_32ns_32_4_full_dsp_1_U263 fsub_32ns_32ns_32_4_full_dsp_1_U245 fsub_32ns_32ns_32_4_full_dsp_1_U241 fsub_32ns_32ns_32_4_full_dsp_1_U242 fsub_32ns_32ns_32_4_full_dsp_1_U247 fsub_32ns_32ns_32_4_full_dsp_1_U263 fsub_32ns_32ns_32_4_full_dsp_1_U260 fsub_32ns_32ns_32_4_full_dsp_1_U254 fsub_32ns_32ns_32_4_full_dsp_1_U245 fsub_32ns_32ns_32_4_full_dsp_1_U257 fsub_32ns_32ns_32_4_full_dsp_1_U237 fsub_32ns_32ns_32_4_full_dsp_1_U238 fsub_32ns_32ns_32_4_full_dsp_1_U234 fsub_32ns_32ns_32_4_full_dsp_1_U246 fsub_32ns_32ns_32_4_full_dsp_1_U239 fsub_32ns_32ns_32_4_full_dsp_1_U251 fsub_32ns_32ns_32_4_full_dsp_1_U235 fsub_32ns_32ns_32_4_full_dsp_1_U261 fsub_32ns_32ns_32_4_full_dsp_1_U262 fsub_32ns_32ns_32_4_full_dsp_1_U252 fsub_32ns_32ns_32_4_full_dsp_1_U249 fsub_32ns_32ns_32_4_full_dsp_1_U255 fsub_32ns_32ns_32_4_full_dsp_1_U250 fsub_32ns_32ns_32_4_full_dsp_1_U243 fsub_32ns_32ns_32_4_full_dsp_1_U244 fsub_32ns_32ns_32_4_full_dsp_1_U232 fsub_32ns_32ns_32_4_full_dsp_1_U258 fsub_32ns_32ns_32_4_full_dsp_1_U248 fsub_32ns_32ns_32_4_full_dsp_1_U253 fsub_32ns_32ns_32_4_full_dsp_1_U233 fsub_32ns_32ns_32_4_full_dsp_1_U259 fsub_32ns_32ns_32_4_full_dsp_1_U256 fsub_32ns_32ns_32_4_full_dsp_1_U236 fsub_32ns_32ns_32_4_full_dsp_1_U240</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_softmax_final_fu_1712</InstName>
                    <ModuleName>activation_accelerator_Pipeline_softmax_final</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1712</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23386</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23386</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23392</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23392</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23398</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23398</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23404</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23404</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23410</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23410</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23416</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23416</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23422</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23422</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23428</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23428</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23434</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23434</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23440</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23440</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23446</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23446</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23452</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23452</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23458</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23458</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23464</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23464</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23470</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23470</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23476</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23476</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23482</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23482</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23488</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23488</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23494</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23494</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23500</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23500</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23506</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23506</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23512</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23512</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23518</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23518</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23524</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23524</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23530</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23530</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23536</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23536</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23542</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23542</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23548</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23548</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23554</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23554</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23560</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23560</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23566</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23566</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf16_to_f32_fu_23572</InstName>
                            <ModuleName>bf16_to_f32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>23572</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6399</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6399</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6451</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6451</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6448</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6448</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6437</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6437</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6412</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6412</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6449</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6449</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6423</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6423</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6430</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6430</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6397</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6397</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6403</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6403</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6411</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6411</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6417</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6417</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6421</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6421</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6400</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6400</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6407</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6407</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6444</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6444</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6406</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6406</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6418</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6418</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6443</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6443</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6424</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6424</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6431</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6431</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6456</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6456</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6455</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6455</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6396</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6396</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6428</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6428</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6410</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6410</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6422</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6422</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6404</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6404</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6436</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6436</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6425</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6425</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6450</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6450</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6398</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6398</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln394_fu_23880_p2 fmul_32ns_32ns_32_3_max_dsp_1_U505 fmul_32ns_32ns_32_3_max_dsp_1_U511 fmul_32ns_32ns_32_3_max_dsp_1_U503 fmul_32ns_32ns_32_3_max_dsp_1_U509 fmul_32ns_32ns_32_3_max_dsp_1_U496 fmul_32ns_32ns_32_3_max_dsp_1_U516 fmul_32ns_32ns_32_3_max_dsp_1_U513 fmul_32ns_32ns_32_3_max_dsp_1_U514 fmul_32ns_32ns_32_3_max_dsp_1_U520 fmul_32ns_32ns_32_3_max_dsp_1_U493 fmul_32ns_32ns_32_3_max_dsp_1_U499 fmul_32ns_32ns_32_3_max_dsp_1_U519 fmul_32ns_32ns_32_3_max_dsp_1_U497 fmul_32ns_32ns_32_3_max_dsp_1_U512 fmul_32ns_32ns_32_3_max_dsp_1_U490 fmul_32ns_32ns_32_3_max_dsp_1_U510 fmul_32ns_32ns_32_3_max_dsp_1_U492 fmul_32ns_32ns_32_3_max_dsp_1_U498 fmul_32ns_32ns_32_3_max_dsp_1_U507 fmul_32ns_32ns_32_3_max_dsp_1_U515 fmul_32ns_32ns_32_3_max_dsp_1_U501 fmul_32ns_32ns_32_3_max_dsp_1_U494 fmul_32ns_32ns_32_3_max_dsp_1_U491 fmul_32ns_32ns_32_3_max_dsp_1_U521 fmul_32ns_32ns_32_3_max_dsp_1_U518 fmul_32ns_32ns_32_3_max_dsp_1_U508 fmul_32ns_32ns_32_3_max_dsp_1_U500 fmul_32ns_32ns_32_3_max_dsp_1_U517 fmul_32ns_32ns_32_3_max_dsp_1_U502 fmul_32ns_32ns_32_3_max_dsp_1_U504 fmul_32ns_32ns_32_3_max_dsp_1_U495 fmul_32ns_32ns_32_3_max_dsp_1_U506 fmul_32ns_32ns_32_3_max_dsp_1_U505 fmul_32ns_32ns_32_3_max_dsp_1_U511 fmul_32ns_32ns_32_3_max_dsp_1_U503 fmul_32ns_32ns_32_3_max_dsp_1_U509 fmul_32ns_32ns_32_3_max_dsp_1_U496 fmul_32ns_32ns_32_3_max_dsp_1_U516 fmul_32ns_32ns_32_3_max_dsp_1_U513 fmul_32ns_32ns_32_3_max_dsp_1_U514 fmul_32ns_32ns_32_3_max_dsp_1_U520 fmul_32ns_32ns_32_3_max_dsp_1_U493 fmul_32ns_32ns_32_3_max_dsp_1_U499 fmul_32ns_32ns_32_3_max_dsp_1_U519 fmul_32ns_32ns_32_3_max_dsp_1_U497 fmul_32ns_32ns_32_3_max_dsp_1_U512 fmul_32ns_32ns_32_3_max_dsp_1_U490 fmul_32ns_32ns_32_3_max_dsp_1_U510 fmul_32ns_32ns_32_3_max_dsp_1_U492 fmul_32ns_32ns_32_3_max_dsp_1_U498 fmul_32ns_32ns_32_3_max_dsp_1_U507 fmul_32ns_32ns_32_3_max_dsp_1_U515 fmul_32ns_32ns_32_3_max_dsp_1_U501 fmul_32ns_32ns_32_3_max_dsp_1_U494 fmul_32ns_32ns_32_3_max_dsp_1_U491 fmul_32ns_32ns_32_3_max_dsp_1_U521 fmul_32ns_32ns_32_3_max_dsp_1_U518 fmul_32ns_32ns_32_3_max_dsp_1_U508 fmul_32ns_32ns_32_3_max_dsp_1_U500 fmul_32ns_32ns_32_3_max_dsp_1_U517 fmul_32ns_32ns_32_3_max_dsp_1_U502 fmul_32ns_32ns_32_3_max_dsp_1_U504 fmul_32ns_32ns_32_3_max_dsp_1_U495 fmul_32ns_32ns_32_3_max_dsp_1_U506</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_0_load0_fu_2100</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_0_load0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2100</ID>
                    <BindInstances>add_ln500_fu_1205_p2 add_ln501_fu_1219_p2 add_ln500_1_fu_1314_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fdiv_32ns_32ns_32_9_no_dsp_1_U909 fdiv_32ns_32ns_32_9_no_dsp_1_U910 fdiv_32ns_32ns_32_9_no_dsp_1_U911 faddfsub_32ns_32ns_32_4_full_dsp_1_U981 fexp_32ns_32ns_32_8_full_dsp_1_U1014 fdiv_32ns_32ns_32_9_no_dsp_1_U914 fdiv_32ns_32ns_32_9_no_dsp_1_U915 fexp_32ns_32ns_32_8_full_dsp_1_U1013 fdiv_32ns_32ns_32_9_no_dsp_1_U917 fdiv_32ns_32ns_32_9_no_dsp_1_U918 fexp_32ns_32ns_32_8_full_dsp_1_U1018 fdiv_32ns_32ns_32_9_no_dsp_1_U920 faddfsub_32ns_32ns_32_4_full_dsp_1_U991 fexp_32ns_32ns_32_8_full_dsp_1_U1024 fdiv_32ns_32ns_32_9_no_dsp_1_U923 fdiv_32ns_32ns_32_9_no_dsp_1_U924 fexp_32ns_32ns_32_8_full_dsp_1_U1028 fdiv_32ns_32ns_32_9_no_dsp_1_U926 fdiv_32ns_32ns_32_9_no_dsp_1_U927 fexp_32ns_32ns_32_8_full_dsp_1_U1033 fdiv_32ns_32ns_32_9_no_dsp_1_U929 faddfsub_32ns_32ns_32_4_full_dsp_1_U1001 fexp_32ns_32ns_32_8_full_dsp_1_U1034 fdiv_32ns_32ns_32_9_no_dsp_1_U932 fdiv_32ns_32ns_32_9_no_dsp_1_U933 fexp_32ns_32ns_32_8_full_dsp_1_U1011 fdiv_32ns_32ns_32_9_no_dsp_1_U935 fdiv_32ns_32ns_32_9_no_dsp_1_U936 fexp_32ns_32ns_32_8_full_dsp_1_U1016 fdiv_32ns_32ns_32_9_no_dsp_1_U938 faddfsub_32ns_32ns_32_4_full_dsp_1_U979 fexp_32ns_32ns_32_8_full_dsp_1_U1012 fdiv_32ns_32ns_32_9_no_dsp_1_U909 fdiv_32ns_32ns_32_9_no_dsp_1_U910 fexp_32ns_32ns_32_8_full_dsp_1_U1010 fdiv_32ns_32ns_32_9_no_dsp_1_U912 fdiv_32ns_32ns_32_9_no_dsp_1_U913 fexp_32ns_32ns_32_8_full_dsp_1_U1015 fdiv_32ns_32ns_32_9_no_dsp_1_U915 faddfsub_32ns_32ns_32_4_full_dsp_1_U989 fexp_32ns_32ns_32_8_full_dsp_1_U1022 fdiv_32ns_32ns_32_9_no_dsp_1_U918 fdiv_32ns_32ns_32_9_no_dsp_1_U919 fdiv_32ns_32ns_32_9_no_dsp_1_U920 fdiv_32ns_32ns_32_9_no_dsp_1_U921 fdiv_32ns_32ns_32_9_no_dsp_1_U922 fdiv_32ns_32ns_32_9_no_dsp_1_U923 fdiv_32ns_32ns_32_9_no_dsp_1_U924 faddfsub_32ns_32ns_32_4_full_dsp_1_U999 fexp_32ns_32ns_32_8_full_dsp_1_U1032 fdiv_32ns_32ns_32_9_no_dsp_1_U927 fdiv_32ns_32ns_32_9_no_dsp_1_U928 fdiv_32ns_32ns_32_9_no_dsp_1_U929 fdiv_32ns_32ns_32_9_no_dsp_1_U930 fdiv_32ns_32ns_32_9_no_dsp_1_U931 fdiv_32ns_32ns_32_9_no_dsp_1_U932 fdiv_32ns_32ns_32_9_no_dsp_1_U933 fdiv_32ns_32ns_32_9_no_dsp_1_U934 fdiv_32ns_32ns_32_9_no_dsp_1_U935 fdiv_32ns_32ns_32_9_no_dsp_1_U936 fdiv_32ns_32ns_32_9_no_dsp_1_U937 fdiv_32ns_32ns_32_9_no_dsp_1_U938 fdiv_32ns_32ns_32_9_no_dsp_1_U939 fdiv_32ns_32ns_32_9_no_dsp_1_U940 activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U p_ZZ22activation_acceleratorPtS_S_iiE1x_10_U p_ZZ22activation_acceleratorPtS_S_iiE1x_11_U p_ZZ22activation_acceleratorPtS_S_iiE1x_12_U p_ZZ22activation_acceleratorPtS_S_iiE1x_13_U p_ZZ22activation_acceleratorPtS_S_iiE1x_14_U p_ZZ22activation_acceleratorPtS_S_iiE1x_15_U p_ZZ22activation_acceleratorPtS_S_iiE1x_16_U p_ZZ22activation_acceleratorPtS_S_iiE1x_17_U p_ZZ22activation_acceleratorPtS_S_iiE1x_18_U p_ZZ22activation_acceleratorPtS_S_iiE1x_19_U p_ZZ22activation_acceleratorPtS_S_iiE1x_20_U p_ZZ22activation_acceleratorPtS_S_iiE1x_21_U p_ZZ22activation_acceleratorPtS_S_iiE1x_22_U p_ZZ22activation_acceleratorPtS_S_iiE1x_23_U p_ZZ22activation_acceleratorPtS_S_iiE1x_24_U p_ZZ22activation_acceleratorPtS_S_iiE1x_25_U p_ZZ22activation_acceleratorPtS_S_iiE1x_26_U p_ZZ22activation_acceleratorPtS_S_iiE1x_27_U p_ZZ22activation_acceleratorPtS_S_iiE1x_28_U p_ZZ22activation_acceleratorPtS_S_iiE1x_29_U p_ZZ22activation_acceleratorPtS_S_iiE1x_30_U p_ZZ22activation_acceleratorPtS_S_iiE1x_31_U p_ZZ22activation_acceleratorPtS_S_iiE1x_32_U p_ZZ22activation_acceleratorPtS_S_iiE1x_33_U p_ZZ22activation_acceleratorPtS_S_iiE1x_34_U p_ZZ22activation_acceleratorPtS_S_iiE1x_35_U p_ZZ22activation_acceleratorPtS_S_iiE1x_36_U p_ZZ22activation_acceleratorPtS_S_iiE1x_37_U p_ZZ22activation_acceleratorPtS_S_iiE1x_38_U p_ZZ22activation_acceleratorPtS_S_iiE1x_39_U p_ZZ22activation_acceleratorPtS_S_iiE1x_40_U p_ZZ22activation_acceleratorPtS_S_iiE1x_41_U p_ZZ22activation_acceleratorPtS_S_iiE1x_42_U p_ZZ22activation_acceleratorPtS_S_iiE1x_43_U p_ZZ22activation_acceleratorPtS_S_iiE1x_44_U p_ZZ22activation_acceleratorPtS_S_iiE1x_45_U p_ZZ22activation_acceleratorPtS_S_iiE1x_46_U p_ZZ22activation_acceleratorPtS_S_iiE1x_47_U p_ZZ22activation_acceleratorPtS_S_iiE1x_48_U p_ZZ22activation_acceleratorPtS_S_iiE1x_49_U p_ZZ22activation_acceleratorPtS_S_iiE1x_50_U p_ZZ22activation_acceleratorPtS_S_iiE1x_51_U p_ZZ22activation_acceleratorPtS_S_iiE1x_52_U p_ZZ22activation_acceleratorPtS_S_iiE1x_53_U p_ZZ22activation_acceleratorPtS_S_iiE1x_54_U p_ZZ22activation_acceleratorPtS_S_iiE1x_55_U p_ZZ22activation_acceleratorPtS_S_iiE1x_56_U p_ZZ22activation_acceleratorPtS_S_iiE1x_57_U p_ZZ22activation_acceleratorPtS_S_iiE1x_58_U p_ZZ22activation_acceleratorPtS_S_iiE1x_59_U p_ZZ22activation_acceleratorPtS_S_iiE1x_60_U p_ZZ22activation_acceleratorPtS_S_iiE1x_61_U p_ZZ22activation_acceleratorPtS_S_iiE1x_62_U p_ZZ22activation_acceleratorPtS_S_iiE1x_63_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_2_store</Name>
            <Loops>
                <stage_2_store/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_2_store>
                        <Name>stage_2_store</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_2_store>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>86</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>477</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln556_fu_1086_p2" SOURCE="activation_accelerator.cpp:556" URAM="0" VARIABLE="add_ln556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln556_1_fu_1095_p2" SOURCE="activation_accelerator.cpp:556" URAM="0" VARIABLE="add_ln556_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln557_fu_1196_p2" SOURCE="activation_accelerator.cpp:557" URAM="0" VARIABLE="add_ln557"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf16_fmax_u16</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.071</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>193</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_max_step_loop_lane_reduce</Name>
            <Loops>
                <max_step_loop_lane_reduce/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.449</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1538</Best-caseLatency>
                    <Average-caseLatency>1538</Average-caseLatency>
                    <Worst-caseLatency>1538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1538</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <max_step_loop_lane_reduce>
                        <Name>max_step_loop_lane_reduce</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1536</Latency>
                        <AbsoluteTimeLatency>15.360 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>max_row_u16_64_bf16_fmax_u16_fu_2238</Instance>
                            <Instance>max_row_u16_65_bf16_fmax_u16_fu_2244</Instance>
                            <Instance>max_row_u16_66_bf16_fmax_u16_fu_2250</Instance>
                            <Instance>max_row_u16_67_bf16_fmax_u16_fu_2256</Instance>
                            <Instance>max_row_u16_68_bf16_fmax_u16_fu_2262</Instance>
                            <Instance>max_row_u16_69_bf16_fmax_u16_fu_2268</Instance>
                            <Instance>max_row_u16_70_bf16_fmax_u16_fu_2274</Instance>
                            <Instance>max_row_u16_71_bf16_fmax_u16_fu_2280</Instance>
                            <Instance>max_row_u16_72_bf16_fmax_u16_fu_2286</Instance>
                            <Instance>max_row_u16_73_bf16_fmax_u16_fu_2292</Instance>
                            <Instance>max_row_u16_74_bf16_fmax_u16_fu_2298</Instance>
                            <Instance>max_row_u16_75_bf16_fmax_u16_fu_2304</Instance>
                            <Instance>max_row_u16_76_bf16_fmax_u16_fu_2310</Instance>
                            <Instance>max_row_u16_77_bf16_fmax_u16_fu_2316</Instance>
                            <Instance>max_row_u16_78_bf16_fmax_u16_fu_2322</Instance>
                            <Instance>max_row_u16_79_bf16_fmax_u16_fu_2328</Instance>
                            <Instance>max_row_u16_80_bf16_fmax_u16_fu_2334</Instance>
                            <Instance>max_row_u16_81_bf16_fmax_u16_fu_2340</Instance>
                            <Instance>max_row_u16_82_bf16_fmax_u16_fu_2346</Instance>
                            <Instance>max_row_u16_83_bf16_fmax_u16_fu_2352</Instance>
                            <Instance>max_row_u16_84_bf16_fmax_u16_fu_2358</Instance>
                            <Instance>max_row_u16_85_bf16_fmax_u16_fu_2364</Instance>
                            <Instance>max_row_u16_86_bf16_fmax_u16_fu_2370</Instance>
                            <Instance>max_row_u16_87_bf16_fmax_u16_fu_2376</Instance>
                            <Instance>max_row_u16_88_bf16_fmax_u16_fu_2382</Instance>
                            <Instance>max_row_u16_89_bf16_fmax_u16_fu_2388</Instance>
                            <Instance>max_row_u16_90_bf16_fmax_u16_fu_2394</Instance>
                            <Instance>max_row_u16_91_bf16_fmax_u16_fu_2400</Instance>
                            <Instance>max_row_u16_92_bf16_fmax_u16_fu_2406</Instance>
                            <Instance>max_row_u16_93_bf16_fmax_u16_fu_2412</Instance>
                            <Instance>max_row_u16_94_bf16_fmax_u16_fu_2418</Instance>
                            <Instance>max_row_u16_95_bf16_fmax_u16_fu_2424</Instance>
                        </InstanceList>
                    </max_step_loop_lane_reduce>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3109</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>11515</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="max_step_loop_lane_reduce" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_fu_2774_p2" SOURCE="activation_accelerator.cpp:348" URAM="0" VARIABLE="add_ln348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="max_step_loop_lane_reduce" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_1_fu_2802_p2" SOURCE="activation_accelerator.cpp:348" URAM="0" VARIABLE="add_ln348_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="max_step_loop_lane_reduce" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_2888_p2" SOURCE="activation_accelerator.cpp:353" URAM="0" VARIABLE="add_ln353"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf16_to_f32</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>0</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_exp_and_bucket</Name>
            <Loops>
                <exp_and_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3090</Best-caseLatency>
                    <Average-caseLatency>3090</Average-caseLatency>
                    <Worst-caseLatency>3090</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3090</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <exp_and_bucket>
                        <Name>exp_and_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>3088</Latency>
                        <AbsoluteTimeLatency>30.880 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_bf16_to_f32_fu_8570</Instance>
                            <Instance>grp_bf16_to_f32_fu_8576</Instance>
                            <Instance>grp_bf16_to_f32_fu_8582</Instance>
                            <Instance>grp_bf16_to_f32_fu_8588</Instance>
                            <Instance>grp_bf16_to_f32_fu_8594</Instance>
                            <Instance>grp_bf16_to_f32_fu_8600</Instance>
                            <Instance>grp_bf16_to_f32_fu_8606</Instance>
                            <Instance>grp_bf16_to_f32_fu_8612</Instance>
                            <Instance>grp_bf16_to_f32_fu_8618</Instance>
                            <Instance>grp_bf16_to_f32_fu_8624</Instance>
                            <Instance>grp_bf16_to_f32_fu_8630</Instance>
                            <Instance>grp_bf16_to_f32_fu_8636</Instance>
                            <Instance>grp_bf16_to_f32_fu_8642</Instance>
                            <Instance>grp_bf16_to_f32_fu_8648</Instance>
                            <Instance>grp_bf16_to_f32_fu_8654</Instance>
                            <Instance>grp_bf16_to_f32_fu_8660</Instance>
                        </InstanceList>
                    </exp_and_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>14778</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>10116</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_fu_9047_p2" SOURCE="activation_accelerator.cpp:374" URAM="0" VARIABLE="add_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U258" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U261" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U254" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U247" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U251" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U244" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U259" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U246" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U243" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U252" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U255" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U256" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U253" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U240" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U239" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U250" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U233" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U257" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U249" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U248" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U238" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U236" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U237" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U235" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U234" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U242" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U241" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U262" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U260" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U232" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U263" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U245" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U241" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U242" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U247" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U263" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U260" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U254" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U245" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U257" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U237" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U238" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U234" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U246" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U239" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U251" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U235" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U261" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U262" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U252" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U249" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U255" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U250" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U243" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U244" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U232" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U258" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U248" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U253" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U233" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U259" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U256" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U236" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="exp_and_bucket" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U240" SOURCE="activation_accelerator.cpp:386" URAM="0" VARIABLE="x_assign_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>round_float32_to_bf16_ieee</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.015</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="rounded_fu_202_p2" SOURCE="activation_accelerator.cpp:58" URAM="0" VARIABLE="rounded"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_226_p2" SOURCE="activation_accelerator.cpp:62" URAM="0" VARIABLE="add_ln62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_softmax_final</Name>
            <Loops>
                <softmax_final/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1554</Best-caseLatency>
                    <Average-caseLatency>1554</Average-caseLatency>
                    <Worst-caseLatency>1554</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1554</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <softmax_final>
                        <Name>softmax_final</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1552</Latency>
                        <AbsoluteTimeLatency>15.520 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6399</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6451</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6448</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6437</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6412</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6449</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6423</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6430</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6397</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6403</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6411</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6417</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6421</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6400</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6407</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6444</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6406</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6418</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6443</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6424</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6431</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6456</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6455</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6396</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6428</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6410</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6422</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6404</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6436</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6425</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6450</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6398</Instance>
                            <Instance>grp_bf16_to_f32_fu_23386</Instance>
                            <Instance>grp_bf16_to_f32_fu_23392</Instance>
                            <Instance>grp_bf16_to_f32_fu_23398</Instance>
                            <Instance>grp_bf16_to_f32_fu_23404</Instance>
                            <Instance>grp_bf16_to_f32_fu_23410</Instance>
                            <Instance>grp_bf16_to_f32_fu_23416</Instance>
                            <Instance>grp_bf16_to_f32_fu_23422</Instance>
                            <Instance>grp_bf16_to_f32_fu_23428</Instance>
                            <Instance>grp_bf16_to_f32_fu_23434</Instance>
                            <Instance>grp_bf16_to_f32_fu_23440</Instance>
                            <Instance>grp_bf16_to_f32_fu_23446</Instance>
                            <Instance>grp_bf16_to_f32_fu_23452</Instance>
                            <Instance>grp_bf16_to_f32_fu_23458</Instance>
                            <Instance>grp_bf16_to_f32_fu_23464</Instance>
                            <Instance>grp_bf16_to_f32_fu_23470</Instance>
                            <Instance>grp_bf16_to_f32_fu_23476</Instance>
                            <Instance>grp_bf16_to_f32_fu_23482</Instance>
                            <Instance>grp_bf16_to_f32_fu_23488</Instance>
                            <Instance>grp_bf16_to_f32_fu_23494</Instance>
                            <Instance>grp_bf16_to_f32_fu_23500</Instance>
                            <Instance>grp_bf16_to_f32_fu_23506</Instance>
                            <Instance>grp_bf16_to_f32_fu_23512</Instance>
                            <Instance>grp_bf16_to_f32_fu_23518</Instance>
                            <Instance>grp_bf16_to_f32_fu_23524</Instance>
                            <Instance>grp_bf16_to_f32_fu_23530</Instance>
                            <Instance>grp_bf16_to_f32_fu_23536</Instance>
                            <Instance>grp_bf16_to_f32_fu_23542</Instance>
                            <Instance>grp_bf16_to_f32_fu_23548</Instance>
                            <Instance>grp_bf16_to_f32_fu_23554</Instance>
                            <Instance>grp_bf16_to_f32_fu_23560</Instance>
                            <Instance>grp_bf16_to_f32_fu_23566</Instance>
                            <Instance>grp_bf16_to_f32_fu_23572</Instance>
                        </InstanceList>
                    </softmax_final>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>96</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>11946</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>13674</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="softmax_final" OPTYPE="add" PRAGMA="" RTLNAME="add_ln394_fu_23880_p2" SOURCE="activation_accelerator.cpp:394" URAM="0" VARIABLE="add_ln394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U505" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U511" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U503" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U509" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U496" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U516" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U513" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U514" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U520" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U493" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U499" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U519" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U497" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U512" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U490" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U510" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U492" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U498" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U507" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U515" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U501" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U494" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U491" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U521" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U518" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U508" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U500" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U517" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U502" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U504" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U495" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U506" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U505" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U511" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U503" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U509" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U496" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U516" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U513" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U514" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U520" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U493" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U499" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U519" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U497" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U512" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U490" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U510" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U492" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U498" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U507" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U515" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U501" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U494" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U491" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U521" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U518" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U508" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U500" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U517" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U502" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U504" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U495" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="softmax_final" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U506" SOURCE="activation_accelerator.cpp:408" URAM="0" VARIABLE="y_f32_63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_0_load0</Name>
            <Loops>
                <stage_0_load0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_0_load0>
                        <Name>stage_0_load0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_0_load0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln500_fu_1205_p2" SOURCE="activation_accelerator.cpp:500" URAM="0" VARIABLE="add_ln500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln501_fu_1219_p2" SOURCE="activation_accelerator.cpp:501" URAM="0" VARIABLE="add_ln501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln500_1_fu_1314_p2" SOURCE="activation_accelerator.cpp:500" URAM="0" VARIABLE="add_ln500_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>25357</Average-caseLatency>
                    <Worst-caseLatency>49165</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.254 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 49166</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>44</UTIL_BRAM>
                    <DSP>448</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>35</UTIL_DSP>
                    <FF>52896</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>22</UTIL_FF>
                    <LUT>89961</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>76</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U909" SOURCE="" URAM="0" VARIABLE="div88_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U910" SOURCE="" URAM="0" VARIABLE="div88_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U911" SOURCE="" URAM="0" VARIABLE="div88_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U981" SOURCE="" URAM="0" VARIABLE="div88_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1014" SOURCE="" URAM="0" VARIABLE="div88_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U914" SOURCE="" URAM="0" VARIABLE="div88_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U915" SOURCE="" URAM="0" VARIABLE="div88_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1013" SOURCE="" URAM="0" VARIABLE="div88_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U917" SOURCE="" URAM="0" VARIABLE="div88_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U918" SOURCE="" URAM="0" VARIABLE="div88_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1018" SOURCE="" URAM="0" VARIABLE="div88_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U920" SOURCE="" URAM="0" VARIABLE="div88_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U991" SOURCE="" URAM="0" VARIABLE="div88_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1024" SOURCE="" URAM="0" VARIABLE="div88_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U923" SOURCE="" URAM="0" VARIABLE="div88_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U924" SOURCE="" URAM="0" VARIABLE="div88_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1028" SOURCE="" URAM="0" VARIABLE="div88_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U926" SOURCE="" URAM="0" VARIABLE="div88_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U927" SOURCE="" URAM="0" VARIABLE="div88_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1033" SOURCE="" URAM="0" VARIABLE="div88_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U929" SOURCE="" URAM="0" VARIABLE="div88_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1001" SOURCE="" URAM="0" VARIABLE="div88_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1034" SOURCE="" URAM="0" VARIABLE="div88_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U932" SOURCE="" URAM="0" VARIABLE="div88_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U933" SOURCE="" URAM="0" VARIABLE="div88_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1011" SOURCE="" URAM="0" VARIABLE="div88_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U935" SOURCE="" URAM="0" VARIABLE="div88_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U936" SOURCE="" URAM="0" VARIABLE="div88_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1016" SOURCE="" URAM="0" VARIABLE="div88_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U938" SOURCE="" URAM="0" VARIABLE="div88_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U979" SOURCE="" URAM="0" VARIABLE="div88_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1012" SOURCE="" URAM="0" VARIABLE="div88_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U909" SOURCE="" URAM="0" VARIABLE="div88_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U910" SOURCE="" URAM="0" VARIABLE="div88_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1010" SOURCE="" URAM="0" VARIABLE="div88_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U912" SOURCE="" URAM="0" VARIABLE="div88_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U913" SOURCE="" URAM="0" VARIABLE="div88_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1015" SOURCE="" URAM="0" VARIABLE="div88_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U915" SOURCE="" URAM="0" VARIABLE="div88_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U989" SOURCE="" URAM="0" VARIABLE="div88_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1022" SOURCE="" URAM="0" VARIABLE="div88_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U918" SOURCE="" URAM="0" VARIABLE="div88_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U919" SOURCE="" URAM="0" VARIABLE="div88_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U920" SOURCE="" URAM="0" VARIABLE="div88_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U921" SOURCE="" URAM="0" VARIABLE="div88_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U922" SOURCE="" URAM="0" VARIABLE="div88_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U923" SOURCE="" URAM="0" VARIABLE="div88_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U924" SOURCE="" URAM="0" VARIABLE="div88_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U999" SOURCE="" URAM="0" VARIABLE="div88_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1032" SOURCE="" URAM="0" VARIABLE="div88_i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U927" SOURCE="" URAM="0" VARIABLE="div88_i_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U928" SOURCE="" URAM="0" VARIABLE="div88_i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U929" SOURCE="" URAM="0" VARIABLE="div88_i_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U930" SOURCE="" URAM="0" VARIABLE="div88_i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U931" SOURCE="" URAM="0" VARIABLE="div88_i_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U932" SOURCE="" URAM="0" VARIABLE="div88_i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U933" SOURCE="" URAM="0" VARIABLE="div88_i_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U934" SOURCE="" URAM="0" VARIABLE="div88_i_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U935" SOURCE="" URAM="0" VARIABLE="div88_i_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U936" SOURCE="" URAM="0" VARIABLE="div88_i_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U937" SOURCE="" URAM="0" VARIABLE="div88_i_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U938" SOURCE="" URAM="0" VARIABLE="div88_i_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U939" SOURCE="" URAM="0" VARIABLE="div88_i_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U940" SOURCE="" URAM="0" VARIABLE="div88_i_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_32_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_33_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_34_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_35_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_36_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_37_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_38_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_39_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_40_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_41_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_42_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_43_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_44_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_45_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_46_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_47_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_48_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_49_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_50_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_51_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_52_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_53_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_54_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_55_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_56_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_57_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_58_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_59_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_60_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_61_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_62_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE1x_63_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE1x_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="fulldsp" op="fadd"/>
            <ENTRY impl="fulldsp" op="fsub"/>
            <ENTRY impl="maxdsp" op="fmul"/>
        </config_op>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in0" index="0" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in1" index="1" direction="unused" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="in1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stage" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="stage" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="config" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in0_1" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 31 to 0 of in0"/>
                    </fields>
                </register>
                <register offset="0x14" name="in0_2" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 63 to 32 of in0"/>
                    </fields>
                </register>
                <register offset="0x1c" name="in1_1" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 31 to 0 of in1"/>
                    </fields>
                </register>
                <register offset="0x20" name="in1_2" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 63 to 32 of in1"/>
                    </fields>
                </register>
                <register offset="0x28" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x34" name="stage" access="W" description="Data signal of stage" range="32">
                    <fields>
                        <field offset="0" width="32" name="stage" access="W" description="Bit 31 to 0 of stage"/>
                    </fields>
                </register>
                <register offset="0x3c" name="config_r" access="W" description="Data signal of config_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="config_r" access="W" description="Bit 31 to 0 of config_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="in1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="stage"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="config"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">in0_1, 0x10, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in0_2, 0x14, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in1_1, 0x1c, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">in1_2, 0x20, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">out_r_1, 0x28, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">out_r_2, 0x2c, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">stage, 0x34, 32, W, Data signal of stage, </column>
                    <column name="s_axi_control">config_r, 0x3c, 32, W, Data signal of config_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in0">in, unsigned short*</column>
                    <column name="in1">unused, unsigned short*</column>
                    <column name="out">out, unsigned short*</column>
                    <column name="stage">in, int</column>
                    <column name="config">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in0">m_axi_gmem0, interface, , </column>
                    <column name="in0">s_axi_control, register, offset, name=in0_1 offset=0x10 range=32</column>
                    <column name="in0">s_axi_control, register, offset, name=in0_2 offset=0x14 range=32</column>
                    <column name="in1">m_axi_gmem1, interface, , </column>
                    <column name="in1">s_axi_control, register, offset, name=in1_1 offset=0x1c range=32</column>
                    <column name="in1">s_axi_control, register, offset, name=in1_2 offset=0x20 range=32</column>
                    <column name="out">m_axi_gmem2, interface, , </column>
                    <column name="out">s_axi_control, interface, offset, </column>
                    <column name="stage">s_axi_control, register, , name=stage offset=0x34 range=32</column>
                    <column name="config">s_axi_control, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem0">stage_0_load0, read, 49152, 16, activation_accelerator.cpp:500:9</column>
                    <column name="m_axi_gmem2">stage_2_store, write, 49152, 16, activation_accelerator.cpp:556:9</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem0">in0, stage_0_load0, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:500:9</column>
                    <column name="m_axi_gmem2">out, stage_2_store, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:556:9</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="./bf16_accl.h:27" status="valid" parentFunction="bf16_to_f32" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:47" status="valid" parentFunction="bf16_to_float" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:113" status="valid" parentFunction="bf16_fmax_u16" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:140" status="valid" parentFunction="bf16add_fast" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:286" status="valid" parentFunction="f32_add" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:292" status="valid" parentFunction="f32_expf" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:325" status="valid" parentFunction="square" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="./bf16_accl.h:333" status="valid" parentFunction="square" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./bf16_accl.h:340" status="valid" parentFunction="square" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bf16_accl.h:352" status="valid" parentFunction="accumulate_column" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="./bf16_accl.h:356" status="valid" parentFunction="accumulate_column" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./reduce_tree.h:17" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="./reduce_tree.h:18" status="valid" parentFunction="row_reduce" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="./reduce_tree.h:25" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./reduce_tree.h:35" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./reduce_tree.h:38" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./reduce_tree.h:61" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./reduce_tree.h:64" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./reduce_tree.h:76" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:18" status="valid" parentFunction="round_float32_to_bf16_ieee" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="activation_accelerator.cpp:89" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="off"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:90" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="function instances=round_float32_to_bf16_ieee limit=64"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:98" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:99" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:100" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:104" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:115" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:125" status="valid" parentFunction="float_rms_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:126" status="valid" parentFunction="float_rms_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:127" status="valid" parentFunction="float_rms_norm3" variable="rms_sq" isDirective="0" options="variable=rms_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:128" status="valid" parentFunction="float_rms_norm3" variable="rms_sq" isDirective="0" options="variable=rms_sq inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:133" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:142" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:149" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:153" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:166" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:175" status="valid" parentFunction="float_layer_norm3" variable="partial_mean" isDirective="0" options="variable=partial_mean complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:176" status="valid" parentFunction="float_layer_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:178" status="valid" parentFunction="float_layer_norm3" variable="partial_mean" isDirective="0" options="variable=partial_mean inter false"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:179" status="valid" parentFunction="float_layer_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:185" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:196" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:199" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:206" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:214" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:215" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:216" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fsub limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:217" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:224" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:225" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fsub limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:228" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:239" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="off"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:251" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:252" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:253" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:254" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:255" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:281" status="valid" parentFunction="float_add2" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:289" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:290" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:293" status="valid" parentFunction="float_add2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:307" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:317" status="valid" parentFunction="float_safe_softmax3" variable="max_row" isDirective="0" options="variable=max_row complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:320" status="valid" parentFunction="float_safe_softmax3" variable="sum_row" isDirective="0" options="variable=sum_row complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:323" status="valid" parentFunction="float_safe_softmax3" variable="max_row_u16" isDirective="0" options="variable=max_row_u16 complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:341" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:355" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:369" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:375" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:376" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:383" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:395" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:396" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:397" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:400" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:418" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:424" status="valid" parentFunction="float_multiply2" variable="tmp_batch" isDirective="0" options="variable=tmp_batch complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:425" status="valid" parentFunction="float_multiply2" variable="tmp_batch_bf16" isDirective="0" options="variable=tmp_batch_bf16 complete"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:432" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 64"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:433" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:437" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="activation_accelerator.cpp:462" status="valid" parentFunction="activation_accelerator" variable="in0" isDirective="0" options="m_axi port=in0 offset=slave bundle=gmem0 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:463" status="valid" parentFunction="activation_accelerator" variable="in1" isDirective="0" options="m_axi port=in1 offset=slave bundle=gmem1 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:464" status="valid" parentFunction="activation_accelerator" variable="out" isDirective="0" options="m_axi port=out offset=slave bundle=gmem2 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:465" status="valid" parentFunction="activation_accelerator" variable="stage" isDirective="0" options="s_axilite port=stage"/>
        <Pragma type="interface" location="activation_accelerator.cpp:466" status="valid" parentFunction="activation_accelerator" variable="config" isDirective="0" options="s_axilite port=config"/>
        <Pragma type="interface" location="activation_accelerator.cpp:467" status="valid" parentFunction="activation_accelerator" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:474" status="valid" parentFunction="activation_accelerator" variable="x" isDirective="0" options="variable=x block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:475" status="valid" parentFunction="activation_accelerator" variable="x" isDirective="0" options="variable=x inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:476" status="valid" parentFunction="activation_accelerator" variable="buf2" isDirective="0" options="variable=buf2 block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:477" status="valid" parentFunction="activation_accelerator" variable="buf2" isDirective="0" options="variable=buf2 inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:478" status="valid" parentFunction="activation_accelerator" variable="y" isDirective="0" options="variable=y block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:479" status="valid" parentFunction="activation_accelerator" variable="y" isDirective="0" options="variable=y inter false"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:484" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:485" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:486" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fsub limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:487" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:488" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fmax limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:489" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fdiv limit=32"/>
    </PragmaReport>
</profile>

