<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FirstHomework.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ATB_MIPS_ALU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ATB_MIPS_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ATB_MIPS_ALU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ATB_MIPS_ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1380180281" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1380180281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380395240" xil_pn:in_ck="1774046882593613682" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1380395240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="FA.vhd"/>
      <outfile xil_pn:name="LACUnit.vhd"/>
      <outfile xil_pn:name="Top.vhd"/>
      <outfile xil_pn:name="atb_ALU.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1380391656" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7477719678637821136" xil_pn:start_ts="1380391656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380391656" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2632620693903044882" xil_pn:start_ts="1380391656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380391313" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2524316903743563411" xil_pn:start_ts="1380391313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380395240" xil_pn:in_ck="1774046882593613682" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1380395240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="FA.vhd"/>
      <outfile xil_pn:name="LACUnit.vhd"/>
      <outfile xil_pn:name="Top.vhd"/>
      <outfile xil_pn:name="atb_ALU.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1380395243" xil_pn:in_ck="1774046882593613682" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5949269586255804698" xil_pn:start_ts="1380395240">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380186460" xil_pn:in_ck="5453654293831836469" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3741991307781680745" xil_pn:start_ts="1380186460">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
