
patient management system.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fb0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000090c  08006150  08006150  00016150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a5c  08006a5c  000200d8  2**0
                  CONTENTS
  4 .ARM          00000008  08006a5c  08006a5c  00016a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a64  08006a64  000200d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a64  08006a64  00016a64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a68  08006a68  00016a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  08006a6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000604  200000d8  08006b44  000200d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006dc  08006b44  000206dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b453  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f0d  00000000  00000000  0002b55b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a38  00000000  00000000  0002d468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002dea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000178dd  00000000  00000000  0002e7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dbed  00000000  00000000  000460d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092892  00000000  00000000  00053cc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e6554  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d5c  00000000  00000000  000e65a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000d8 	.word	0x200000d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006138 	.word	0x08006138

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000dc 	.word	0x200000dc
 80001dc:	08006138 	.word	0x08006138

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <DS3231_set_time>:
#include "DS3231.h"

extern I2C_HandleTypeDef hi2c1;

void DS3231_set_time(uint8_t sec, uint8_t minute, uint8_t hour)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b086      	sub	sp, #24
 8000588:	af02      	add	r7, sp, #8
 800058a:	4603      	mov	r3, r0
 800058c:	71fb      	strb	r3, [r7, #7]
 800058e:	460b      	mov	r3, r1
 8000590:	71bb      	strb	r3, [r7, #6]
 8000592:	4613      	mov	r3, r2
 8000594:	717b      	strb	r3, [r7, #5]
  uint8_t buffer[4];

  buffer[0] = SECONDS_AD;
 8000596:	2300      	movs	r3, #0
 8000598:	733b      	strb	r3, [r7, #12]
  buffer[1] = ((sec/10)<<4) + (sec%10);
 800059a:	79fb      	ldrb	r3, [r7, #7]
 800059c:	4a28      	ldr	r2, [pc, #160]	; (8000640 <DS3231_set_time+0xbc>)
 800059e:	fba2 2303 	umull	r2, r3, r2, r3
 80005a2:	08db      	lsrs	r3, r3, #3
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	011b      	lsls	r3, r3, #4
 80005a8:	b2d8      	uxtb	r0, r3
 80005aa:	79fa      	ldrb	r2, [r7, #7]
 80005ac:	4b24      	ldr	r3, [pc, #144]	; (8000640 <DS3231_set_time+0xbc>)
 80005ae:	fba3 1302 	umull	r1, r3, r3, r2
 80005b2:	08d9      	lsrs	r1, r3, #3
 80005b4:	460b      	mov	r3, r1
 80005b6:	009b      	lsls	r3, r3, #2
 80005b8:	440b      	add	r3, r1
 80005ba:	005b      	lsls	r3, r3, #1
 80005bc:	1ad3      	subs	r3, r2, r3
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	4403      	add	r3, r0
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	737b      	strb	r3, [r7, #13]
  buffer[2] = ((minute/10)<<4) + (minute%10);
 80005c6:	79bb      	ldrb	r3, [r7, #6]
 80005c8:	4a1d      	ldr	r2, [pc, #116]	; (8000640 <DS3231_set_time+0xbc>)
 80005ca:	fba2 2303 	umull	r2, r3, r2, r3
 80005ce:	08db      	lsrs	r3, r3, #3
 80005d0:	b2db      	uxtb	r3, r3
 80005d2:	011b      	lsls	r3, r3, #4
 80005d4:	b2d8      	uxtb	r0, r3
 80005d6:	79ba      	ldrb	r2, [r7, #6]
 80005d8:	4b19      	ldr	r3, [pc, #100]	; (8000640 <DS3231_set_time+0xbc>)
 80005da:	fba3 1302 	umull	r1, r3, r3, r2
 80005de:	08d9      	lsrs	r1, r3, #3
 80005e0:	460b      	mov	r3, r1
 80005e2:	009b      	lsls	r3, r3, #2
 80005e4:	440b      	add	r3, r1
 80005e6:	005b      	lsls	r3, r3, #1
 80005e8:	1ad3      	subs	r3, r2, r3
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	4403      	add	r3, r0
 80005ee:	b2db      	uxtb	r3, r3
 80005f0:	73bb      	strb	r3, [r7, #14]
  buffer[3] = (((hour/10)&0x03)<<4) + (hour%10);
 80005f2:	797b      	ldrb	r3, [r7, #5]
 80005f4:	4a12      	ldr	r2, [pc, #72]	; (8000640 <DS3231_set_time+0xbc>)
 80005f6:	fba2 2303 	umull	r2, r3, r2, r3
 80005fa:	08db      	lsrs	r3, r3, #3
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	011b      	lsls	r3, r3, #4
 8000600:	b2db      	uxtb	r3, r3
 8000602:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000606:	b2d8      	uxtb	r0, r3
 8000608:	797a      	ldrb	r2, [r7, #5]
 800060a:	4b0d      	ldr	r3, [pc, #52]	; (8000640 <DS3231_set_time+0xbc>)
 800060c:	fba3 1302 	umull	r1, r3, r3, r2
 8000610:	08d9      	lsrs	r1, r3, #3
 8000612:	460b      	mov	r3, r1
 8000614:	009b      	lsls	r3, r3, #2
 8000616:	440b      	add	r3, r1
 8000618:	005b      	lsls	r3, r3, #1
 800061a:	1ad3      	subs	r3, r2, r3
 800061c:	b2db      	uxtb	r3, r3
 800061e:	4403      	add	r3, r0
 8000620:	b2db      	uxtb	r3, r3
 8000622:	73fb      	strb	r3, [r7, #15]

  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x00, &buffer[0], 4, 100);
 8000624:	f107 020c 	add.w	r2, r7, #12
 8000628:	2364      	movs	r3, #100	; 0x64
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	2304      	movs	r3, #4
 800062e:	2157      	movs	r1, #87	; 0x57
 8000630:	4804      	ldr	r0, [pc, #16]	; (8000644 <DS3231_set_time+0xc0>)
 8000632:	f003 fd0f 	bl	8004054 <HAL_I2C_Master_Transmit>
}
 8000636:	bf00      	nop
 8000638:	3710      	adds	r7, #16
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	cccccccd 	.word	0xcccccccd
 8000644:	2000019c 	.word	0x2000019c

08000648 <DS3231_get_time>:

void DS3231_get_time(uint8_t *get_second, uint8_t *get_minute, uint8_t *get_hour)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b088      	sub	sp, #32
 800064c:	af02      	add	r7, sp, #8
 800064e:	60f8      	str	r0, [r7, #12]
 8000650:	60b9      	str	r1, [r7, #8]
 8000652:	607a      	str	r2, [r7, #4]
  uint8_t buffer;

  buffer = SECONDS_AD;
 8000654:	2300      	movs	r3, #0
 8000656:	75fb      	strb	r3, [r7, #23]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000658:	f107 0217 	add.w	r2, r7, #23
 800065c:	2364      	movs	r3, #100	; 0x64
 800065e:	9300      	str	r3, [sp, #0]
 8000660:	2301      	movs	r3, #1
 8000662:	2157      	movs	r1, #87	; 0x57
 8000664:	4836      	ldr	r0, [pc, #216]	; (8000740 <DS3231_get_time+0xf8>)
 8000666:	f003 fcf5 	bl	8004054 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_second, 1, 100);
 800066a:	2364      	movs	r3, #100	; 0x64
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2301      	movs	r3, #1
 8000670:	68fa      	ldr	r2, [r7, #12]
 8000672:	2157      	movs	r1, #87	; 0x57
 8000674:	4832      	ldr	r0, [pc, #200]	; (8000740 <DS3231_get_time+0xf8>)
 8000676:	f003 fdeb 	bl	8004250 <HAL_I2C_Master_Receive>

  buffer = MINUTES_AD;
 800067a:	2301      	movs	r3, #1
 800067c:	75fb      	strb	r3, [r7, #23]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 800067e:	f107 0217 	add.w	r2, r7, #23
 8000682:	2364      	movs	r3, #100	; 0x64
 8000684:	9300      	str	r3, [sp, #0]
 8000686:	2301      	movs	r3, #1
 8000688:	2157      	movs	r1, #87	; 0x57
 800068a:	482d      	ldr	r0, [pc, #180]	; (8000740 <DS3231_get_time+0xf8>)
 800068c:	f003 fce2 	bl	8004054 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_minute, 1, 100);
 8000690:	2364      	movs	r3, #100	; 0x64
 8000692:	9300      	str	r3, [sp, #0]
 8000694:	2301      	movs	r3, #1
 8000696:	68ba      	ldr	r2, [r7, #8]
 8000698:	2157      	movs	r1, #87	; 0x57
 800069a:	4829      	ldr	r0, [pc, #164]	; (8000740 <DS3231_get_time+0xf8>)
 800069c:	f003 fdd8 	bl	8004250 <HAL_I2C_Master_Receive>

  buffer = HOURS_AD;
 80006a0:	2302      	movs	r3, #2
 80006a2:	75fb      	strb	r3, [r7, #23]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 80006a4:	f107 0217 	add.w	r2, r7, #23
 80006a8:	2364      	movs	r3, #100	; 0x64
 80006aa:	9300      	str	r3, [sp, #0]
 80006ac:	2301      	movs	r3, #1
 80006ae:	2157      	movs	r1, #87	; 0x57
 80006b0:	4823      	ldr	r0, [pc, #140]	; (8000740 <DS3231_get_time+0xf8>)
 80006b2:	f003 fccf 	bl	8004054 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_hour, 1, 100);
 80006b6:	2364      	movs	r3, #100	; 0x64
 80006b8:	9300      	str	r3, [sp, #0]
 80006ba:	2301      	movs	r3, #1
 80006bc:	687a      	ldr	r2, [r7, #4]
 80006be:	2157      	movs	r1, #87	; 0x57
 80006c0:	481f      	ldr	r0, [pc, #124]	; (8000740 <DS3231_get_time+0xf8>)
 80006c2:	f003 fdc5 	bl	8004250 <HAL_I2C_Master_Receive>

  *get_hour = (((*get_hour & 0x30) >> 4) * 10) + (*get_hour & 0x0f);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	111b      	asrs	r3, r3, #4
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	f003 0303 	and.w	r3, r3, #3
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	461a      	mov	r2, r3
 80006d6:	0092      	lsls	r2, r2, #2
 80006d8:	4413      	add	r3, r2
 80006da:	005b      	lsls	r3, r3, #1
 80006dc:	b2da      	uxtb	r2, r3
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	f003 030f 	and.w	r3, r3, #15
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	4413      	add	r3, r2
 80006ea:	b2da      	uxtb	r2, r3
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	701a      	strb	r2, [r3, #0]
  *get_minute = ((*get_minute >> 4) * 10) + (*get_minute & 0x0f);
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	091b      	lsrs	r3, r3, #4
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	461a      	mov	r2, r3
 80006fa:	0092      	lsls	r2, r2, #2
 80006fc:	4413      	add	r3, r2
 80006fe:	005b      	lsls	r3, r3, #1
 8000700:	b2da      	uxtb	r2, r3
 8000702:	68bb      	ldr	r3, [r7, #8]
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	f003 030f 	and.w	r3, r3, #15
 800070a:	b2db      	uxtb	r3, r3
 800070c:	4413      	add	r3, r2
 800070e:	b2da      	uxtb	r2, r3
 8000710:	68bb      	ldr	r3, [r7, #8]
 8000712:	701a      	strb	r2, [r3, #0]
  *get_second = ((*get_second >> 4) * 10) + (*get_second & 0x0f);
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	091b      	lsrs	r3, r3, #4
 800071a:	b2db      	uxtb	r3, r3
 800071c:	461a      	mov	r2, r3
 800071e:	0092      	lsls	r2, r2, #2
 8000720:	4413      	add	r3, r2
 8000722:	005b      	lsls	r3, r3, #1
 8000724:	b2da      	uxtb	r2, r3
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	f003 030f 	and.w	r3, r3, #15
 800072e:	b2db      	uxtb	r3, r3
 8000730:	4413      	add	r3, r2
 8000732:	b2da      	uxtb	r2, r3
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	701a      	strb	r2, [r3, #0]
}
 8000738:	bf00      	nop
 800073a:	3718      	adds	r7, #24
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	2000019c 	.word	0x2000019c

08000744 <DS3231_set_date>:

void DS3231_set_date(uint8_t day, uint8_t month, uint8_t year)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b086      	sub	sp, #24
 8000748:	af02      	add	r7, sp, #8
 800074a:	4603      	mov	r3, r0
 800074c:	71fb      	strb	r3, [r7, #7]
 800074e:	460b      	mov	r3, r1
 8000750:	71bb      	strb	r3, [r7, #6]
 8000752:	4613      	mov	r3, r2
 8000754:	717b      	strb	r3, [r7, #5]
  uint8_t buffer[4];

  buffer[0] = DATE_AD;
 8000756:	2304      	movs	r3, #4
 8000758:	733b      	strb	r3, [r7, #12]
  buffer[1] = ((day/10)<<4) + (day%10);
 800075a:	79fb      	ldrb	r3, [r7, #7]
 800075c:	4a28      	ldr	r2, [pc, #160]	; (8000800 <DS3231_set_date+0xbc>)
 800075e:	fba2 2303 	umull	r2, r3, r2, r3
 8000762:	08db      	lsrs	r3, r3, #3
 8000764:	b2db      	uxtb	r3, r3
 8000766:	011b      	lsls	r3, r3, #4
 8000768:	b2d8      	uxtb	r0, r3
 800076a:	79fa      	ldrb	r2, [r7, #7]
 800076c:	4b24      	ldr	r3, [pc, #144]	; (8000800 <DS3231_set_date+0xbc>)
 800076e:	fba3 1302 	umull	r1, r3, r3, r2
 8000772:	08d9      	lsrs	r1, r3, #3
 8000774:	460b      	mov	r3, r1
 8000776:	009b      	lsls	r3, r3, #2
 8000778:	440b      	add	r3, r1
 800077a:	005b      	lsls	r3, r3, #1
 800077c:	1ad3      	subs	r3, r2, r3
 800077e:	b2db      	uxtb	r3, r3
 8000780:	4403      	add	r3, r0
 8000782:	b2db      	uxtb	r3, r3
 8000784:	737b      	strb	r3, [r7, #13]
  buffer[2] = ((month/10)<<4) + (month%10);
 8000786:	79bb      	ldrb	r3, [r7, #6]
 8000788:	4a1d      	ldr	r2, [pc, #116]	; (8000800 <DS3231_set_date+0xbc>)
 800078a:	fba2 2303 	umull	r2, r3, r2, r3
 800078e:	08db      	lsrs	r3, r3, #3
 8000790:	b2db      	uxtb	r3, r3
 8000792:	011b      	lsls	r3, r3, #4
 8000794:	b2d8      	uxtb	r0, r3
 8000796:	79ba      	ldrb	r2, [r7, #6]
 8000798:	4b19      	ldr	r3, [pc, #100]	; (8000800 <DS3231_set_date+0xbc>)
 800079a:	fba3 1302 	umull	r1, r3, r3, r2
 800079e:	08d9      	lsrs	r1, r3, #3
 80007a0:	460b      	mov	r3, r1
 80007a2:	009b      	lsls	r3, r3, #2
 80007a4:	440b      	add	r3, r1
 80007a6:	005b      	lsls	r3, r3, #1
 80007a8:	1ad3      	subs	r3, r2, r3
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	4403      	add	r3, r0
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	73bb      	strb	r3, [r7, #14]
  buffer[3] = (((year/10)&0x03)<<4) + (year%10);
 80007b2:	797b      	ldrb	r3, [r7, #5]
 80007b4:	4a12      	ldr	r2, [pc, #72]	; (8000800 <DS3231_set_date+0xbc>)
 80007b6:	fba2 2303 	umull	r2, r3, r2, r3
 80007ba:	08db      	lsrs	r3, r3, #3
 80007bc:	b2db      	uxtb	r3, r3
 80007be:	011b      	lsls	r3, r3, #4
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80007c6:	b2d8      	uxtb	r0, r3
 80007c8:	797a      	ldrb	r2, [r7, #5]
 80007ca:	4b0d      	ldr	r3, [pc, #52]	; (8000800 <DS3231_set_date+0xbc>)
 80007cc:	fba3 1302 	umull	r1, r3, r3, r2
 80007d0:	08d9      	lsrs	r1, r3, #3
 80007d2:	460b      	mov	r3, r1
 80007d4:	009b      	lsls	r3, r3, #2
 80007d6:	440b      	add	r3, r1
 80007d8:	005b      	lsls	r3, r3, #1
 80007da:	1ad3      	subs	r3, r2, r3
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	4403      	add	r3, r0
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	73fb      	strb	r3, [r7, #15]

  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x00, &buffer[0], 4, 100);
 80007e4:	f107 020c 	add.w	r2, r7, #12
 80007e8:	2364      	movs	r3, #100	; 0x64
 80007ea:	9300      	str	r3, [sp, #0]
 80007ec:	2304      	movs	r3, #4
 80007ee:	2157      	movs	r1, #87	; 0x57
 80007f0:	4804      	ldr	r0, [pc, #16]	; (8000804 <DS3231_set_date+0xc0>)
 80007f2:	f003 fc2f 	bl	8004054 <HAL_I2C_Master_Transmit>
}
 80007f6:	bf00      	nop
 80007f8:	3710      	adds	r7, #16
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	cccccccd 	.word	0xcccccccd
 8000804:	2000019c 	.word	0x2000019c

08000808 <DS3231_get_date>:

void DS3231_get_date(uint8_t *get_day, uint8_t *get_month, uint8_t *get_year)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b088      	sub	sp, #32
 800080c:	af02      	add	r7, sp, #8
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
  uint8_t buffer;

  buffer = DATE_AD;
 8000814:	2304      	movs	r3, #4
 8000816:	75fb      	strb	r3, [r7, #23]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000818:	f107 0217 	add.w	r2, r7, #23
 800081c:	2364      	movs	r3, #100	; 0x64
 800081e:	9300      	str	r3, [sp, #0]
 8000820:	2301      	movs	r3, #1
 8000822:	2157      	movs	r1, #87	; 0x57
 8000824:	4836      	ldr	r0, [pc, #216]	; (8000900 <DS3231_get_date+0xf8>)
 8000826:	f003 fc15 	bl	8004054 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_day, 1, 100);
 800082a:	2364      	movs	r3, #100	; 0x64
 800082c:	9300      	str	r3, [sp, #0]
 800082e:	2301      	movs	r3, #1
 8000830:	68fa      	ldr	r2, [r7, #12]
 8000832:	2157      	movs	r1, #87	; 0x57
 8000834:	4832      	ldr	r0, [pc, #200]	; (8000900 <DS3231_get_date+0xf8>)
 8000836:	f003 fd0b 	bl	8004250 <HAL_I2C_Master_Receive>

  buffer = MONTH_AD;
 800083a:	2305      	movs	r3, #5
 800083c:	75fb      	strb	r3, [r7, #23]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 800083e:	f107 0217 	add.w	r2, r7, #23
 8000842:	2364      	movs	r3, #100	; 0x64
 8000844:	9300      	str	r3, [sp, #0]
 8000846:	2301      	movs	r3, #1
 8000848:	2157      	movs	r1, #87	; 0x57
 800084a:	482d      	ldr	r0, [pc, #180]	; (8000900 <DS3231_get_date+0xf8>)
 800084c:	f003 fc02 	bl	8004054 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_month, 1, 100);
 8000850:	2364      	movs	r3, #100	; 0x64
 8000852:	9300      	str	r3, [sp, #0]
 8000854:	2301      	movs	r3, #1
 8000856:	68ba      	ldr	r2, [r7, #8]
 8000858:	2157      	movs	r1, #87	; 0x57
 800085a:	4829      	ldr	r0, [pc, #164]	; (8000900 <DS3231_get_date+0xf8>)
 800085c:	f003 fcf8 	bl	8004250 <HAL_I2C_Master_Receive>

  buffer = YEAR_AD;
 8000860:	2306      	movs	r3, #6
 8000862:	75fb      	strb	r3, [r7, #23]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000864:	f107 0217 	add.w	r2, r7, #23
 8000868:	2364      	movs	r3, #100	; 0x64
 800086a:	9300      	str	r3, [sp, #0]
 800086c:	2301      	movs	r3, #1
 800086e:	2157      	movs	r1, #87	; 0x57
 8000870:	4823      	ldr	r0, [pc, #140]	; (8000900 <DS3231_get_date+0xf8>)
 8000872:	f003 fbef 	bl	8004054 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_year, 1, 100);
 8000876:	2364      	movs	r3, #100	; 0x64
 8000878:	9300      	str	r3, [sp, #0]
 800087a:	2301      	movs	r3, #1
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	2157      	movs	r1, #87	; 0x57
 8000880:	481f      	ldr	r0, [pc, #124]	; (8000900 <DS3231_get_date+0xf8>)
 8000882:	f003 fce5 	bl	8004250 <HAL_I2C_Master_Receive>

  *get_day = ((*get_day >> 4) * 10) + (*get_day & 0x0f);
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	091b      	lsrs	r3, r3, #4
 800088c:	b2db      	uxtb	r3, r3
 800088e:	461a      	mov	r2, r3
 8000890:	0092      	lsls	r2, r2, #2
 8000892:	4413      	add	r3, r2
 8000894:	005b      	lsls	r3, r3, #1
 8000896:	b2da      	uxtb	r2, r3
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	f003 030f 	and.w	r3, r3, #15
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	4413      	add	r3, r2
 80008a4:	b2da      	uxtb	r2, r3
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	701a      	strb	r2, [r3, #0]
  *get_month = (((*get_month & 0x10) >> 4) * 10) + (*get_month & 0x0f);
 80008aa:	68bb      	ldr	r3, [r7, #8]
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	111b      	asrs	r3, r3, #4
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	461a      	mov	r2, r3
 80008ba:	0092      	lsls	r2, r2, #2
 80008bc:	4413      	add	r3, r2
 80008be:	005b      	lsls	r3, r3, #1
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	f003 030f 	and.w	r3, r3, #15
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	4413      	add	r3, r2
 80008ce:	b2da      	uxtb	r2, r3
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	701a      	strb	r2, [r3, #0]
  *get_year = ((*get_year >> 4) * 10) + (*get_year & 0x0f);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	091b      	lsrs	r3, r3, #4
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	461a      	mov	r2, r3
 80008de:	0092      	lsls	r2, r2, #2
 80008e0:	4413      	add	r3, r2
 80008e2:	005b      	lsls	r3, r3, #1
 80008e4:	b2da      	uxtb	r2, r3
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	f003 030f 	and.w	r3, r3, #15
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	4413      	add	r3, r2
 80008f2:	b2da      	uxtb	r2, r3
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	701a      	strb	r2, [r3, #0]
}
 80008f8:	bf00      	nop
 80008fa:	3718      	adds	r7, #24
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	2000019c 	.word	0x2000019c

08000904 <HAL_IncTick>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_IncTick(){
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
	uwTick += uwTickFreq;
 8000908:	4b66      	ldr	r3, [pc, #408]	; (8000aa4 <HAL_IncTick+0x1a0>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	461a      	mov	r2, r3
 800090e:	4b66      	ldr	r3, [pc, #408]	; (8000aa8 <HAL_IncTick+0x1a4>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4413      	add	r3, r2
 8000914:	4a64      	ldr	r2, [pc, #400]	; (8000aa8 <HAL_IncTick+0x1a4>)
 8000916:	6013      	str	r3, [r2, #0]
	cnt++;
 8000918:	4b64      	ldr	r3, [pc, #400]	; (8000aac <HAL_IncTick+0x1a8>)
 800091a:	881b      	ldrh	r3, [r3, #0]
 800091c:	3301      	adds	r3, #1
 800091e:	b29a      	uxth	r2, r3
 8000920:	4b62      	ldr	r3, [pc, #392]	; (8000aac <HAL_IncTick+0x1a8>)
 8000922:	801a      	strh	r2, [r3, #0]
	if(sys==init && init_block < 11 && cnt % 200 == 0) init_block++;
 8000924:	4b62      	ldr	r3, [pc, #392]	; (8000ab0 <HAL_IncTick+0x1ac>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d116      	bne.n	800095a <HAL_IncTick+0x56>
 800092c:	4b61      	ldr	r3, [pc, #388]	; (8000ab4 <HAL_IncTick+0x1b0>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	2b0a      	cmp	r3, #10
 8000932:	d812      	bhi.n	800095a <HAL_IncTick+0x56>
 8000934:	4b5d      	ldr	r3, [pc, #372]	; (8000aac <HAL_IncTick+0x1a8>)
 8000936:	881b      	ldrh	r3, [r3, #0]
 8000938:	4a5f      	ldr	r2, [pc, #380]	; (8000ab8 <HAL_IncTick+0x1b4>)
 800093a:	fba2 1203 	umull	r1, r2, r2, r3
 800093e:	0992      	lsrs	r2, r2, #6
 8000940:	21c8      	movs	r1, #200	; 0xc8
 8000942:	fb01 f202 	mul.w	r2, r1, r2
 8000946:	1a9b      	subs	r3, r3, r2
 8000948:	b29b      	uxth	r3, r3
 800094a:	2b00      	cmp	r3, #0
 800094c:	d105      	bne.n	800095a <HAL_IncTick+0x56>
 800094e:	4b59      	ldr	r3, [pc, #356]	; (8000ab4 <HAL_IncTick+0x1b0>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	3301      	adds	r3, #1
 8000954:	b2da      	uxtb	r2, r3
 8000956:	4b57      	ldr	r3, [pc, #348]	; (8000ab4 <HAL_IncTick+0x1b0>)
 8000958:	701a      	strb	r2, [r3, #0]
	if(sys != time_set && sys != init && cnt % 1000 == 0){
 800095a:	4b55      	ldr	r3, [pc, #340]	; (8000ab0 <HAL_IncTick+0x1ac>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	2b01      	cmp	r3, #1
 8000960:	d03e      	beq.n	80009e0 <HAL_IncTick+0xdc>
 8000962:	4b53      	ldr	r3, [pc, #332]	; (8000ab0 <HAL_IncTick+0x1ac>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d03a      	beq.n	80009e0 <HAL_IncTick+0xdc>
 800096a:	4b50      	ldr	r3, [pc, #320]	; (8000aac <HAL_IncTick+0x1a8>)
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	4a53      	ldr	r2, [pc, #332]	; (8000abc <HAL_IncTick+0x1b8>)
 8000970:	fba2 1203 	umull	r1, r2, r2, r3
 8000974:	0992      	lsrs	r2, r2, #6
 8000976:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800097a:	fb01 f202 	mul.w	r2, r1, r2
 800097e:	1a9b      	subs	r3, r3, r2
 8000980:	b29b      	uxth	r3, r3
 8000982:	2b00      	cmp	r3, #0
 8000984:	d12c      	bne.n	80009e0 <HAL_IncTick+0xdc>
	        set_time[5]++;
 8000986:	4b4e      	ldr	r3, [pc, #312]	; (8000ac0 <HAL_IncTick+0x1bc>)
 8000988:	795b      	ldrb	r3, [r3, #5]
 800098a:	3301      	adds	r3, #1
 800098c:	b2da      	uxtb	r2, r3
 800098e:	4b4c      	ldr	r3, [pc, #304]	; (8000ac0 <HAL_IncTick+0x1bc>)
 8000990:	715a      	strb	r2, [r3, #5]
	        if(set_time[5]>59){
 8000992:	4b4b      	ldr	r3, [pc, #300]	; (8000ac0 <HAL_IncTick+0x1bc>)
 8000994:	795b      	ldrb	r3, [r3, #5]
 8000996:	2b3b      	cmp	r3, #59	; 0x3b
 8000998:	d922      	bls.n	80009e0 <HAL_IncTick+0xdc>
	        	set_time[5]=0;
 800099a:	4b49      	ldr	r3, [pc, #292]	; (8000ac0 <HAL_IncTick+0x1bc>)
 800099c:	2200      	movs	r2, #0
 800099e:	715a      	strb	r2, [r3, #5]
	        	set_time[4]++;
 80009a0:	4b47      	ldr	r3, [pc, #284]	; (8000ac0 <HAL_IncTick+0x1bc>)
 80009a2:	791b      	ldrb	r3, [r3, #4]
 80009a4:	3301      	adds	r3, #1
 80009a6:	b2da      	uxtb	r2, r3
 80009a8:	4b45      	ldr	r3, [pc, #276]	; (8000ac0 <HAL_IncTick+0x1bc>)
 80009aa:	711a      	strb	r2, [r3, #4]
	        	if(set_time[4]>59){
 80009ac:	4b44      	ldr	r3, [pc, #272]	; (8000ac0 <HAL_IncTick+0x1bc>)
 80009ae:	791b      	ldrb	r3, [r3, #4]
 80009b0:	2b3b      	cmp	r3, #59	; 0x3b
 80009b2:	d915      	bls.n	80009e0 <HAL_IncTick+0xdc>
	        		set_time[4]=0;
 80009b4:	4b42      	ldr	r3, [pc, #264]	; (8000ac0 <HAL_IncTick+0x1bc>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	711a      	strb	r2, [r3, #4]
	        		set_time[3]++;
 80009ba:	4b41      	ldr	r3, [pc, #260]	; (8000ac0 <HAL_IncTick+0x1bc>)
 80009bc:	78db      	ldrb	r3, [r3, #3]
 80009be:	3301      	adds	r3, #1
 80009c0:	b2da      	uxtb	r2, r3
 80009c2:	4b3f      	ldr	r3, [pc, #252]	; (8000ac0 <HAL_IncTick+0x1bc>)
 80009c4:	70da      	strb	r2, [r3, #3]
	        		if(set_time[3]>23){
 80009c6:	4b3e      	ldr	r3, [pc, #248]	; (8000ac0 <HAL_IncTick+0x1bc>)
 80009c8:	78db      	ldrb	r3, [r3, #3]
 80009ca:	2b17      	cmp	r3, #23
 80009cc:	d908      	bls.n	80009e0 <HAL_IncTick+0xdc>
	        			set_time[3]=0;
 80009ce:	4b3c      	ldr	r3, [pc, #240]	; (8000ac0 <HAL_IncTick+0x1bc>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	70da      	strb	r2, [r3, #3]
	        			set_time[2]++;
 80009d4:	4b3a      	ldr	r3, [pc, #232]	; (8000ac0 <HAL_IncTick+0x1bc>)
 80009d6:	789b      	ldrb	r3, [r3, #2]
 80009d8:	3301      	adds	r3, #1
 80009da:	b2da      	uxtb	r2, r3
 80009dc:	4b38      	ldr	r3, [pc, #224]	; (8000ac0 <HAL_IncTick+0x1bc>)
 80009de:	709a      	strb	r2, [r3, #2]
	}




	if(cnt > 30000) joy_delay1 = joy_delay2 = cnt = 0;
 80009e0:	4b32      	ldr	r3, [pc, #200]	; (8000aac <HAL_IncTick+0x1a8>)
 80009e2:	881b      	ldrh	r3, [r3, #0]
 80009e4:	f247 5230 	movw	r2, #30000	; 0x7530
 80009e8:	4293      	cmp	r3, r2
 80009ea:	d90a      	bls.n	8000a02 <HAL_IncTick+0xfe>
 80009ec:	4b2f      	ldr	r3, [pc, #188]	; (8000aac <HAL_IncTick+0x1a8>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	801a      	strh	r2, [r3, #0]
 80009f2:	4b2e      	ldr	r3, [pc, #184]	; (8000aac <HAL_IncTick+0x1a8>)
 80009f4:	881a      	ldrh	r2, [r3, #0]
 80009f6:	4b33      	ldr	r3, [pc, #204]	; (8000ac4 <HAL_IncTick+0x1c0>)
 80009f8:	801a      	strh	r2, [r3, #0]
 80009fa:	4b32      	ldr	r3, [pc, #200]	; (8000ac4 <HAL_IncTick+0x1c0>)
 80009fc:	881a      	ldrh	r2, [r3, #0]
 80009fe:	4b32      	ldr	r3, [pc, #200]	; (8000ac8 <HAL_IncTick+0x1c4>)
 8000a00:	801a      	strh	r2, [r3, #0]

	if(uwTick % 5 == 0){
 8000a02:	4b29      	ldr	r3, [pc, #164]	; (8000aa8 <HAL_IncTick+0x1a4>)
 8000a04:	6819      	ldr	r1, [r3, #0]
 8000a06:	4b31      	ldr	r3, [pc, #196]	; (8000acc <HAL_IncTick+0x1c8>)
 8000a08:	fba3 2301 	umull	r2, r3, r3, r1
 8000a0c:	089a      	lsrs	r2, r3, #2
 8000a0e:	4613      	mov	r3, r2
 8000a10:	009b      	lsls	r3, r3, #2
 8000a12:	4413      	add	r3, r2
 8000a14:	1aca      	subs	r2, r1, r3
 8000a16:	2a00      	cmp	r2, #0
 8000a18:	d142      	bne.n	8000aa0 <HAL_IncTick+0x19c>
		HAL_ADC_Start(&hadc1);
 8000a1a:	482d      	ldr	r0, [pc, #180]	; (8000ad0 <HAL_IncTick+0x1cc>)
 8000a1c:	f002 f8aa 	bl	8002b74 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 10);
 8000a20:	210a      	movs	r1, #10
 8000a22:	482b      	ldr	r0, [pc, #172]	; (8000ad0 <HAL_IncTick+0x1cc>)
 8000a24:	f002 f95a 	bl	8002cdc <HAL_ADC_PollForConversion>
		adc_value[0] = HAL_ADC_GetValue(&hadc1);
 8000a28:	4829      	ldr	r0, [pc, #164]	; (8000ad0 <HAL_IncTick+0x1cc>)
 8000a2a:	f002 f9e2 	bl	8002df2 <HAL_ADC_GetValue>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	b29a      	uxth	r2, r3
 8000a32:	4b28      	ldr	r3, [pc, #160]	; (8000ad4 <HAL_IncTick+0x1d0>)
 8000a34:	801a      	strh	r2, [r3, #0]
		HAL_ADC_Start(&hadc1);
 8000a36:	4826      	ldr	r0, [pc, #152]	; (8000ad0 <HAL_IncTick+0x1cc>)
 8000a38:	f002 f89c 	bl	8002b74 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 10);
 8000a3c:	210a      	movs	r1, #10
 8000a3e:	4824      	ldr	r0, [pc, #144]	; (8000ad0 <HAL_IncTick+0x1cc>)
 8000a40:	f002 f94c 	bl	8002cdc <HAL_ADC_PollForConversion>
		adc_value[1] = HAL_ADC_GetValue(&hadc1);
 8000a44:	4822      	ldr	r0, [pc, #136]	; (8000ad0 <HAL_IncTick+0x1cc>)
 8000a46:	f002 f9d4 	bl	8002df2 <HAL_ADC_GetValue>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	b29a      	uxth	r2, r3
 8000a4e:	4b21      	ldr	r3, [pc, #132]	; (8000ad4 <HAL_IncTick+0x1d0>)
 8000a50:	805a      	strh	r2, [r3, #2]
		if(JOY_U)
 8000a52:	4b20      	ldr	r3, [pc, #128]	; (8000ad4 <HAL_IncTick+0x1d0>)
 8000a54:	881b      	ldrh	r3, [r3, #0]
 8000a56:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000a5a:	d903      	bls.n	8000a64 <HAL_IncTick+0x160>
			joystick = up;
 8000a5c:	4b1e      	ldr	r3, [pc, #120]	; (8000ad8 <HAL_IncTick+0x1d4>)
 8000a5e:	2201      	movs	r2, #1
 8000a60:	701a      	strb	r2, [r3, #0]
			joystick = left;
		else
			joystick = nomal;
	}

}
 8000a62:	e01d      	b.n	8000aa0 <HAL_IncTick+0x19c>
		else if(JOY_D)
 8000a64:	4b1b      	ldr	r3, [pc, #108]	; (8000ad4 <HAL_IncTick+0x1d0>)
 8000a66:	881b      	ldrh	r3, [r3, #0]
 8000a68:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000a6c:	d203      	bcs.n	8000a76 <HAL_IncTick+0x172>
			joystick = down;
 8000a6e:	4b1a      	ldr	r3, [pc, #104]	; (8000ad8 <HAL_IncTick+0x1d4>)
 8000a70:	2202      	movs	r2, #2
 8000a72:	701a      	strb	r2, [r3, #0]
}
 8000a74:	e014      	b.n	8000aa0 <HAL_IncTick+0x19c>
		else if(JOY_R)
 8000a76:	4b17      	ldr	r3, [pc, #92]	; (8000ad4 <HAL_IncTick+0x1d0>)
 8000a78:	885b      	ldrh	r3, [r3, #2]
 8000a7a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000a7e:	d903      	bls.n	8000a88 <HAL_IncTick+0x184>
			joystick = right;
 8000a80:	4b15      	ldr	r3, [pc, #84]	; (8000ad8 <HAL_IncTick+0x1d4>)
 8000a82:	2204      	movs	r2, #4
 8000a84:	701a      	strb	r2, [r3, #0]
}
 8000a86:	e00b      	b.n	8000aa0 <HAL_IncTick+0x19c>
		else if(JOY_L)
 8000a88:	4b12      	ldr	r3, [pc, #72]	; (8000ad4 <HAL_IncTick+0x1d0>)
 8000a8a:	885b      	ldrh	r3, [r3, #2]
 8000a8c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000a90:	d203      	bcs.n	8000a9a <HAL_IncTick+0x196>
			joystick = left;
 8000a92:	4b11      	ldr	r3, [pc, #68]	; (8000ad8 <HAL_IncTick+0x1d4>)
 8000a94:	2203      	movs	r2, #3
 8000a96:	701a      	strb	r2, [r3, #0]
}
 8000a98:	e002      	b.n	8000aa0 <HAL_IncTick+0x19c>
			joystick = nomal;
 8000a9a:	4b0f      	ldr	r3, [pc, #60]	; (8000ad8 <HAL_IncTick+0x1d4>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	701a      	strb	r2, [r3, #0]
}
 8000aa0:	bf00      	nop
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	20000070 	.word	0x20000070
 8000aa8:	200006c8 	.word	0x200006c8
 8000aac:	200001f4 	.word	0x200001f4
 8000ab0:	200001fb 	.word	0x200001fb
 8000ab4:	200001fc 	.word	0x200001fc
 8000ab8:	51eb851f 	.word	0x51eb851f
 8000abc:	10624dd3 	.word	0x10624dd3
 8000ac0:	20000060 	.word	0x20000060
 8000ac4:	200001f8 	.word	0x200001f8
 8000ac8:	200001f6 	.word	0x200001f6
 8000acc:	cccccccd 	.word	0xcccccccd
 8000ad0:	200000f4 	.word	0x200000f4
 8000ad4:	200001f0 	.word	0x200001f0
 8000ad8:	200001fa 	.word	0x200001fa

08000adc <joystick_sw>:
uint8_t joystick_sw(){//Ï°∞Ïù¥?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
   if(!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2)){
 8000ae0:	2104      	movs	r1, #4
 8000ae2:	480b      	ldr	r0, [pc, #44]	; (8000b10 <joystick_sw+0x34>)
 8000ae4:	f003 f940 	bl	8003d68 <HAL_GPIO_ReadPin>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d10c      	bne.n	8000b08 <joystick_sw+0x2c>
      while(!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2)) HAL_Delay(50);
 8000aee:	e002      	b.n	8000af6 <joystick_sw+0x1a>
 8000af0:	2032      	movs	r0, #50	; 0x32
 8000af2:	f001 ffd7 	bl	8002aa4 <HAL_Delay>
 8000af6:	2104      	movs	r1, #4
 8000af8:	4805      	ldr	r0, [pc, #20]	; (8000b10 <joystick_sw+0x34>)
 8000afa:	f003 f935 	bl	8003d68 <HAL_GPIO_ReadPin>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d0f5      	beq.n	8000af0 <joystick_sw+0x14>
      return 1;
 8000b04:	2301      	movs	r3, #1
 8000b06:	e000      	b.n	8000b0a <joystick_sw+0x2e>
   }
   return 0;
 8000b08:	2300      	movs	r3, #0
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	40020000 	.word	0x40020000

08000b14 <PutsXY>:

void PutsXY(int x, int y, char* str, int color){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	60f8      	str	r0, [r7, #12]
 8000b1c:	60b9      	str	r1, [r7, #8]
 8000b1e:	607a      	str	r2, [r7, #4]
 8000b20:	603b      	str	r3, [r7, #0]
   SSD1306_GotoXY(x*6, y*8);
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	b29b      	uxth	r3, r3
 8000b26:	461a      	mov	r2, r3
 8000b28:	0052      	lsls	r2, r2, #1
 8000b2a:	4413      	add	r3, r2
 8000b2c:	005b      	lsls	r3, r3, #1
 8000b2e:	b29a      	uxth	r2, r3
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	b29b      	uxth	r3, r3
 8000b34:	00db      	lsls	r3, r3, #3
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4610      	mov	r0, r2
 8000b3c:	f001 fc82 	bl	8002444 <SSD1306_GotoXY>
   SSD1306_Puts(str, &Font_6x8, color);
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	461a      	mov	r2, r3
 8000b46:	4904      	ldr	r1, [pc, #16]	; (8000b58 <PutsXY+0x44>)
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f001 fcff 	bl	800254c <SSD1306_Puts>
}
 8000b4e:	bf00      	nop
 8000b50:	3710      	adds	r7, #16
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	20000000 	.word	0x20000000

08000b5c <ud_joystick>:
void ud_joystick(uint8_t *sel, uint16_t max, uint8_t rotate, uint8_t min, uint8_t sort){
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
 8000b64:	4608      	mov	r0, r1
 8000b66:	4611      	mov	r1, r2
 8000b68:	461a      	mov	r2, r3
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	807b      	strh	r3, [r7, #2]
 8000b6e:	460b      	mov	r3, r1
 8000b70:	707b      	strb	r3, [r7, #1]
 8000b72:	4613      	mov	r3, r2
 8000b74:	703b      	strb	r3, [r7, #0]
   if(joystick){
 8000b76:	4b89      	ldr	r3, [pc, #548]	; (8000d9c <ud_joystick+0x240>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	f000 813c 	beq.w	8000df8 <ud_joystick+0x29c>
	if(joy_old==RESET){
 8000b80:	4b87      	ldr	r3, [pc, #540]	; (8000da0 <ud_joystick+0x244>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	f040 8093 	bne.w	8000cb0 <ud_joystick+0x154>
        if(sort){
 8000b8a:	7c3b      	ldrb	r3, [r7, #16]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d045      	beq.n	8000c1c <ud_joystick+0xc0>
           if(*sel < max+min && joystick == up)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	4619      	mov	r1, r3
 8000b96:	887a      	ldrh	r2, [r7, #2]
 8000b98:	783b      	ldrb	r3, [r7, #0]
 8000b9a:	4413      	add	r3, r2
 8000b9c:	4299      	cmp	r1, r3
 8000b9e:	da0a      	bge.n	8000bb6 <ud_joystick+0x5a>
 8000ba0:	4b7e      	ldr	r3, [pc, #504]	; (8000d9c <ud_joystick+0x240>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d106      	bne.n	8000bb6 <ud_joystick+0x5a>
              *sel += 1;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	3301      	adds	r3, #1
 8000bae:	b2da      	uxtb	r2, r3
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	701a      	strb	r2, [r3, #0]
 8000bb4:	e077      	b.n	8000ca6 <ud_joystick+0x14a>
           else if(*sel > min && joystick == down)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	783a      	ldrb	r2, [r7, #0]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d20a      	bcs.n	8000bd6 <ud_joystick+0x7a>
 8000bc0:	4b76      	ldr	r3, [pc, #472]	; (8000d9c <ud_joystick+0x240>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	2b02      	cmp	r3, #2
 8000bc6:	d106      	bne.n	8000bd6 <ud_joystick+0x7a>
              *sel -= 1;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	3b01      	subs	r3, #1
 8000bce:	b2da      	uxtb	r2, r3
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	701a      	strb	r2, [r3, #0]
 8000bd4:	e067      	b.n	8000ca6 <ud_joystick+0x14a>
           else if(*sel == max+min && joystick == up && rotate)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	4619      	mov	r1, r3
 8000bdc:	887a      	ldrh	r2, [r7, #2]
 8000bde:	783b      	ldrb	r3, [r7, #0]
 8000be0:	4413      	add	r3, r2
 8000be2:	4299      	cmp	r1, r3
 8000be4:	d10a      	bne.n	8000bfc <ud_joystick+0xa0>
 8000be6:	4b6d      	ldr	r3, [pc, #436]	; (8000d9c <ud_joystick+0x240>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	d106      	bne.n	8000bfc <ud_joystick+0xa0>
 8000bee:	787b      	ldrb	r3, [r7, #1]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d003      	beq.n	8000bfc <ud_joystick+0xa0>
              *sel = min;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	783a      	ldrb	r2, [r7, #0]
 8000bf8:	701a      	strb	r2, [r3, #0]
 8000bfa:	e054      	b.n	8000ca6 <ud_joystick+0x14a>
           else if(*sel == 0 && joystick == down && rotate)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d150      	bne.n	8000ca6 <ud_joystick+0x14a>
 8000c04:	4b65      	ldr	r3, [pc, #404]	; (8000d9c <ud_joystick+0x240>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	2b02      	cmp	r3, #2
 8000c0a:	d14c      	bne.n	8000ca6 <ud_joystick+0x14a>
 8000c0c:	787b      	ldrb	r3, [r7, #1]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d049      	beq.n	8000ca6 <ud_joystick+0x14a>
              *sel = max;
 8000c12:	887b      	ldrh	r3, [r7, #2]
 8000c14:	b2da      	uxtb	r2, r3
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	701a      	strb	r2, [r3, #0]
 8000c1a:	e044      	b.n	8000ca6 <ud_joystick+0x14a>
        }
        else{
           if(*sel > min && joystick == up)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	783a      	ldrb	r2, [r7, #0]
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d20a      	bcs.n	8000c3c <ud_joystick+0xe0>
 8000c26:	4b5d      	ldr	r3, [pc, #372]	; (8000d9c <ud_joystick+0x240>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	d106      	bne.n	8000c3c <ud_joystick+0xe0>
              *sel -= 1;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	3b01      	subs	r3, #1
 8000c34:	b2da      	uxtb	r2, r3
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	701a      	strb	r2, [r3, #0]
 8000c3a:	e034      	b.n	8000ca6 <ud_joystick+0x14a>
           else if(*sel < max+min && joystick == down)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	4619      	mov	r1, r3
 8000c42:	887a      	ldrh	r2, [r7, #2]
 8000c44:	783b      	ldrb	r3, [r7, #0]
 8000c46:	4413      	add	r3, r2
 8000c48:	4299      	cmp	r1, r3
 8000c4a:	da0a      	bge.n	8000c62 <ud_joystick+0x106>
 8000c4c:	4b53      	ldr	r3, [pc, #332]	; (8000d9c <ud_joystick+0x240>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2b02      	cmp	r3, #2
 8000c52:	d106      	bne.n	8000c62 <ud_joystick+0x106>
              *sel += 1;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	b2da      	uxtb	r2, r3
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	701a      	strb	r2, [r3, #0]
 8000c60:	e021      	b.n	8000ca6 <ud_joystick+0x14a>
           else if(*sel == 0 && joystick == up && rotate)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d10b      	bne.n	8000c82 <ud_joystick+0x126>
 8000c6a:	4b4c      	ldr	r3, [pc, #304]	; (8000d9c <ud_joystick+0x240>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d107      	bne.n	8000c82 <ud_joystick+0x126>
 8000c72:	787b      	ldrb	r3, [r7, #1]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d004      	beq.n	8000c82 <ud_joystick+0x126>
              *sel = max;
 8000c78:	887b      	ldrh	r3, [r7, #2]
 8000c7a:	b2da      	uxtb	r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	701a      	strb	r2, [r3, #0]
 8000c80:	e011      	b.n	8000ca6 <ud_joystick+0x14a>
           else if(*sel == max+min && joystick == down && rotate)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	4619      	mov	r1, r3
 8000c88:	887a      	ldrh	r2, [r7, #2]
 8000c8a:	783b      	ldrb	r3, [r7, #0]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	4299      	cmp	r1, r3
 8000c90:	d109      	bne.n	8000ca6 <ud_joystick+0x14a>
 8000c92:	4b42      	ldr	r3, [pc, #264]	; (8000d9c <ud_joystick+0x240>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	2b02      	cmp	r3, #2
 8000c98:	d105      	bne.n	8000ca6 <ud_joystick+0x14a>
 8000c9a:	787b      	ldrb	r3, [r7, #1]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d002      	beq.n	8000ca6 <ud_joystick+0x14a>
              *sel = min;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	783a      	ldrb	r2, [r7, #0]
 8000ca4:	701a      	strb	r2, [r3, #0]
        }
        joy_delay1 = cnt;
 8000ca6:	4b3f      	ldr	r3, [pc, #252]	; (8000da4 <ud_joystick+0x248>)
 8000ca8:	881a      	ldrh	r2, [r3, #0]
 8000caa:	4b3f      	ldr	r3, [pc, #252]	; (8000da8 <ud_joystick+0x24c>)
 8000cac:	801a      	strh	r2, [r3, #0]
 8000cae:	e0a3      	b.n	8000df8 <ud_joystick+0x29c>
	}
	else if(cnt - joy_delay1 > 200){
 8000cb0:	4b3c      	ldr	r3, [pc, #240]	; (8000da4 <ud_joystick+0x248>)
 8000cb2:	881b      	ldrh	r3, [r3, #0]
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	4b3c      	ldr	r3, [pc, #240]	; (8000da8 <ud_joystick+0x24c>)
 8000cb8:	881b      	ldrh	r3, [r3, #0]
 8000cba:	1ad3      	subs	r3, r2, r3
 8000cbc:	2bc8      	cmp	r3, #200	; 0xc8
 8000cbe:	f340 809b 	ble.w	8000df8 <ud_joystick+0x29c>
         if(sort){
 8000cc2:	7c3b      	ldrb	r3, [r7, #16]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d045      	beq.n	8000d54 <ud_joystick+0x1f8>
            if(*sel < max+min && joystick == up)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	4619      	mov	r1, r3
 8000cce:	887a      	ldrh	r2, [r7, #2]
 8000cd0:	783b      	ldrb	r3, [r7, #0]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	4299      	cmp	r1, r3
 8000cd6:	da0a      	bge.n	8000cee <ud_joystick+0x192>
 8000cd8:	4b30      	ldr	r3, [pc, #192]	; (8000d9c <ud_joystick+0x240>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d106      	bne.n	8000cee <ud_joystick+0x192>
               *sel += 1;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	b2da      	uxtb	r2, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	701a      	strb	r2, [r3, #0]
 8000cec:	e080      	b.n	8000df0 <ud_joystick+0x294>
            else if(*sel > min && joystick == down)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	783a      	ldrb	r2, [r7, #0]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d20a      	bcs.n	8000d0e <ud_joystick+0x1b2>
 8000cf8:	4b28      	ldr	r3, [pc, #160]	; (8000d9c <ud_joystick+0x240>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	d106      	bne.n	8000d0e <ud_joystick+0x1b2>
               *sel -= 1;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	3b01      	subs	r3, #1
 8000d06:	b2da      	uxtb	r2, r3
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	701a      	strb	r2, [r3, #0]
 8000d0c:	e070      	b.n	8000df0 <ud_joystick+0x294>
            else if(*sel == max+min && joystick == up && rotate)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	4619      	mov	r1, r3
 8000d14:	887a      	ldrh	r2, [r7, #2]
 8000d16:	783b      	ldrb	r3, [r7, #0]
 8000d18:	4413      	add	r3, r2
 8000d1a:	4299      	cmp	r1, r3
 8000d1c:	d10a      	bne.n	8000d34 <ud_joystick+0x1d8>
 8000d1e:	4b1f      	ldr	r3, [pc, #124]	; (8000d9c <ud_joystick+0x240>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d106      	bne.n	8000d34 <ud_joystick+0x1d8>
 8000d26:	787b      	ldrb	r3, [r7, #1]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d003      	beq.n	8000d34 <ud_joystick+0x1d8>
               *sel = min;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	783a      	ldrb	r2, [r7, #0]
 8000d30:	701a      	strb	r2, [r3, #0]
 8000d32:	e05d      	b.n	8000df0 <ud_joystick+0x294>
            else if(*sel == 0 && joystick == down && rotate)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d159      	bne.n	8000df0 <ud_joystick+0x294>
 8000d3c:	4b17      	ldr	r3, [pc, #92]	; (8000d9c <ud_joystick+0x240>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	2b02      	cmp	r3, #2
 8000d42:	d155      	bne.n	8000df0 <ud_joystick+0x294>
 8000d44:	787b      	ldrb	r3, [r7, #1]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d052      	beq.n	8000df0 <ud_joystick+0x294>
               *sel = max;
 8000d4a:	887b      	ldrh	r3, [r7, #2]
 8000d4c:	b2da      	uxtb	r2, r3
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	701a      	strb	r2, [r3, #0]
 8000d52:	e04d      	b.n	8000df0 <ud_joystick+0x294>
         }
         else{
            if(*sel > min && joystick == up)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	783a      	ldrb	r2, [r7, #0]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d20a      	bcs.n	8000d74 <ud_joystick+0x218>
 8000d5e:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <ud_joystick+0x240>)
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d106      	bne.n	8000d74 <ud_joystick+0x218>
               *sel -= 1;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	b2da      	uxtb	r2, r3
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	701a      	strb	r2, [r3, #0]
 8000d72:	e03d      	b.n	8000df0 <ud_joystick+0x294>
            else if(*sel < max+min && joystick == down)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	4619      	mov	r1, r3
 8000d7a:	887a      	ldrh	r2, [r7, #2]
 8000d7c:	783b      	ldrb	r3, [r7, #0]
 8000d7e:	4413      	add	r3, r2
 8000d80:	4299      	cmp	r1, r3
 8000d82:	da13      	bge.n	8000dac <ud_joystick+0x250>
 8000d84:	4b05      	ldr	r3, [pc, #20]	; (8000d9c <ud_joystick+0x240>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b02      	cmp	r3, #2
 8000d8a:	d10f      	bne.n	8000dac <ud_joystick+0x250>
               *sel += 1;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	3301      	adds	r3, #1
 8000d92:	b2da      	uxtb	r2, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	701a      	strb	r2, [r3, #0]
 8000d98:	e02a      	b.n	8000df0 <ud_joystick+0x294>
 8000d9a:	bf00      	nop
 8000d9c:	200001fa 	.word	0x200001fa
 8000da0:	200001ff 	.word	0x200001ff
 8000da4:	200001f4 	.word	0x200001f4
 8000da8:	200001f6 	.word	0x200001f6
            else if(*sel == 0 && joystick == up && rotate)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d10b      	bne.n	8000dcc <ud_joystick+0x270>
 8000db4:	4b15      	ldr	r3, [pc, #84]	; (8000e0c <ud_joystick+0x2b0>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	d107      	bne.n	8000dcc <ud_joystick+0x270>
 8000dbc:	787b      	ldrb	r3, [r7, #1]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d004      	beq.n	8000dcc <ud_joystick+0x270>
               *sel = max;
 8000dc2:	887b      	ldrh	r3, [r7, #2]
 8000dc4:	b2da      	uxtb	r2, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	701a      	strb	r2, [r3, #0]
 8000dca:	e011      	b.n	8000df0 <ud_joystick+0x294>
            else if(*sel == max+min && joystick == down && rotate)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	887a      	ldrh	r2, [r7, #2]
 8000dd4:	783b      	ldrb	r3, [r7, #0]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	d109      	bne.n	8000df0 <ud_joystick+0x294>
 8000ddc:	4b0b      	ldr	r3, [pc, #44]	; (8000e0c <ud_joystick+0x2b0>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d105      	bne.n	8000df0 <ud_joystick+0x294>
 8000de4:	787b      	ldrb	r3, [r7, #1]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d002      	beq.n	8000df0 <ud_joystick+0x294>
               *sel = min;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	783a      	ldrb	r2, [r7, #0]
 8000dee:	701a      	strb	r2, [r3, #0]
         }
         joy_delay1 = cnt;
 8000df0:	4b07      	ldr	r3, [pc, #28]	; (8000e10 <ud_joystick+0x2b4>)
 8000df2:	881a      	ldrh	r2, [r3, #0]
 8000df4:	4b07      	ldr	r3, [pc, #28]	; (8000e14 <ud_joystick+0x2b8>)
 8000df6:	801a      	strh	r2, [r3, #0]
      }
   }
   joy_old = joystick;
 8000df8:	4b04      	ldr	r3, [pc, #16]	; (8000e0c <ud_joystick+0x2b0>)
 8000dfa:	781a      	ldrb	r2, [r3, #0]
 8000dfc:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <ud_joystick+0x2bc>)
 8000dfe:	701a      	strb	r2, [r3, #0]
}
 8000e00:	bf00      	nop
 8000e02:	370c      	adds	r7, #12
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr
 8000e0c:	200001fa 	.word	0x200001fa
 8000e10:	200001f4 	.word	0x200001f4
 8000e14:	200001f6 	.word	0x200001f6
 8000e18:	200001ff 	.word	0x200001ff

08000e1c <rl_joystick>:

void rl_joystick(uint8_t *les, uint8_t max, uint8_t rotate, uint8_t min, uint8_t sort){
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	4608      	mov	r0, r1
 8000e26:	4611      	mov	r1, r2
 8000e28:	461a      	mov	r2, r3
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	70fb      	strb	r3, [r7, #3]
 8000e2e:	460b      	mov	r3, r1
 8000e30:	70bb      	strb	r3, [r7, #2]
 8000e32:	4613      	mov	r3, r2
 8000e34:	707b      	strb	r3, [r7, #1]
	if(joystick){
 8000e36:	4b87      	ldr	r3, [pc, #540]	; (8001054 <rl_joystick+0x238>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	f000 8137 	beq.w	80010ae <rl_joystick+0x292>
		if(joy_old==RESET){
 8000e40:	4b85      	ldr	r3, [pc, #532]	; (8001058 <rl_joystick+0x23c>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	f040 8091 	bne.w	8000f6c <rl_joystick+0x150>
			if(sort){
 8000e4a:	7c3b      	ldrb	r3, [r7, #16]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d044      	beq.n	8000eda <rl_joystick+0xbe>
				if(*les < max+min && joystick == right)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	4619      	mov	r1, r3
 8000e56:	78fa      	ldrb	r2, [r7, #3]
 8000e58:	787b      	ldrb	r3, [r7, #1]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	da0a      	bge.n	8000e76 <rl_joystick+0x5a>
 8000e60:	4b7c      	ldr	r3, [pc, #496]	; (8001054 <rl_joystick+0x238>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	2b04      	cmp	r3, #4
 8000e66:	d106      	bne.n	8000e76 <rl_joystick+0x5a>
				*les += 1;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	701a      	strb	r2, [r3, #0]
 8000e74:	e075      	b.n	8000f62 <rl_joystick+0x146>
				else if(*les > min && joystick == left)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	787a      	ldrb	r2, [r7, #1]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d20a      	bcs.n	8000e96 <rl_joystick+0x7a>
 8000e80:	4b74      	ldr	r3, [pc, #464]	; (8001054 <rl_joystick+0x238>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b03      	cmp	r3, #3
 8000e86:	d106      	bne.n	8000e96 <rl_joystick+0x7a>
				*les -= 1;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	b2da      	uxtb	r2, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	701a      	strb	r2, [r3, #0]
 8000e94:	e065      	b.n	8000f62 <rl_joystick+0x146>
				else if(*les == max+min && joystick == right && rotate)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	78fa      	ldrb	r2, [r7, #3]
 8000e9e:	787b      	ldrb	r3, [r7, #1]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	4299      	cmp	r1, r3
 8000ea4:	d10a      	bne.n	8000ebc <rl_joystick+0xa0>
 8000ea6:	4b6b      	ldr	r3, [pc, #428]	; (8001054 <rl_joystick+0x238>)
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	2b04      	cmp	r3, #4
 8000eac:	d106      	bne.n	8000ebc <rl_joystick+0xa0>
 8000eae:	78bb      	ldrb	r3, [r7, #2]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d003      	beq.n	8000ebc <rl_joystick+0xa0>
				*les = min;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	787a      	ldrb	r2, [r7, #1]
 8000eb8:	701a      	strb	r2, [r3, #0]
 8000eba:	e052      	b.n	8000f62 <rl_joystick+0x146>
				else if(*les == 0 && joystick == left && rotate)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d14e      	bne.n	8000f62 <rl_joystick+0x146>
 8000ec4:	4b63      	ldr	r3, [pc, #396]	; (8001054 <rl_joystick+0x238>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	2b03      	cmp	r3, #3
 8000eca:	d14a      	bne.n	8000f62 <rl_joystick+0x146>
 8000ecc:	78bb      	ldrb	r3, [r7, #2]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d047      	beq.n	8000f62 <rl_joystick+0x146>
				*les = max;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	78fa      	ldrb	r2, [r7, #3]
 8000ed6:	701a      	strb	r2, [r3, #0]
 8000ed8:	e043      	b.n	8000f62 <rl_joystick+0x146>
			}
			else{
				if(*les > min && joystick == right)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	787a      	ldrb	r2, [r7, #1]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d20a      	bcs.n	8000efa <rl_joystick+0xde>
 8000ee4:	4b5b      	ldr	r3, [pc, #364]	; (8001054 <rl_joystick+0x238>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b04      	cmp	r3, #4
 8000eea:	d106      	bne.n	8000efa <rl_joystick+0xde>
				*les -= 1;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	3b01      	subs	r3, #1
 8000ef2:	b2da      	uxtb	r2, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	701a      	strb	r2, [r3, #0]
 8000ef8:	e033      	b.n	8000f62 <rl_joystick+0x146>
				else if(*les < max+min && joystick == left)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	4619      	mov	r1, r3
 8000f00:	78fa      	ldrb	r2, [r7, #3]
 8000f02:	787b      	ldrb	r3, [r7, #1]
 8000f04:	4413      	add	r3, r2
 8000f06:	4299      	cmp	r1, r3
 8000f08:	da0a      	bge.n	8000f20 <rl_joystick+0x104>
 8000f0a:	4b52      	ldr	r3, [pc, #328]	; (8001054 <rl_joystick+0x238>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	2b03      	cmp	r3, #3
 8000f10:	d106      	bne.n	8000f20 <rl_joystick+0x104>
				*les += 1;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	3301      	adds	r3, #1
 8000f18:	b2da      	uxtb	r2, r3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	701a      	strb	r2, [r3, #0]
 8000f1e:	e020      	b.n	8000f62 <rl_joystick+0x146>
				else if(*les == 0 && joystick == right && rotate)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d10a      	bne.n	8000f3e <rl_joystick+0x122>
 8000f28:	4b4a      	ldr	r3, [pc, #296]	; (8001054 <rl_joystick+0x238>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b04      	cmp	r3, #4
 8000f2e:	d106      	bne.n	8000f3e <rl_joystick+0x122>
 8000f30:	78bb      	ldrb	r3, [r7, #2]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d003      	beq.n	8000f3e <rl_joystick+0x122>
				*les = max;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	78fa      	ldrb	r2, [r7, #3]
 8000f3a:	701a      	strb	r2, [r3, #0]
 8000f3c:	e011      	b.n	8000f62 <rl_joystick+0x146>
				else if(*les == max+min && joystick == left && rotate)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	4619      	mov	r1, r3
 8000f44:	78fa      	ldrb	r2, [r7, #3]
 8000f46:	787b      	ldrb	r3, [r7, #1]
 8000f48:	4413      	add	r3, r2
 8000f4a:	4299      	cmp	r1, r3
 8000f4c:	d109      	bne.n	8000f62 <rl_joystick+0x146>
 8000f4e:	4b41      	ldr	r3, [pc, #260]	; (8001054 <rl_joystick+0x238>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	2b03      	cmp	r3, #3
 8000f54:	d105      	bne.n	8000f62 <rl_joystick+0x146>
 8000f56:	78bb      	ldrb	r3, [r7, #2]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d002      	beq.n	8000f62 <rl_joystick+0x146>
				*les = min;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	787a      	ldrb	r2, [r7, #1]
 8000f60:	701a      	strb	r2, [r3, #0]
			}
			joy_delay2 = cnt;
 8000f62:	4b3e      	ldr	r3, [pc, #248]	; (800105c <rl_joystick+0x240>)
 8000f64:	881a      	ldrh	r2, [r3, #0]
 8000f66:	4b3e      	ldr	r3, [pc, #248]	; (8001060 <rl_joystick+0x244>)
 8000f68:	801a      	strh	r2, [r3, #0]
 8000f6a:	e0a0      	b.n	80010ae <rl_joystick+0x292>
		}
		else if(cnt - joy_delay2 > 200){
 8000f6c:	4b3b      	ldr	r3, [pc, #236]	; (800105c <rl_joystick+0x240>)
 8000f6e:	881b      	ldrh	r3, [r3, #0]
 8000f70:	461a      	mov	r2, r3
 8000f72:	4b3b      	ldr	r3, [pc, #236]	; (8001060 <rl_joystick+0x244>)
 8000f74:	881b      	ldrh	r3, [r3, #0]
 8000f76:	1ad3      	subs	r3, r2, r3
 8000f78:	2bc8      	cmp	r3, #200	; 0xc8
 8000f7a:	f340 8098 	ble.w	80010ae <rl_joystick+0x292>
			if(sort){
 8000f7e:	7c3b      	ldrb	r3, [r7, #16]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d044      	beq.n	800100e <rl_joystick+0x1f2>
				if(*les < max+min && joystick == right)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	4619      	mov	r1, r3
 8000f8a:	78fa      	ldrb	r2, [r7, #3]
 8000f8c:	787b      	ldrb	r3, [r7, #1]
 8000f8e:	4413      	add	r3, r2
 8000f90:	4299      	cmp	r1, r3
 8000f92:	da0a      	bge.n	8000faa <rl_joystick+0x18e>
 8000f94:	4b2f      	ldr	r3, [pc, #188]	; (8001054 <rl_joystick+0x238>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	2b04      	cmp	r3, #4
 8000f9a:	d106      	bne.n	8000faa <rl_joystick+0x18e>
				*les += 1;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	701a      	strb	r2, [r3, #0]
 8000fa8:	e07d      	b.n	80010a6 <rl_joystick+0x28a>
				else if(*les > min && joystick == left)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	787a      	ldrb	r2, [r7, #1]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d20a      	bcs.n	8000fca <rl_joystick+0x1ae>
 8000fb4:	4b27      	ldr	r3, [pc, #156]	; (8001054 <rl_joystick+0x238>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b03      	cmp	r3, #3
 8000fba:	d106      	bne.n	8000fca <rl_joystick+0x1ae>
				*les -= 1;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	3b01      	subs	r3, #1
 8000fc2:	b2da      	uxtb	r2, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	701a      	strb	r2, [r3, #0]
 8000fc8:	e06d      	b.n	80010a6 <rl_joystick+0x28a>
				else if(*les == max+min && joystick == right && rotate)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	4619      	mov	r1, r3
 8000fd0:	78fa      	ldrb	r2, [r7, #3]
 8000fd2:	787b      	ldrb	r3, [r7, #1]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	4299      	cmp	r1, r3
 8000fd8:	d10a      	bne.n	8000ff0 <rl_joystick+0x1d4>
 8000fda:	4b1e      	ldr	r3, [pc, #120]	; (8001054 <rl_joystick+0x238>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	2b04      	cmp	r3, #4
 8000fe0:	d106      	bne.n	8000ff0 <rl_joystick+0x1d4>
 8000fe2:	78bb      	ldrb	r3, [r7, #2]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d003      	beq.n	8000ff0 <rl_joystick+0x1d4>
				*les = min;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	787a      	ldrb	r2, [r7, #1]
 8000fec:	701a      	strb	r2, [r3, #0]
 8000fee:	e05a      	b.n	80010a6 <rl_joystick+0x28a>
				else if(*les == 0 && joystick == left && rotate)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d156      	bne.n	80010a6 <rl_joystick+0x28a>
 8000ff8:	4b16      	ldr	r3, [pc, #88]	; (8001054 <rl_joystick+0x238>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b03      	cmp	r3, #3
 8000ffe:	d152      	bne.n	80010a6 <rl_joystick+0x28a>
 8001000:	78bb      	ldrb	r3, [r7, #2]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d04f      	beq.n	80010a6 <rl_joystick+0x28a>
				*les = max;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	78fa      	ldrb	r2, [r7, #3]
 800100a:	701a      	strb	r2, [r3, #0]
 800100c:	e04b      	b.n	80010a6 <rl_joystick+0x28a>
			}
			else{
				if(*les > min && joystick == right)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	787a      	ldrb	r2, [r7, #1]
 8001014:	429a      	cmp	r2, r3
 8001016:	d20a      	bcs.n	800102e <rl_joystick+0x212>
 8001018:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <rl_joystick+0x238>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	2b04      	cmp	r3, #4
 800101e:	d106      	bne.n	800102e <rl_joystick+0x212>
				*les -= 1;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	3b01      	subs	r3, #1
 8001026:	b2da      	uxtb	r2, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	701a      	strb	r2, [r3, #0]
 800102c:	e03b      	b.n	80010a6 <rl_joystick+0x28a>
				else if(*les < max+min && joystick == left)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	4619      	mov	r1, r3
 8001034:	78fa      	ldrb	r2, [r7, #3]
 8001036:	787b      	ldrb	r3, [r7, #1]
 8001038:	4413      	add	r3, r2
 800103a:	4299      	cmp	r1, r3
 800103c:	da12      	bge.n	8001064 <rl_joystick+0x248>
 800103e:	4b05      	ldr	r3, [pc, #20]	; (8001054 <rl_joystick+0x238>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	2b03      	cmp	r3, #3
 8001044:	d10e      	bne.n	8001064 <rl_joystick+0x248>
				*les += 1;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	3301      	adds	r3, #1
 800104c:	b2da      	uxtb	r2, r3
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	701a      	strb	r2, [r3, #0]
 8001052:	e028      	b.n	80010a6 <rl_joystick+0x28a>
 8001054:	200001fa 	.word	0x200001fa
 8001058:	200001ff 	.word	0x200001ff
 800105c:	200001f4 	.word	0x200001f4
 8001060:	200001f8 	.word	0x200001f8
				else if(*les == 0 && joystick == right && rotate)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d10a      	bne.n	8001082 <rl_joystick+0x266>
 800106c:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <rl_joystick+0x2a8>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b04      	cmp	r3, #4
 8001072:	d106      	bne.n	8001082 <rl_joystick+0x266>
 8001074:	78bb      	ldrb	r3, [r7, #2]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d003      	beq.n	8001082 <rl_joystick+0x266>
				*les = max;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	78fa      	ldrb	r2, [r7, #3]
 800107e:	701a      	strb	r2, [r3, #0]
 8001080:	e011      	b.n	80010a6 <rl_joystick+0x28a>
				else if(*les == max+min && joystick == left && rotate)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	4619      	mov	r1, r3
 8001088:	78fa      	ldrb	r2, [r7, #3]
 800108a:	787b      	ldrb	r3, [r7, #1]
 800108c:	4413      	add	r3, r2
 800108e:	4299      	cmp	r1, r3
 8001090:	d109      	bne.n	80010a6 <rl_joystick+0x28a>
 8001092:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <rl_joystick+0x2a8>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b03      	cmp	r3, #3
 8001098:	d105      	bne.n	80010a6 <rl_joystick+0x28a>
 800109a:	78bb      	ldrb	r3, [r7, #2]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d002      	beq.n	80010a6 <rl_joystick+0x28a>
				*les = min;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	787a      	ldrb	r2, [r7, #1]
 80010a4:	701a      	strb	r2, [r3, #0]
			}
			joy_delay2 = cnt;
 80010a6:	4b08      	ldr	r3, [pc, #32]	; (80010c8 <rl_joystick+0x2ac>)
 80010a8:	881a      	ldrh	r2, [r3, #0]
 80010aa:	4b08      	ldr	r3, [pc, #32]	; (80010cc <rl_joystick+0x2b0>)
 80010ac:	801a      	strh	r2, [r3, #0]
		}
	}
	joy_old = joystick;
 80010ae:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <rl_joystick+0x2a8>)
 80010b0:	781a      	ldrb	r2, [r3, #0]
 80010b2:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <rl_joystick+0x2b4>)
 80010b4:	701a      	strb	r2, [r3, #0]
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	200001fa 	.word	0x200001fa
 80010c8:	200001f4 	.word	0x200001f4
 80010cc:	200001f8 	.word	0x200001f8
 80010d0:	200001ff 	.word	0x200001ff

080010d4 <pati_save_>:
void pati_save_(){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
	strcat(pati_save[room_sel].name, keyboard_mem);
 80010da:	4b60      	ldr	r3, [pc, #384]	; (800125c <pati_save_+0x188>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	461a      	mov	r2, r3
 80010e0:	4613      	mov	r3, r2
 80010e2:	00db      	lsls	r3, r3, #3
 80010e4:	4413      	add	r3, r2
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	4413      	add	r3, r2
 80010ea:	4a5d      	ldr	r2, [pc, #372]	; (8001260 <pati_save_+0x18c>)
 80010ec:	4413      	add	r3, r2
 80010ee:	495d      	ldr	r1, [pc, #372]	; (8001264 <pati_save_+0x190>)
 80010f0:	4618      	mov	r0, r3
 80010f2:	f004 fbc5 	bl	8005880 <strcat>
	pati_save[room_sel].Disease = dis_sel;
 80010f6:	4b59      	ldr	r3, [pc, #356]	; (800125c <pati_save_+0x188>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	4b5a      	ldr	r3, [pc, #360]	; (8001268 <pati_save_+0x194>)
 80010fe:	7818      	ldrb	r0, [r3, #0]
 8001100:	4957      	ldr	r1, [pc, #348]	; (8001260 <pati_save_+0x18c>)
 8001102:	4613      	mov	r3, r2
 8001104:	00db      	lsls	r3, r3, #3
 8001106:	4413      	add	r3, r2
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	4413      	add	r3, r2
 800110c:	440b      	add	r3, r1
 800110e:	330b      	adds	r3, #11
 8001110:	4602      	mov	r2, r0
 8001112:	701a      	strb	r2, [r3, #0]
	pati_save[room_sel].Presc = Cursor_P;
 8001114:	4b51      	ldr	r3, [pc, #324]	; (800125c <pati_save_+0x188>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	461a      	mov	r2, r3
 800111a:	4b54      	ldr	r3, [pc, #336]	; (800126c <pati_save_+0x198>)
 800111c:	7818      	ldrb	r0, [r3, #0]
 800111e:	4950      	ldr	r1, [pc, #320]	; (8001260 <pati_save_+0x18c>)
 8001120:	4613      	mov	r3, r2
 8001122:	00db      	lsls	r3, r3, #3
 8001124:	4413      	add	r3, r2
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	4413      	add	r3, r2
 800112a:	440b      	add	r3, r1
 800112c:	330c      	adds	r3, #12
 800112e:	4602      	mov	r2, r0
 8001130:	701a      	strb	r2, [r3, #0]
	pati_save[room_sel].store = md_now[Cursor_P];
 8001132:	4b4e      	ldr	r3, [pc, #312]	; (800126c <pati_save_+0x198>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	4619      	mov	r1, r3
 8001138:	4b48      	ldr	r3, [pc, #288]	; (800125c <pati_save_+0x188>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	461a      	mov	r2, r3
 800113e:	4b4c      	ldr	r3, [pc, #304]	; (8001270 <pati_save_+0x19c>)
 8001140:	5c58      	ldrb	r0, [r3, r1]
 8001142:	4947      	ldr	r1, [pc, #284]	; (8001260 <pati_save_+0x18c>)
 8001144:	4613      	mov	r3, r2
 8001146:	00db      	lsls	r3, r3, #3
 8001148:	4413      	add	r3, r2
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	4413      	add	r3, r2
 800114e:	440b      	add	r3, r1
 8001150:	330d      	adds	r3, #13
 8001152:	4602      	mov	r2, r0
 8001154:	701a      	strb	r2, [r3, #0]
	pati_save[room_sel].use = use;
 8001156:	4b41      	ldr	r3, [pc, #260]	; (800125c <pati_save_+0x188>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	461a      	mov	r2, r3
 800115c:	4b45      	ldr	r3, [pc, #276]	; (8001274 <pati_save_+0x1a0>)
 800115e:	7818      	ldrb	r0, [r3, #0]
 8001160:	493f      	ldr	r1, [pc, #252]	; (8001260 <pati_save_+0x18c>)
 8001162:	4613      	mov	r3, r2
 8001164:	00db      	lsls	r3, r3, #3
 8001166:	4413      	add	r3, r2
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	4413      	add	r3, r2
 800116c:	440b      	add	r3, r1
 800116e:	330e      	adds	r3, #14
 8001170:	4602      	mov	r2, r0
 8001172:	701a      	strb	r2, [r3, #0]
	if(room_sel==1){
 8001174:	4b39      	ldr	r3, [pc, #228]	; (800125c <pati_save_+0x188>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b01      	cmp	r3, #1
 800117a:	d117      	bne.n	80011ac <pati_save_+0xd8>
		for(int i=0; i<6; i++){
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	e011      	b.n	80011a6 <pati_save_+0xd2>
			pati_save[i].time101 = set_time[i];
 8001182:	4a3d      	ldr	r2, [pc, #244]	; (8001278 <pati_save_+0x1a4>)
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	4413      	add	r3, r2
 8001188:	7818      	ldrb	r0, [r3, #0]
 800118a:	4935      	ldr	r1, [pc, #212]	; (8001260 <pati_save_+0x18c>)
 800118c:	68fa      	ldr	r2, [r7, #12]
 800118e:	4613      	mov	r3, r2
 8001190:	00db      	lsls	r3, r3, #3
 8001192:	4413      	add	r3, r2
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	4413      	add	r3, r2
 8001198:	440b      	add	r3, r1
 800119a:	330f      	adds	r3, #15
 800119c:	4602      	mov	r2, r0
 800119e:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<6; i++){
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	3301      	adds	r3, #1
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	2b05      	cmp	r3, #5
 80011aa:	ddea      	ble.n	8001182 <pati_save_+0xae>
		}
	}
	if(room_sel==2){
 80011ac:	4b2b      	ldr	r3, [pc, #172]	; (800125c <pati_save_+0x188>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d117      	bne.n	80011e4 <pati_save_+0x110>
		for(int i=0; i<6; i++){
 80011b4:	2300      	movs	r3, #0
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	e011      	b.n	80011de <pati_save_+0x10a>
			pati_save[i].time104 = set_time[i];
 80011ba:	4a2f      	ldr	r2, [pc, #188]	; (8001278 <pati_save_+0x1a4>)
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	4413      	add	r3, r2
 80011c0:	7818      	ldrb	r0, [r3, #0]
 80011c2:	4927      	ldr	r1, [pc, #156]	; (8001260 <pati_save_+0x18c>)
 80011c4:	68ba      	ldr	r2, [r7, #8]
 80011c6:	4613      	mov	r3, r2
 80011c8:	00db      	lsls	r3, r3, #3
 80011ca:	4413      	add	r3, r2
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	4413      	add	r3, r2
 80011d0:	440b      	add	r3, r1
 80011d2:	3312      	adds	r3, #18
 80011d4:	4602      	mov	r2, r0
 80011d6:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<6; i++){
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	3301      	adds	r3, #1
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	2b05      	cmp	r3, #5
 80011e2:	ddea      	ble.n	80011ba <pati_save_+0xe6>
		}
	}
	if(room_sel==3){
 80011e4:	4b1d      	ldr	r3, [pc, #116]	; (800125c <pati_save_+0x188>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2b03      	cmp	r3, #3
 80011ea:	d117      	bne.n	800121c <pati_save_+0x148>
		for(int i=0; i<6; i++){
 80011ec:	2300      	movs	r3, #0
 80011ee:	607b      	str	r3, [r7, #4]
 80011f0:	e011      	b.n	8001216 <pati_save_+0x142>
			pati_save[i].time104 = set_time[i];
 80011f2:	4a21      	ldr	r2, [pc, #132]	; (8001278 <pati_save_+0x1a4>)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	4413      	add	r3, r2
 80011f8:	7818      	ldrb	r0, [r3, #0]
 80011fa:	4919      	ldr	r1, [pc, #100]	; (8001260 <pati_save_+0x18c>)
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	4613      	mov	r3, r2
 8001200:	00db      	lsls	r3, r3, #3
 8001202:	4413      	add	r3, r2
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	4413      	add	r3, r2
 8001208:	440b      	add	r3, r1
 800120a:	3312      	adds	r3, #18
 800120c:	4602      	mov	r2, r0
 800120e:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<6; i++){
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3301      	adds	r3, #1
 8001214:	607b      	str	r3, [r7, #4]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2b05      	cmp	r3, #5
 800121a:	ddea      	ble.n	80011f2 <pati_save_+0x11e>
		}
	}
	if(room_sel==4){
 800121c:	4b0f      	ldr	r3, [pc, #60]	; (800125c <pati_save_+0x188>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	2b04      	cmp	r3, #4
 8001222:	d117      	bne.n	8001254 <pati_save_+0x180>
		for(int i=0; i<6; i++){
 8001224:	2300      	movs	r3, #0
 8001226:	603b      	str	r3, [r7, #0]
 8001228:	e011      	b.n	800124e <pati_save_+0x17a>
			pati_save[i].time104 = set_time[i];
 800122a:	4a13      	ldr	r2, [pc, #76]	; (8001278 <pati_save_+0x1a4>)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	4413      	add	r3, r2
 8001230:	7818      	ldrb	r0, [r3, #0]
 8001232:	490b      	ldr	r1, [pc, #44]	; (8001260 <pati_save_+0x18c>)
 8001234:	683a      	ldr	r2, [r7, #0]
 8001236:	4613      	mov	r3, r2
 8001238:	00db      	lsls	r3, r3, #3
 800123a:	4413      	add	r3, r2
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	4413      	add	r3, r2
 8001240:	440b      	add	r3, r1
 8001242:	3312      	adds	r3, #18
 8001244:	4602      	mov	r2, r0
 8001246:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<6; i++){
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	3301      	adds	r3, #1
 800124c:	603b      	str	r3, [r7, #0]
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	2b05      	cmp	r3, #5
 8001252:	ddea      	ble.n	800122a <pati_save_+0x156>
		}
	}

}
 8001254:	bf00      	nop
 8001256:	3710      	adds	r7, #16
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	200001fd 	.word	0x200001fd
 8001260:	20000234 	.word	0x20000234
 8001264:	20000224 	.word	0x20000224
 8001268:	200001fe 	.word	0x200001fe
 800126c:	20000201 	.word	0x20000201
 8001270:	20000010 	.word	0x20000010
 8001274:	20000008 	.word	0x20000008
 8001278:	20000060 	.word	0x20000060

0800127c <KEYBOARD>:
void KEYBOARD(){
 800127c:	b590      	push	{r4, r7, lr}
 800127e:	b087      	sub	sp, #28
 8001280:	af02      	add	r7, sp, #8
	for(int j = 0; j < 12; j++){
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	e007      	b.n	8001298 <KEYBOARD+0x1c>
		keyboard_mem[j]=0;
 8001288:	4a79      	ldr	r2, [pc, #484]	; (8001470 <KEYBOARD+0x1f4>)
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	4413      	add	r3, r2
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]
	for(int j = 0; j < 12; j++){
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	3301      	adds	r3, #1
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2b0b      	cmp	r3, #11
 800129c:	ddf4      	ble.n	8001288 <KEYBOARD+0xc>
	}
	while(1){
		static uint8_t updown_sel = 0, line_sel, count = 0;
		SSD1306_Fill(0);
 800129e:	2000      	movs	r0, #0
 80012a0:	f001 f858 	bl	8002354 <SSD1306_Fill>
		PutsXY(0, 0, "#KEYBOARD                ", 0);
 80012a4:	2300      	movs	r3, #0
 80012a6:	4a73      	ldr	r2, [pc, #460]	; (8001474 <KEYBOARD+0x1f8>)
 80012a8:	2100      	movs	r1, #0
 80012aa:	2000      	movs	r0, #0
 80012ac:	f7ff fc32 	bl	8000b14 <PutsXY>
		PutsXY(0, 1, ">", 1);
 80012b0:	2301      	movs	r3, #1
 80012b2:	4a71      	ldr	r2, [pc, #452]	; (8001478 <KEYBOARD+0x1fc>)
 80012b4:	2101      	movs	r1, #1
 80012b6:	2000      	movs	r0, #0
 80012b8:	f7ff fc2c 	bl	8000b14 <PutsXY>
		PutsXY(1+count, 2, "^", 1);
 80012bc:	4b6f      	ldr	r3, [pc, #444]	; (800147c <KEYBOARD+0x200>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	1c58      	adds	r0, r3, #1
 80012c2:	2301      	movs	r3, #1
 80012c4:	4a6e      	ldr	r2, [pc, #440]	; (8001480 <KEYBOARD+0x204>)
 80012c6:	2102      	movs	r1, #2
 80012c8:	f7ff fc24 	bl	8000b14 <PutsXY>
	    PutsXY(1, 1, keyboard_mem, 1);
 80012cc:	2301      	movs	r3, #1
 80012ce:	4a68      	ldr	r2, [pc, #416]	; (8001470 <KEYBOARD+0x1f4>)
 80012d0:	2101      	movs	r1, #1
 80012d2:	2001      	movs	r0, #1
 80012d4:	f7ff fc1e 	bl	8000b14 <PutsXY>
	    for(int i = 0; i < 4; i++){
 80012d8:	2300      	movs	r3, #0
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	e048      	b.n	8001370 <KEYBOARD+0xf4>
	       for(int j = 0; j < 11; j++){
 80012de:	2300      	movs	r3, #0
 80012e0:	607b      	str	r3, [r7, #4]
 80012e2:	e03f      	b.n	8001364 <KEYBOARD+0xe8>
	          sprintf(bf, "%c", keyboard[i][j]);
 80012e4:	4967      	ldr	r1, [pc, #412]	; (8001484 <KEYBOARD+0x208>)
 80012e6:	68ba      	ldr	r2, [r7, #8]
 80012e8:	4613      	mov	r3, r2
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	4413      	add	r3, r2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	18ca      	adds	r2, r1, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4413      	add	r3, r2
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	461a      	mov	r2, r3
 80012fa:	4963      	ldr	r1, [pc, #396]	; (8001488 <KEYBOARD+0x20c>)
 80012fc:	4863      	ldr	r0, [pc, #396]	; (800148c <KEYBOARD+0x210>)
 80012fe:	f004 fa9f 	bl	8005840 <siprintf>
	          SSD1306_GotoXY((j+2) * 6 + (j*4), (i+4) * 8);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	3302      	adds	r3, #2
 8001306:	b29b      	uxth	r3, r3
 8001308:	461a      	mov	r2, r3
 800130a:	0052      	lsls	r2, r2, #1
 800130c:	4413      	add	r3, r2
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	b29a      	uxth	r2, r3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	b29b      	uxth	r3, r3
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	b29b      	uxth	r3, r3
 800131a:	4413      	add	r3, r2
 800131c:	b29a      	uxth	r2, r3
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	3304      	adds	r3, #4
 8001322:	b29b      	uxth	r3, r3
 8001324:	00db      	lsls	r3, r3, #3
 8001326:	b29b      	uxth	r3, r3
 8001328:	4619      	mov	r1, r3
 800132a:	4610      	mov	r0, r2
 800132c:	f001 f88a 	bl	8002444 <SSD1306_GotoXY>
	          if(i == updown_sel && j == line_sel)
 8001330:	4b57      	ldr	r3, [pc, #348]	; (8001490 <KEYBOARD+0x214>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	4293      	cmp	r3, r2
 800133a:	d10b      	bne.n	8001354 <KEYBOARD+0xd8>
 800133c:	4b55      	ldr	r3, [pc, #340]	; (8001494 <KEYBOARD+0x218>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	461a      	mov	r2, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4293      	cmp	r3, r2
 8001346:	d105      	bne.n	8001354 <KEYBOARD+0xd8>
	             SSD1306_Puts(bf, &Font_6x8, 0);
 8001348:	2200      	movs	r2, #0
 800134a:	4953      	ldr	r1, [pc, #332]	; (8001498 <KEYBOARD+0x21c>)
 800134c:	484f      	ldr	r0, [pc, #316]	; (800148c <KEYBOARD+0x210>)
 800134e:	f001 f8fd 	bl	800254c <SSD1306_Puts>
 8001352:	e004      	b.n	800135e <KEYBOARD+0xe2>
	          else
	             SSD1306_Puts(bf, &Font_6x8, 1);
 8001354:	2201      	movs	r2, #1
 8001356:	4950      	ldr	r1, [pc, #320]	; (8001498 <KEYBOARD+0x21c>)
 8001358:	484c      	ldr	r0, [pc, #304]	; (800148c <KEYBOARD+0x210>)
 800135a:	f001 f8f7 	bl	800254c <SSD1306_Puts>
	       for(int j = 0; j < 11; j++){
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	3301      	adds	r3, #1
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b0a      	cmp	r3, #10
 8001368:	ddbc      	ble.n	80012e4 <KEYBOARD+0x68>
	    for(int i = 0; i < 4; i++){
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	3301      	adds	r3, #1
 800136e:	60bb      	str	r3, [r7, #8]
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	2b03      	cmp	r3, #3
 8001374:	ddb3      	ble.n	80012de <KEYBOARD+0x62>
	       }
	    }
	    SSD1306_UpdateScreen();
 8001376:	f000 ffbf 	bl	80022f8 <SSD1306_UpdateScreen>

	    ud_joystick(&updown_sel, 3, 1, 0, 0);
 800137a:	2300      	movs	r3, #0
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	2300      	movs	r3, #0
 8001380:	2201      	movs	r2, #1
 8001382:	2103      	movs	r1, #3
 8001384:	4842      	ldr	r0, [pc, #264]	; (8001490 <KEYBOARD+0x214>)
 8001386:	f7ff fbe9 	bl	8000b5c <ud_joystick>
	    if(updown_sel % 2 == 0)
 800138a:	4b41      	ldr	r3, [pc, #260]	; (8001490 <KEYBOARD+0x214>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	b2db      	uxtb	r3, r3
 8001394:	2b00      	cmp	r3, #0
 8001396:	d108      	bne.n	80013aa <KEYBOARD+0x12e>
	            rl_joystick(&line_sel, 10, 1, 0, 0);//0,2Î≤àÏß∏ Ôø??? 10Ïπ∏ÍπåÔø???
 8001398:	2300      	movs	r3, #0
 800139a:	9300      	str	r3, [sp, #0]
 800139c:	2300      	movs	r3, #0
 800139e:	2201      	movs	r2, #1
 80013a0:	210a      	movs	r1, #10
 80013a2:	483c      	ldr	r0, [pc, #240]	; (8001494 <KEYBOARD+0x218>)
 80013a4:	f7ff fd3a 	bl	8000e1c <rl_joystick>
 80013a8:	e007      	b.n	80013ba <KEYBOARD+0x13e>
	         else
	            rl_joystick(&line_sel, 9, 1, 0, 0);//1,3Î≤àÔøΩ?? Ôø??? 9Ïπ∏ÍπåÔø??? Ïª§ÏÑú
 80013aa:	2300      	movs	r3, #0
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	2300      	movs	r3, #0
 80013b0:	2201      	movs	r2, #1
 80013b2:	2109      	movs	r1, #9
 80013b4:	4837      	ldr	r0, [pc, #220]	; (8001494 <KEYBOARD+0x218>)
 80013b6:	f7ff fd31 	bl	8000e1c <rl_joystick>

	    if(joystick_sw()){
 80013ba:	f7ff fb8f 	bl	8000adc <joystick_sw>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d043      	beq.n	800144c <KEYBOARD+0x1d0>
	         if(line_sel == 10){
 80013c4:	4b33      	ldr	r3, [pc, #204]	; (8001494 <KEYBOARD+0x218>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b0a      	cmp	r3, #10
 80013ca:	d122      	bne.n	8001412 <KEYBOARD+0x196>
	            if(updown_sel == 0){
 80013cc:	4b30      	ldr	r3, [pc, #192]	; (8001490 <KEYBOARD+0x214>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d110      	bne.n	80013f6 <KEYBOARD+0x17a>
	               if(count > 0){
 80013d4:	4b29      	ldr	r3, [pc, #164]	; (800147c <KEYBOARD+0x200>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d037      	beq.n	800144c <KEYBOARD+0x1d0>
	                  count--;
 80013dc:	4b27      	ldr	r3, [pc, #156]	; (800147c <KEYBOARD+0x200>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	b2da      	uxtb	r2, r3
 80013e4:	4b25      	ldr	r3, [pc, #148]	; (800147c <KEYBOARD+0x200>)
 80013e6:	701a      	strb	r2, [r3, #0]
	                  keyboard_mem[count] = 0;
 80013e8:	4b24      	ldr	r3, [pc, #144]	; (800147c <KEYBOARD+0x200>)
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	461a      	mov	r2, r3
 80013ee:	4b20      	ldr	r3, [pc, #128]	; (8001470 <KEYBOARD+0x1f4>)
 80013f0:	2100      	movs	r1, #0
 80013f2:	5499      	strb	r1, [r3, r2]
 80013f4:	e02a      	b.n	800144c <KEYBOARD+0x1d0>
	               }
	            }
	            else if(updown_sel == 2){
 80013f6:	4b26      	ldr	r3, [pc, #152]	; (8001490 <KEYBOARD+0x214>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d126      	bne.n	800144c <KEYBOARD+0x1d0>
	               updown_sel = 0;
 80013fe:	4b24      	ldr	r3, [pc, #144]	; (8001490 <KEYBOARD+0x214>)
 8001400:	2200      	movs	r2, #0
 8001402:	701a      	strb	r2, [r3, #0]
	               line_sel = 0;
 8001404:	4b23      	ldr	r3, [pc, #140]	; (8001494 <KEYBOARD+0x218>)
 8001406:	2200      	movs	r2, #0
 8001408:	701a      	strb	r2, [r3, #0]
	               count = 0;
 800140a:	4b1c      	ldr	r3, [pc, #112]	; (800147c <KEYBOARD+0x200>)
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
	               return;
 8001410:	e02a      	b.n	8001468 <KEYBOARD+0x1ec>
	            }
	         }
	         else {
	            if(count < 10){
 8001412:	4b1a      	ldr	r3, [pc, #104]	; (800147c <KEYBOARD+0x200>)
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	2b09      	cmp	r3, #9
 8001418:	d818      	bhi.n	800144c <KEYBOARD+0x1d0>
	               keyboard_mem[count] = keyboard[updown_sel][line_sel];
 800141a:	4b1d      	ldr	r3, [pc, #116]	; (8001490 <KEYBOARD+0x214>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	4619      	mov	r1, r3
 8001420:	4b1c      	ldr	r3, [pc, #112]	; (8001494 <KEYBOARD+0x218>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	461c      	mov	r4, r3
 8001426:	4b15      	ldr	r3, [pc, #84]	; (800147c <KEYBOARD+0x200>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	4618      	mov	r0, r3
 800142c:	4a15      	ldr	r2, [pc, #84]	; (8001484 <KEYBOARD+0x208>)
 800142e:	460b      	mov	r3, r1
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	440b      	add	r3, r1
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	4413      	add	r3, r2
 8001438:	4423      	add	r3, r4
 800143a:	781a      	ldrb	r2, [r3, #0]
 800143c:	4b0c      	ldr	r3, [pc, #48]	; (8001470 <KEYBOARD+0x1f4>)
 800143e:	541a      	strb	r2, [r3, r0]
	               count++;
 8001440:	4b0e      	ldr	r3, [pc, #56]	; (800147c <KEYBOARD+0x200>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	3301      	adds	r3, #1
 8001446:	b2da      	uxtb	r2, r3
 8001448:	4b0c      	ldr	r3, [pc, #48]	; (800147c <KEYBOARD+0x200>)
 800144a:	701a      	strb	r2, [r3, #0]
	            }
	         }
	      }
	      if(count >= 10){
 800144c:	4b0b      	ldr	r3, [pc, #44]	; (800147c <KEYBOARD+0x200>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b09      	cmp	r3, #9
 8001452:	f67f af24 	bls.w	800129e <KEYBOARD+0x22>
	         updown_sel = 0;
 8001456:	4b0e      	ldr	r3, [pc, #56]	; (8001490 <KEYBOARD+0x214>)
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]
	         line_sel = 0;
 800145c:	4b0d      	ldr	r3, [pc, #52]	; (8001494 <KEYBOARD+0x218>)
 800145e:	2200      	movs	r2, #0
 8001460:	701a      	strb	r2, [r3, #0]
	         count = 0;
 8001462:	4b06      	ldr	r3, [pc, #24]	; (800147c <KEYBOARD+0x200>)
 8001464:	2200      	movs	r2, #0
 8001466:	701a      	strb	r2, [r3, #0]
	         return;
	      }
	}
}
 8001468:	3714      	adds	r7, #20
 800146a:	46bd      	mov	sp, r7
 800146c:	bd90      	pop	{r4, r7, pc}
 800146e:	bf00      	nop
 8001470:	20000224 	.word	0x20000224
 8001474:	080061e4 	.word	0x080061e4
 8001478:	08006200 	.word	0x08006200
 800147c:	200002b9 	.word	0x200002b9
 8001480:	08006204 	.word	0x08006204
 8001484:	080069d8 	.word	0x080069d8
 8001488:	08006208 	.word	0x08006208
 800148c:	20000204 	.word	0x20000204
 8001490:	200002ba 	.word	0x200002ba
 8001494:	200002bb 	.word	0x200002bb
 8001498:	20000000 	.word	0x20000000

0800149c <Init>:


void Init(){
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
	SSD1306_Fill(0);
 80014a0:	2000      	movs	r0, #0
 80014a2:	f000 ff57 	bl	8002354 <SSD1306_Fill>
	PutsXY(2, 3,"Patient Management", 1);
 80014a6:	2301      	movs	r3, #1
 80014a8:	4a21      	ldr	r2, [pc, #132]	; (8001530 <Init+0x94>)
 80014aa:	2103      	movs	r1, #3
 80014ac:	2002      	movs	r0, #2
 80014ae:	f7ff fb31 	bl	8000b14 <PutsXY>
	PutsXY(8, 4,"system", 1);
 80014b2:	2301      	movs	r3, #1
 80014b4:	4a1f      	ldr	r2, [pc, #124]	; (8001534 <Init+0x98>)
 80014b6:	2104      	movs	r1, #4
 80014b8:	2008      	movs	r0, #8
 80014ba:	f7ff fb2b 	bl	8000b14 <PutsXY>
	SSD1306_GotoXY(2*6, 2*8+init_block-3);
 80014be:	4b1e      	ldr	r3, [pc, #120]	; (8001538 <Init+0x9c>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	330d      	adds	r3, #13
 80014c6:	b29b      	uxth	r3, r3
 80014c8:	4619      	mov	r1, r3
 80014ca:	200c      	movs	r0, #12
 80014cc:	f000 ffba 	bl	8002444 <SSD1306_GotoXY>
	SSD1306_Puts("                  ", &Font_6x8, 1);
 80014d0:	2201      	movs	r2, #1
 80014d2:	491a      	ldr	r1, [pc, #104]	; (800153c <Init+0xa0>)
 80014d4:	481a      	ldr	r0, [pc, #104]	; (8001540 <Init+0xa4>)
 80014d6:	f001 f839 	bl	800254c <SSD1306_Puts>
	SSD1306_GotoXY(2*6, 5*8-init_block+2);
 80014da:	4b17      	ldr	r3, [pc, #92]	; (8001538 <Init+0x9c>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	b29b      	uxth	r3, r3
 80014e0:	f1c3 032a 	rsb	r3, r3, #42	; 0x2a
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	4619      	mov	r1, r3
 80014e8:	200c      	movs	r0, #12
 80014ea:	f000 ffab 	bl	8002444 <SSD1306_GotoXY>
	SSD1306_Puts("                  ", &Font_6x8, 1);
 80014ee:	2201      	movs	r2, #1
 80014f0:	4912      	ldr	r1, [pc, #72]	; (800153c <Init+0xa0>)
 80014f2:	4813      	ldr	r0, [pc, #76]	; (8001540 <Init+0xa4>)
 80014f4:	f001 f82a 	bl	800254c <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80014f8:	f000 fefe 	bl	80022f8 <SSD1306_UpdateScreen>
	if(init_block==11){
 80014fc:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <Init+0x9c>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b0b      	cmp	r3, #11
 8001502:	d112      	bne.n	800152a <Init+0x8e>
		HAL_Delay(300);
 8001504:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001508:	f001 facc 	bl	8002aa4 <HAL_Delay>
		PutsXY(8, 3,"Welcome", 1);
 800150c:	2301      	movs	r3, #1
 800150e:	4a0d      	ldr	r2, [pc, #52]	; (8001544 <Init+0xa8>)
 8001510:	2103      	movs	r1, #3
 8001512:	2008      	movs	r0, #8
 8001514:	f7ff fafe 	bl	8000b14 <PutsXY>
		SSD1306_UpdateScreen();
 8001518:	f000 feee 	bl	80022f8 <SSD1306_UpdateScreen>
		HAL_Delay(2000);
 800151c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001520:	f001 fac0 	bl	8002aa4 <HAL_Delay>
		//////////////////////////////////////////eeprom set(first run)//////////////////////////////////////////
		sys=time_set;
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <Init+0xac>)
 8001526:	2201      	movs	r2, #1
 8001528:	701a      	strb	r2, [r3, #0]
	}
}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	0800620c 	.word	0x0800620c
 8001534:	08006220 	.word	0x08006220
 8001538:	200001fc 	.word	0x200001fc
 800153c:	20000000 	.word	0x20000000
 8001540:	08006228 	.word	0x08006228
 8001544:	0800623c 	.word	0x0800623c
 8001548:	200001fb 	.word	0x200001fb

0800154c <Time_set>:
void Time_set(){
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af02      	add	r7, sp, #8
	SSD1306_Fill(0);
 8001552:	2000      	movs	r0, #0
 8001554:	f000 fefe 	bl	8002354 <SSD1306_Fill>
	PutsXY(0, 0, "#TIME SETTING             ", 0);
 8001558:	2300      	movs	r3, #0
 800155a:	4a78      	ldr	r2, [pc, #480]	; (800173c <Time_set+0x1f0>)
 800155c:	2100      	movs	r1, #0
 800155e:	2000      	movs	r0, #0
 8001560:	f7ff fad8 	bl	8000b14 <PutsXY>
	PutsXY(0, 3, "RTC Time Setting", 1);
 8001564:	2301      	movs	r3, #1
 8001566:	4a76      	ldr	r2, [pc, #472]	; (8001740 <Time_set+0x1f4>)
 8001568:	2103      	movs	r1, #3
 800156a:	2000      	movs	r0, #0
 800156c:	f7ff fad2 	bl	8000b14 <PutsXY>
	sprintf(bf, "%s=%d",TIME[time_C],time_C==0 ? set_time[time_C] + 2000 : set_time[time_C]);
 8001570:	4b74      	ldr	r3, [pc, #464]	; (8001744 <Time_set+0x1f8>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	461a      	mov	r2, r3
 8001576:	4b74      	ldr	r3, [pc, #464]	; (8001748 <Time_set+0x1fc>)
 8001578:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800157c:	4b71      	ldr	r3, [pc, #452]	; (8001744 <Time_set+0x1f8>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d107      	bne.n	8001594 <Time_set+0x48>
 8001584:	4b6f      	ldr	r3, [pc, #444]	; (8001744 <Time_set+0x1f8>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	4619      	mov	r1, r3
 800158a:	4b70      	ldr	r3, [pc, #448]	; (800174c <Time_set+0x200>)
 800158c:	5c5b      	ldrb	r3, [r3, r1]
 800158e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001592:	e004      	b.n	800159e <Time_set+0x52>
 8001594:	4b6b      	ldr	r3, [pc, #428]	; (8001744 <Time_set+0x1f8>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	4619      	mov	r1, r3
 800159a:	4b6c      	ldr	r3, [pc, #432]	; (800174c <Time_set+0x200>)
 800159c:	5c5b      	ldrb	r3, [r3, r1]
 800159e:	496c      	ldr	r1, [pc, #432]	; (8001750 <Time_set+0x204>)
 80015a0:	486c      	ldr	r0, [pc, #432]	; (8001754 <Time_set+0x208>)
 80015a2:	f004 f94d 	bl	8005840 <siprintf>
	SSD1306_GotoXY(0, 5*8);
 80015a6:	2128      	movs	r1, #40	; 0x28
 80015a8:	2000      	movs	r0, #0
 80015aa:	f000 ff4b 	bl	8002444 <SSD1306_GotoXY>
	SSD1306_Puts(bf, &Font_6x8, 1);
 80015ae:	2201      	movs	r2, #1
 80015b0:	4969      	ldr	r1, [pc, #420]	; (8001758 <Time_set+0x20c>)
 80015b2:	4868      	ldr	r0, [pc, #416]	; (8001754 <Time_set+0x208>)
 80015b4:	f000 ffca 	bl	800254c <SSD1306_Puts>
	if(joystick_sw()){
 80015b8:	f7ff fa90 	bl	8000adc <joystick_sw>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d030      	beq.n	8001624 <Time_set+0xd8>
		DS3231_set_date(set_time[2], set_time[1], set_time[0]);
 80015c2:	4b62      	ldr	r3, [pc, #392]	; (800174c <Time_set+0x200>)
 80015c4:	789b      	ldrb	r3, [r3, #2]
 80015c6:	4a61      	ldr	r2, [pc, #388]	; (800174c <Time_set+0x200>)
 80015c8:	7851      	ldrb	r1, [r2, #1]
 80015ca:	4a60      	ldr	r2, [pc, #384]	; (800174c <Time_set+0x200>)
 80015cc:	7812      	ldrb	r2, [r2, #0]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff f8b8 	bl	8000744 <DS3231_set_date>
		DS3231_set_time(set_time[5], set_time[4], set_time[3]);
 80015d4:	4b5d      	ldr	r3, [pc, #372]	; (800174c <Time_set+0x200>)
 80015d6:	795b      	ldrb	r3, [r3, #5]
 80015d8:	4a5c      	ldr	r2, [pc, #368]	; (800174c <Time_set+0x200>)
 80015da:	7911      	ldrb	r1, [r2, #4]
 80015dc:	4a5b      	ldr	r2, [pc, #364]	; (800174c <Time_set+0x200>)
 80015de:	78d2      	ldrb	r2, [r2, #3]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7fe ffcf 	bl	8000584 <DS3231_set_time>
		DS3231_get_time(&set_time[5], &set_time[4], &set_time[3]);
 80015e6:	4a5d      	ldr	r2, [pc, #372]	; (800175c <Time_set+0x210>)
 80015e8:	495d      	ldr	r1, [pc, #372]	; (8001760 <Time_set+0x214>)
 80015ea:	485e      	ldr	r0, [pc, #376]	; (8001764 <Time_set+0x218>)
 80015ec:	f7ff f82c 	bl	8000648 <DS3231_get_time>
		DS3231_get_date(&set_time[2], &set_time[1], &set_time[0]);
 80015f0:	4a56      	ldr	r2, [pc, #344]	; (800174c <Time_set+0x200>)
 80015f2:	495d      	ldr	r1, [pc, #372]	; (8001768 <Time_set+0x21c>)
 80015f4:	485d      	ldr	r0, [pc, #372]	; (800176c <Time_set+0x220>)
 80015f6:	f7ff f907 	bl	8000808 <DS3231_get_date>
		for(int i=0; i<6; i++) set_time[i]=set_time[i];
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
 80015fe:	e00b      	b.n	8001618 <Time_set+0xcc>
 8001600:	4a52      	ldr	r2, [pc, #328]	; (800174c <Time_set+0x200>)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4413      	add	r3, r2
 8001606:	7819      	ldrb	r1, [r3, #0]
 8001608:	4a50      	ldr	r2, [pc, #320]	; (800174c <Time_set+0x200>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4413      	add	r3, r2
 800160e:	460a      	mov	r2, r1
 8001610:	701a      	strb	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	3301      	adds	r3, #1
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2b05      	cmp	r3, #5
 800161c:	ddf0      	ble.n	8001600 <Time_set+0xb4>
		sys = main_menu;
 800161e:	4b54      	ldr	r3, [pc, #336]	; (8001770 <Time_set+0x224>)
 8001620:	2202      	movs	r2, #2
 8001622:	701a      	strb	r2, [r3, #0]
	}
	rl_joystick(&time_C, 5, 0, 0, 0);
 8001624:	2300      	movs	r3, #0
 8001626:	9300      	str	r3, [sp, #0]
 8001628:	2300      	movs	r3, #0
 800162a:	2200      	movs	r2, #0
 800162c:	2105      	movs	r1, #5
 800162e:	4845      	ldr	r0, [pc, #276]	; (8001744 <Time_set+0x1f8>)
 8001630:	f7ff fbf4 	bl	8000e1c <rl_joystick>

	if(time_C==year)
 8001634:	4b43      	ldr	r3, [pc, #268]	; (8001744 <Time_set+0x1f8>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d10b      	bne.n	8001654 <Time_set+0x108>
		ud_joystick(&set_time[time_C], 99, 0, 0, 1);
 800163c:	4b41      	ldr	r3, [pc, #260]	; (8001744 <Time_set+0x1f8>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	461a      	mov	r2, r3
 8001642:	4b42      	ldr	r3, [pc, #264]	; (800174c <Time_set+0x200>)
 8001644:	18d0      	adds	r0, r2, r3
 8001646:	2301      	movs	r3, #1
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	2300      	movs	r3, #0
 800164c:	2200      	movs	r2, #0
 800164e:	2163      	movs	r1, #99	; 0x63
 8001650:	f7ff fa84 	bl	8000b5c <ud_joystick>
	if(time_C==month)
 8001654:	4b3b      	ldr	r3, [pc, #236]	; (8001744 <Time_set+0x1f8>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d10b      	bne.n	8001674 <Time_set+0x128>
		ud_joystick(&set_time[time_C], 11, 0, 1, 1);
 800165c:	4b39      	ldr	r3, [pc, #228]	; (8001744 <Time_set+0x1f8>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	461a      	mov	r2, r3
 8001662:	4b3a      	ldr	r3, [pc, #232]	; (800174c <Time_set+0x200>)
 8001664:	18d0      	adds	r0, r2, r3
 8001666:	2301      	movs	r3, #1
 8001668:	9300      	str	r3, [sp, #0]
 800166a:	2301      	movs	r3, #1
 800166c:	2200      	movs	r2, #0
 800166e:	210b      	movs	r1, #11
 8001670:	f7ff fa74 	bl	8000b5c <ud_joystick>
	if(time_C==day){
 8001674:	4b33      	ldr	r3, [pc, #204]	; (8001744 <Time_set+0x1f8>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b02      	cmp	r3, #2
 800167a:	d128      	bne.n	80016ce <Time_set+0x182>
		if(set_time[time_C]>LASTDAY[set_time[month]]) set_time[time_C]=LASTDAY[set_time[month]]; //if value over -> max value
 800167c:	4b31      	ldr	r3, [pc, #196]	; (8001744 <Time_set+0x1f8>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	461a      	mov	r2, r3
 8001682:	4b32      	ldr	r3, [pc, #200]	; (800174c <Time_set+0x200>)
 8001684:	5c9a      	ldrb	r2, [r3, r2]
 8001686:	4b31      	ldr	r3, [pc, #196]	; (800174c <Time_set+0x200>)
 8001688:	785b      	ldrb	r3, [r3, #1]
 800168a:	4619      	mov	r1, r3
 800168c:	4b39      	ldr	r3, [pc, #228]	; (8001774 <Time_set+0x228>)
 800168e:	5c5b      	ldrb	r3, [r3, r1]
 8001690:	429a      	cmp	r2, r3
 8001692:	d909      	bls.n	80016a8 <Time_set+0x15c>
 8001694:	4b2d      	ldr	r3, [pc, #180]	; (800174c <Time_set+0x200>)
 8001696:	785b      	ldrb	r3, [r3, #1]
 8001698:	4619      	mov	r1, r3
 800169a:	4b2a      	ldr	r3, [pc, #168]	; (8001744 <Time_set+0x1f8>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	461a      	mov	r2, r3
 80016a0:	4b34      	ldr	r3, [pc, #208]	; (8001774 <Time_set+0x228>)
 80016a2:	5c59      	ldrb	r1, [r3, r1]
 80016a4:	4b29      	ldr	r3, [pc, #164]	; (800174c <Time_set+0x200>)
 80016a6:	5499      	strb	r1, [r3, r2]
		ud_joystick(&set_time[time_C], LASTDAY[set_time[month]]-1, 0, 1, 1);
 80016a8:	4b26      	ldr	r3, [pc, #152]	; (8001744 <Time_set+0x1f8>)
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	461a      	mov	r2, r3
 80016ae:	4b27      	ldr	r3, [pc, #156]	; (800174c <Time_set+0x200>)
 80016b0:	18d0      	adds	r0, r2, r3
 80016b2:	4b26      	ldr	r3, [pc, #152]	; (800174c <Time_set+0x200>)
 80016b4:	785b      	ldrb	r3, [r3, #1]
 80016b6:	461a      	mov	r2, r3
 80016b8:	4b2e      	ldr	r3, [pc, #184]	; (8001774 <Time_set+0x228>)
 80016ba:	5c9b      	ldrb	r3, [r3, r2]
 80016bc:	b29b      	uxth	r3, r3
 80016be:	3b01      	subs	r3, #1
 80016c0:	b299      	uxth	r1, r3
 80016c2:	2301      	movs	r3, #1
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	2301      	movs	r3, #1
 80016c8:	2200      	movs	r2, #0
 80016ca:	f7ff fa47 	bl	8000b5c <ud_joystick>
	}
	if(time_C==hour)
 80016ce:	4b1d      	ldr	r3, [pc, #116]	; (8001744 <Time_set+0x1f8>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	2b03      	cmp	r3, #3
 80016d4:	d10b      	bne.n	80016ee <Time_set+0x1a2>
		ud_joystick(&set_time[time_C], 23, 0, 0, 1);
 80016d6:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <Time_set+0x1f8>)
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	461a      	mov	r2, r3
 80016dc:	4b1b      	ldr	r3, [pc, #108]	; (800174c <Time_set+0x200>)
 80016de:	18d0      	adds	r0, r2, r3
 80016e0:	2301      	movs	r3, #1
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	2300      	movs	r3, #0
 80016e6:	2200      	movs	r2, #0
 80016e8:	2117      	movs	r1, #23
 80016ea:	f7ff fa37 	bl	8000b5c <ud_joystick>
	if(time_C==min)
 80016ee:	4b15      	ldr	r3, [pc, #84]	; (8001744 <Time_set+0x1f8>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	d10b      	bne.n	800170e <Time_set+0x1c2>
		ud_joystick(&set_time[time_C], 23, 0, 0, 1);
 80016f6:	4b13      	ldr	r3, [pc, #76]	; (8001744 <Time_set+0x1f8>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	461a      	mov	r2, r3
 80016fc:	4b13      	ldr	r3, [pc, #76]	; (800174c <Time_set+0x200>)
 80016fe:	18d0      	adds	r0, r2, r3
 8001700:	2301      	movs	r3, #1
 8001702:	9300      	str	r3, [sp, #0]
 8001704:	2300      	movs	r3, #0
 8001706:	2200      	movs	r2, #0
 8001708:	2117      	movs	r1, #23
 800170a:	f7ff fa27 	bl	8000b5c <ud_joystick>
	if(time_C==sec)
 800170e:	4b0d      	ldr	r3, [pc, #52]	; (8001744 <Time_set+0x1f8>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	2b05      	cmp	r3, #5
 8001714:	d10b      	bne.n	800172e <Time_set+0x1e2>
		ud_joystick(&set_time[time_C], 59, 0, 0, 1);
 8001716:	4b0b      	ldr	r3, [pc, #44]	; (8001744 <Time_set+0x1f8>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	461a      	mov	r2, r3
 800171c:	4b0b      	ldr	r3, [pc, #44]	; (800174c <Time_set+0x200>)
 800171e:	18d0      	adds	r0, r2, r3
 8001720:	2301      	movs	r3, #1
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	2300      	movs	r3, #0
 8001726:	2200      	movs	r2, #0
 8001728:	213b      	movs	r1, #59	; 0x3b
 800172a:	f7ff fa17 	bl	8000b5c <ud_joystick>

	SSD1306_UpdateScreen();
 800172e:	f000 fde3 	bl	80022f8 <SSD1306_UpdateScreen>
}
 8001732:	bf00      	nop
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	08006244 	.word	0x08006244
 8001740:	08006260 	.word	0x08006260
 8001744:	20000200 	.word	0x20000200
 8001748:	20000014 	.word	0x20000014
 800174c:	20000060 	.word	0x20000060
 8001750:	08006274 	.word	0x08006274
 8001754:	20000204 	.word	0x20000204
 8001758:	20000000 	.word	0x20000000
 800175c:	20000063 	.word	0x20000063
 8001760:	20000064 	.word	0x20000064
 8001764:	20000065 	.word	0x20000065
 8001768:	20000061 	.word	0x20000061
 800176c:	20000062 	.word	0x20000062
 8001770:	200001fb 	.word	0x200001fb
 8001774:	20000050 	.word	0x20000050

08001778 <Main_menu>:
void Main_menu(){
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af02      	add	r7, sp, #8
	SSD1306_Fill(0);
 800177e:	2000      	movs	r0, #0
 8001780:	f000 fde8 	bl	8002354 <SSD1306_Fill>
	PutsXY(0, 0, "#main menu            ", 0);
 8001784:	2300      	movs	r3, #0
 8001786:	4a35      	ldr	r2, [pc, #212]	; (800185c <Main_menu+0xe4>)
 8001788:	2100      	movs	r1, #0
 800178a:	2000      	movs	r0, #0
 800178c:	f7ff f9c2 	bl	8000b14 <PutsXY>
	PutsXY(1, 2, "pati Hospit", 1);
 8001790:	2301      	movs	r3, #1
 8001792:	4a33      	ldr	r2, [pc, #204]	; (8001860 <Main_menu+0xe8>)
 8001794:	2102      	movs	r1, #2
 8001796:	2001      	movs	r0, #1
 8001798:	f7ff f9bc 	bl	8000b14 <PutsXY>
	PutsXY(1, 3, "Discharge", 1);
 800179c:	2301      	movs	r3, #1
 800179e:	4a31      	ldr	r2, [pc, #196]	; (8001864 <Main_menu+0xec>)
 80017a0:	2103      	movs	r1, #3
 80017a2:	2001      	movs	r0, #1
 80017a4:	f7ff f9b6 	bl	8000b14 <PutsXY>
	PutsXY(1, 4, "MM", 1);
 80017a8:	2301      	movs	r3, #1
 80017aa:	4a2f      	ldr	r2, [pc, #188]	; (8001868 <Main_menu+0xf0>)
 80017ac:	2104      	movs	r1, #4
 80017ae:	2001      	movs	r0, #1
 80017b0:	f7ff f9b0 	bl	8000b14 <PutsXY>
	PutsXY(1, 5, "PM", 1);
 80017b4:	2301      	movs	r3, #1
 80017b6:	4a2d      	ldr	r2, [pc, #180]	; (800186c <Main_menu+0xf4>)
 80017b8:	2105      	movs	r1, #5
 80017ba:	2001      	movs	r0, #1
 80017bc:	f7ff f9aa 	bl	8000b14 <PutsXY>
	PutsXY(1, 6, "Log", 1);
 80017c0:	2301      	movs	r3, #1
 80017c2:	4a2b      	ldr	r2, [pc, #172]	; (8001870 <Main_menu+0xf8>)
 80017c4:	2106      	movs	r1, #6
 80017c6:	2001      	movs	r0, #1
 80017c8:	f7ff f9a4 	bl	8000b14 <PutsXY>
	sprintf(bf, "20%02d.%02d.%02d", set_time[0], set_time[1], set_time[2]);
 80017cc:	4b29      	ldr	r3, [pc, #164]	; (8001874 <Main_menu+0xfc>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	461a      	mov	r2, r3
 80017d2:	4b28      	ldr	r3, [pc, #160]	; (8001874 <Main_menu+0xfc>)
 80017d4:	785b      	ldrb	r3, [r3, #1]
 80017d6:	4619      	mov	r1, r3
 80017d8:	4b26      	ldr	r3, [pc, #152]	; (8001874 <Main_menu+0xfc>)
 80017da:	789b      	ldrb	r3, [r3, #2]
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	460b      	mov	r3, r1
 80017e0:	4925      	ldr	r1, [pc, #148]	; (8001878 <Main_menu+0x100>)
 80017e2:	4826      	ldr	r0, [pc, #152]	; (800187c <Main_menu+0x104>)
 80017e4:	f004 f82c 	bl	8005840 <siprintf>
	PutsXY(11, 4, bf, 1);
 80017e8:	2301      	movs	r3, #1
 80017ea:	4a24      	ldr	r2, [pc, #144]	; (800187c <Main_menu+0x104>)
 80017ec:	2104      	movs	r1, #4
 80017ee:	200b      	movs	r0, #11
 80017f0:	f7ff f990 	bl	8000b14 <PutsXY>
	sprintf(bf, "%02d:%02d:%02d", set_time[3], set_time[4], set_time[5]);
 80017f4:	4b1f      	ldr	r3, [pc, #124]	; (8001874 <Main_menu+0xfc>)
 80017f6:	78db      	ldrb	r3, [r3, #3]
 80017f8:	461a      	mov	r2, r3
 80017fa:	4b1e      	ldr	r3, [pc, #120]	; (8001874 <Main_menu+0xfc>)
 80017fc:	791b      	ldrb	r3, [r3, #4]
 80017fe:	4619      	mov	r1, r3
 8001800:	4b1c      	ldr	r3, [pc, #112]	; (8001874 <Main_menu+0xfc>)
 8001802:	795b      	ldrb	r3, [r3, #5]
 8001804:	9300      	str	r3, [sp, #0]
 8001806:	460b      	mov	r3, r1
 8001808:	491d      	ldr	r1, [pc, #116]	; (8001880 <Main_menu+0x108>)
 800180a:	481c      	ldr	r0, [pc, #112]	; (800187c <Main_menu+0x104>)
 800180c:	f004 f818 	bl	8005840 <siprintf>
	PutsXY(13, 5, bf, 1);
 8001810:	2301      	movs	r3, #1
 8001812:	4a1a      	ldr	r2, [pc, #104]	; (800187c <Main_menu+0x104>)
 8001814:	2105      	movs	r1, #5
 8001816:	200d      	movs	r0, #13
 8001818:	f7ff f97c 	bl	8000b14 <PutsXY>
	ud_joystick(&Cursor, 4, 0, 2, 0);
 800181c:	2300      	movs	r3, #0
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	2302      	movs	r3, #2
 8001822:	2200      	movs	r2, #0
 8001824:	2104      	movs	r1, #4
 8001826:	4817      	ldr	r0, [pc, #92]	; (8001884 <Main_menu+0x10c>)
 8001828:	f7ff f998 	bl	8000b5c <ud_joystick>
	PutsXY(0, Cursor, ">", 1);
 800182c:	4b15      	ldr	r3, [pc, #84]	; (8001884 <Main_menu+0x10c>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	4619      	mov	r1, r3
 8001832:	2301      	movs	r3, #1
 8001834:	4a14      	ldr	r2, [pc, #80]	; (8001888 <Main_menu+0x110>)
 8001836:	2000      	movs	r0, #0
 8001838:	f7ff f96c 	bl	8000b14 <PutsXY>
	SSD1306_UpdateScreen();
 800183c:	f000 fd5c 	bl	80022f8 <SSD1306_UpdateScreen>
	if(joystick_sw()){
 8001840:	f7ff f94c 	bl	8000adc <joystick_sw>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d005      	beq.n	8001856 <Main_menu+0xde>
		sys = Cursor+1; //////emergency call ÎßåÎì§ ?ÔøΩÔøΩ Ï°∞Í±¥ Í±∏Ïñ¥Ï§òÏïº ?ÔøΩÔøΩ ///////////////////
 800184a:	4b0e      	ldr	r3, [pc, #56]	; (8001884 <Main_menu+0x10c>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	3301      	adds	r3, #1
 8001850:	b2da      	uxtb	r2, r3
 8001852:	4b0e      	ldr	r3, [pc, #56]	; (800188c <Main_menu+0x114>)
 8001854:	701a      	strb	r2, [r3, #0]
	}


}
 8001856:	bf00      	nop
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	0800627c 	.word	0x0800627c
 8001860:	08006294 	.word	0x08006294
 8001864:	080062a0 	.word	0x080062a0
 8001868:	080062ac 	.word	0x080062ac
 800186c:	080062b0 	.word	0x080062b0
 8001870:	080062b4 	.word	0x080062b4
 8001874:	20000060 	.word	0x20000060
 8001878:	080062b8 	.word	0x080062b8
 800187c:	20000204 	.word	0x20000204
 8001880:	080062cc 	.word	0x080062cc
 8001884:	20000009 	.word	0x20000009
 8001888:	08006200 	.word	0x08006200
 800188c:	200001fb 	.word	0x200001fb

08001890 <Hospit>:
void Hospit(){
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af02      	add	r7, sp, #8
	SSD1306_Fill(0);
 8001896:	2000      	movs	r0, #0
 8001898:	f000 fd5c 	bl	8002354 <SSD1306_Fill>
	PutsXY(0, 0, "#Patient Hospit             ", 0);
 800189c:	2300      	movs	r3, #0
 800189e:	4aa8      	ldr	r2, [pc, #672]	; (8001b40 <Hospit+0x2b0>)
 80018a0:	2100      	movs	r1, #0
 80018a2:	2000      	movs	r0, #0
 80018a4:	f7ff f936 	bl	8000b14 <PutsXY>
	PutsXY(1, 2, "Disease:", 1);
 80018a8:	2301      	movs	r3, #1
 80018aa:	4aa6      	ldr	r2, [pc, #664]	; (8001b44 <Hospit+0x2b4>)
 80018ac:	2102      	movs	r1, #2
 80018ae:	2001      	movs	r0, #1
 80018b0:	f7ff f930 	bl	8000b14 <PutsXY>
	if(keyboard_mem[0] == 0)
 80018b4:	4ba4      	ldr	r3, [pc, #656]	; (8001b48 <Hospit+0x2b8>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d106      	bne.n	80018ca <Hospit+0x3a>
		PutsXY(1, 3, "Name:(NONE)", 1);
 80018bc:	2301      	movs	r3, #1
 80018be:	4aa3      	ldr	r2, [pc, #652]	; (8001b4c <Hospit+0x2bc>)
 80018c0:	2103      	movs	r1, #3
 80018c2:	2001      	movs	r0, #1
 80018c4:	f7ff f926 	bl	8000b14 <PutsXY>
 80018c8:	e00b      	b.n	80018e2 <Hospit+0x52>
	else{
		PutsXY(1, 3, "Name:", 1);
 80018ca:	2301      	movs	r3, #1
 80018cc:	4aa0      	ldr	r2, [pc, #640]	; (8001b50 <Hospit+0x2c0>)
 80018ce:	2103      	movs	r1, #3
 80018d0:	2001      	movs	r0, #1
 80018d2:	f7ff f91f 	bl	8000b14 <PutsXY>
		PutsXY(6, 3, keyboard_mem, 1);
 80018d6:	2301      	movs	r3, #1
 80018d8:	4a9b      	ldr	r2, [pc, #620]	; (8001b48 <Hospit+0x2b8>)
 80018da:	2103      	movs	r1, #3
 80018dc:	2006      	movs	r0, #6
 80018de:	f7ff f919 	bl	8000b14 <PutsXY>
	}
	PutsXY(1, 4, "Presc:", 1);
 80018e2:	2301      	movs	r3, #1
 80018e4:	4a9b      	ldr	r2, [pc, #620]	; (8001b54 <Hospit+0x2c4>)
 80018e6:	2104      	movs	r1, #4
 80018e8:	2001      	movs	r0, #1
 80018ea:	f7ff f913 	bl	8000b14 <PutsXY>
	PutsXY(1, 5, "Store:", 1);
 80018ee:	2301      	movs	r3, #1
 80018f0:	4a99      	ldr	r2, [pc, #612]	; (8001b58 <Hospit+0x2c8>)
 80018f2:	2105      	movs	r1, #5
 80018f4:	2001      	movs	r0, #1
 80018f6:	f7ff f90d 	bl	8000b14 <PutsXY>
	PutsXY(1, 6, "Hospit room:", 1);
 80018fa:	2301      	movs	r3, #1
 80018fc:	4a97      	ldr	r2, [pc, #604]	; (8001b5c <Hospit+0x2cc>)
 80018fe:	2106      	movs	r1, #6
 8001900:	2001      	movs	r0, #1
 8001902:	f7ff f907 	bl	8000b14 <PutsXY>
	PutsXY(1, 7, "Enter", 1);
 8001906:	2301      	movs	r3, #1
 8001908:	4a95      	ldr	r2, [pc, #596]	; (8001b60 <Hospit+0x2d0>)
 800190a:	2107      	movs	r1, #7
 800190c:	2001      	movs	r0, #1
 800190e:	f7ff f901 	bl	8000b14 <PutsXY>
	SSD1306_GotoXY(7*6, 4*8);
 8001912:	2120      	movs	r1, #32
 8001914:	202a      	movs	r0, #42	; 0x2a
 8001916:	f000 fd95 	bl	8002444 <SSD1306_GotoXY>
	SSD1306_Puts(PS[Cursor_P], &Font_6x8, 1);
 800191a:	4b92      	ldr	r3, [pc, #584]	; (8001b64 <Hospit+0x2d4>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	461a      	mov	r2, r3
 8001920:	4b91      	ldr	r3, [pc, #580]	; (8001b68 <Hospit+0x2d8>)
 8001922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001926:	2201      	movs	r2, #1
 8001928:	4990      	ldr	r1, [pc, #576]	; (8001b6c <Hospit+0x2dc>)
 800192a:	4618      	mov	r0, r3
 800192c:	f000 fe0e 	bl	800254c <SSD1306_Puts>
	SSD1306_GotoXY(7*6, 5*8);
 8001930:	2128      	movs	r1, #40	; 0x28
 8001932:	202a      	movs	r0, #42	; 0x2a
 8001934:	f000 fd86 	bl	8002444 <SSD1306_GotoXY>
	sprintf(bf ,"(%d/%d)",md_now[Cursor_P],md_max[Cursor_P]);
 8001938:	4b8a      	ldr	r3, [pc, #552]	; (8001b64 <Hospit+0x2d4>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	461a      	mov	r2, r3
 800193e:	4b8c      	ldr	r3, [pc, #560]	; (8001b70 <Hospit+0x2e0>)
 8001940:	5c9b      	ldrb	r3, [r3, r2]
 8001942:	4619      	mov	r1, r3
 8001944:	4b87      	ldr	r3, [pc, #540]	; (8001b64 <Hospit+0x2d4>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	461a      	mov	r2, r3
 800194a:	4b8a      	ldr	r3, [pc, #552]	; (8001b74 <Hospit+0x2e4>)
 800194c:	5c9b      	ldrb	r3, [r3, r2]
 800194e:	460a      	mov	r2, r1
 8001950:	4989      	ldr	r1, [pc, #548]	; (8001b78 <Hospit+0x2e8>)
 8001952:	488a      	ldr	r0, [pc, #552]	; (8001b7c <Hospit+0x2ec>)
 8001954:	f003 ff74 	bl	8005840 <siprintf>
	SSD1306_Puts(bf, &Font_6x8, 1);
 8001958:	2201      	movs	r2, #1
 800195a:	4984      	ldr	r1, [pc, #528]	; (8001b6c <Hospit+0x2dc>)
 800195c:	4887      	ldr	r0, [pc, #540]	; (8001b7c <Hospit+0x2ec>)
 800195e:	f000 fdf5 	bl	800254c <SSD1306_Puts>
	sprintf(bf,"USE:%d",use);
 8001962:	4b87      	ldr	r3, [pc, #540]	; (8001b80 <Hospit+0x2f0>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	461a      	mov	r2, r3
 8001968:	4986      	ldr	r1, [pc, #536]	; (8001b84 <Hospit+0x2f4>)
 800196a:	4884      	ldr	r0, [pc, #528]	; (8001b7c <Hospit+0x2ec>)
 800196c:	f003 ff68 	bl	8005840 <siprintf>
	SSD1306_GotoXY(14*6, 5*8);
 8001970:	2128      	movs	r1, #40	; 0x28
 8001972:	2054      	movs	r0, #84	; 0x54
 8001974:	f000 fd66 	bl	8002444 <SSD1306_GotoXY>
	SSD1306_Puts(bf, &Font_6x8, 1);
 8001978:	2201      	movs	r2, #1
 800197a:	497c      	ldr	r1, [pc, #496]	; (8001b6c <Hospit+0x2dc>)
 800197c:	487f      	ldr	r0, [pc, #508]	; (8001b7c <Hospit+0x2ec>)
 800197e:	f000 fde5 	bl	800254c <SSD1306_Puts>
	ud_joystick(&Cursor_H, 5, 0, 2, 0);
 8001982:	2300      	movs	r3, #0
 8001984:	9300      	str	r3, [sp, #0]
 8001986:	2302      	movs	r3, #2
 8001988:	2200      	movs	r2, #0
 800198a:	2105      	movs	r1, #5
 800198c:	487e      	ldr	r0, [pc, #504]	; (8001b88 <Hospit+0x2f8>)
 800198e:	f7ff f8e5 	bl	8000b5c <ud_joystick>
	PutsXY(0, Cursor_H, ">", 1);
 8001992:	4b7d      	ldr	r3, [pc, #500]	; (8001b88 <Hospit+0x2f8>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	4619      	mov	r1, r3
 8001998:	2301      	movs	r3, #1
 800199a:	4a7c      	ldr	r2, [pc, #496]	; (8001b8c <Hospit+0x2fc>)
 800199c:	2000      	movs	r0, #0
 800199e:	f7ff f8b9 	bl	8000b14 <PutsXY>
	PutsXY(9, 2, DISEASE[dis_sel], 1);
 80019a2:	4b7b      	ldr	r3, [pc, #492]	; (8001b90 <Hospit+0x300>)
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	461a      	mov	r2, r3
 80019a8:	4b7a      	ldr	r3, [pc, #488]	; (8001b94 <Hospit+0x304>)
 80019aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80019ae:	2301      	movs	r3, #1
 80019b0:	2102      	movs	r1, #2
 80019b2:	2009      	movs	r0, #9
 80019b4:	f7ff f8ae 	bl	8000b14 <PutsXY>
	sprintf(bf,"<10%d>",room_sel);
 80019b8:	4b77      	ldr	r3, [pc, #476]	; (8001b98 <Hospit+0x308>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	461a      	mov	r2, r3
 80019be:	4977      	ldr	r1, [pc, #476]	; (8001b9c <Hospit+0x30c>)
 80019c0:	486e      	ldr	r0, [pc, #440]	; (8001b7c <Hospit+0x2ec>)
 80019c2:	f003 ff3d 	bl	8005840 <siprintf>
	SSD1306_GotoXY(13*6, 6*8);
 80019c6:	2130      	movs	r1, #48	; 0x30
 80019c8:	204e      	movs	r0, #78	; 0x4e
 80019ca:	f000 fd3b 	bl	8002444 <SSD1306_GotoXY>
	SSD1306_Puts(bf, &Font_6x8, 1);
 80019ce:	2201      	movs	r2, #1
 80019d0:	4966      	ldr	r1, [pc, #408]	; (8001b6c <Hospit+0x2dc>)
 80019d2:	486a      	ldr	r0, [pc, #424]	; (8001b7c <Hospit+0x2ec>)
 80019d4:	f000 fdba 	bl	800254c <SSD1306_Puts>
	if(room_sel==0){
 80019d8:	4b6f      	ldr	r3, [pc, #444]	; (8001b98 <Hospit+0x308>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d106      	bne.n	80019ee <Hospit+0x15e>
		PutsXY(13, 6, "<non>", 1);
 80019e0:	2301      	movs	r3, #1
 80019e2:	4a6f      	ldr	r2, [pc, #444]	; (8001ba0 <Hospit+0x310>)
 80019e4:	2106      	movs	r1, #6
 80019e6:	200d      	movs	r0, #13
 80019e8:	f7ff f894 	bl	8000b14 <PutsXY>
 80019ec:	e00f      	b.n	8001a0e <Hospit+0x17e>
	}else{
		sprintf(bf,"<10%d>",room_sel);
 80019ee:	4b6a      	ldr	r3, [pc, #424]	; (8001b98 <Hospit+0x308>)
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	461a      	mov	r2, r3
 80019f4:	4969      	ldr	r1, [pc, #420]	; (8001b9c <Hospit+0x30c>)
 80019f6:	4861      	ldr	r0, [pc, #388]	; (8001b7c <Hospit+0x2ec>)
 80019f8:	f003 ff22 	bl	8005840 <siprintf>
		SSD1306_GotoXY(13*6, 6*8);
 80019fc:	2130      	movs	r1, #48	; 0x30
 80019fe:	204e      	movs	r0, #78	; 0x4e
 8001a00:	f000 fd20 	bl	8002444 <SSD1306_GotoXY>
		SSD1306_Puts(bf, &Font_6x8, 1);
 8001a04:	2201      	movs	r2, #1
 8001a06:	4959      	ldr	r1, [pc, #356]	; (8001b6c <Hospit+0x2dc>)
 8001a08:	485c      	ldr	r0, [pc, #368]	; (8001b7c <Hospit+0x2ec>)
 8001a0a:	f000 fd9f 	bl	800254c <SSD1306_Puts>
	}
	if(Cursor_H == 2){
 8001a0e:	4b5e      	ldr	r3, [pc, #376]	; (8001b88 <Hospit+0x2f8>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d108      	bne.n	8001a28 <Hospit+0x198>
		rl_joystick(&dis_sel, 4, 0, 0, 0);
 8001a16:	2300      	movs	r3, #0
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	2104      	movs	r1, #4
 8001a20:	485b      	ldr	r0, [pc, #364]	; (8001b90 <Hospit+0x300>)
 8001a22:	f7ff f9fb 	bl	8000e1c <rl_joystick>
 8001a26:	e03b      	b.n	8001aa0 <Hospit+0x210>
	}else if(Cursor_H == 4){
 8001a28:	4b57      	ldr	r3, [pc, #348]	; (8001b88 <Hospit+0x2f8>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b04      	cmp	r3, #4
 8001a2e:	d118      	bne.n	8001a62 <Hospit+0x1d2>
		rl_joystick(&Cursor_P, 3, 0, 0, 0);
 8001a30:	2300      	movs	r3, #0
 8001a32:	9300      	str	r3, [sp, #0]
 8001a34:	2300      	movs	r3, #0
 8001a36:	2200      	movs	r2, #0
 8001a38:	2103      	movs	r1, #3
 8001a3a:	484a      	ldr	r0, [pc, #296]	; (8001b64 <Hospit+0x2d4>)
 8001a3c:	f7ff f9ee 	bl	8000e1c <rl_joystick>
		if(md_now[Cursor_P]<use) use=md_now[Cursor_P];
 8001a40:	4b48      	ldr	r3, [pc, #288]	; (8001b64 <Hospit+0x2d4>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	461a      	mov	r2, r3
 8001a46:	4b4a      	ldr	r3, [pc, #296]	; (8001b70 <Hospit+0x2e0>)
 8001a48:	5c9a      	ldrb	r2, [r3, r2]
 8001a4a:	4b4d      	ldr	r3, [pc, #308]	; (8001b80 <Hospit+0x2f0>)
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d226      	bcs.n	8001aa0 <Hospit+0x210>
 8001a52:	4b44      	ldr	r3, [pc, #272]	; (8001b64 <Hospit+0x2d4>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	461a      	mov	r2, r3
 8001a58:	4b45      	ldr	r3, [pc, #276]	; (8001b70 <Hospit+0x2e0>)
 8001a5a:	5c9a      	ldrb	r2, [r3, r2]
 8001a5c:	4b48      	ldr	r3, [pc, #288]	; (8001b80 <Hospit+0x2f0>)
 8001a5e:	701a      	strb	r2, [r3, #0]
 8001a60:	e01e      	b.n	8001aa0 <Hospit+0x210>
	}else if(Cursor_H == 5){
 8001a62:	4b49      	ldr	r3, [pc, #292]	; (8001b88 <Hospit+0x2f8>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b05      	cmp	r3, #5
 8001a68:	d10e      	bne.n	8001a88 <Hospit+0x1f8>
		rl_joystick(&use, md_now[Cursor_P]-1, 0, 1, 0);
 8001a6a:	4b3e      	ldr	r3, [pc, #248]	; (8001b64 <Hospit+0x2d4>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	461a      	mov	r2, r3
 8001a70:	4b3f      	ldr	r3, [pc, #252]	; (8001b70 <Hospit+0x2e0>)
 8001a72:	5c9b      	ldrb	r3, [r3, r2]
 8001a74:	3b01      	subs	r3, #1
 8001a76:	b2d9      	uxtb	r1, r3
 8001a78:	2300      	movs	r3, #0
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	2200      	movs	r2, #0
 8001a80:	483f      	ldr	r0, [pc, #252]	; (8001b80 <Hospit+0x2f0>)
 8001a82:	f7ff f9cb 	bl	8000e1c <rl_joystick>
 8001a86:	e00b      	b.n	8001aa0 <Hospit+0x210>
	}else if(Cursor_H == 6){
 8001a88:	4b3f      	ldr	r3, [pc, #252]	; (8001b88 <Hospit+0x2f8>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	2b06      	cmp	r3, #6
 8001a8e:	d107      	bne.n	8001aa0 <Hospit+0x210>
		rl_joystick(&room_sel, 4, 0, 0, 0);
 8001a90:	2300      	movs	r3, #0
 8001a92:	9300      	str	r3, [sp, #0]
 8001a94:	2300      	movs	r3, #0
 8001a96:	2200      	movs	r2, #0
 8001a98:	2104      	movs	r1, #4
 8001a9a:	483f      	ldr	r0, [pc, #252]	; (8001b98 <Hospit+0x308>)
 8001a9c:	f7ff f9be 	bl	8000e1c <rl_joystick>
	}
	SSD1306_UpdateScreen();
 8001aa0:	f000 fc2a 	bl	80022f8 <SSD1306_UpdateScreen>
	if(room_sel==0)
 8001aa4:	4b3c      	ldr	r3, [pc, #240]	; (8001b98 <Hospit+0x308>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d104      	bne.n	8001ab6 <Hospit+0x226>
		LED_101(0);
 8001aac:	2200      	movs	r2, #0
 8001aae:	2101      	movs	r1, #1
 8001ab0:	483c      	ldr	r0, [pc, #240]	; (8001ba4 <Hospit+0x314>)
 8001ab2:	f002 f971 	bl	8003d98 <HAL_GPIO_WritePin>
	if(room_sel==1){
 8001ab6:	4b38      	ldr	r3, [pc, #224]	; (8001b98 <Hospit+0x308>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d109      	bne.n	8001ad2 <Hospit+0x242>
		LED_101(1);
 8001abe:	2201      	movs	r2, #1
 8001ac0:	2101      	movs	r1, #1
 8001ac2:	4838      	ldr	r0, [pc, #224]	; (8001ba4 <Hospit+0x314>)
 8001ac4:	f002 f968 	bl	8003d98 <HAL_GPIO_WritePin>
		LED_102(0);
 8001ac8:	2200      	movs	r2, #0
 8001aca:	2102      	movs	r1, #2
 8001acc:	4835      	ldr	r0, [pc, #212]	; (8001ba4 <Hospit+0x314>)
 8001ace:	f002 f963 	bl	8003d98 <HAL_GPIO_WritePin>
	}
	if(room_sel==2){
 8001ad2:	4b31      	ldr	r3, [pc, #196]	; (8001b98 <Hospit+0x308>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d10e      	bne.n	8001af8 <Hospit+0x268>
		LED_102(1);
 8001ada:	2201      	movs	r2, #1
 8001adc:	2102      	movs	r1, #2
 8001ade:	4831      	ldr	r0, [pc, #196]	; (8001ba4 <Hospit+0x314>)
 8001ae0:	f002 f95a 	bl	8003d98 <HAL_GPIO_WritePin>
		LED_101(0);
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	482e      	ldr	r0, [pc, #184]	; (8001ba4 <Hospit+0x314>)
 8001aea:	f002 f955 	bl	8003d98 <HAL_GPIO_WritePin>
		LED_103(0);
 8001aee:	2200      	movs	r2, #0
 8001af0:	2104      	movs	r1, #4
 8001af2:	482c      	ldr	r0, [pc, #176]	; (8001ba4 <Hospit+0x314>)
 8001af4:	f002 f950 	bl	8003d98 <HAL_GPIO_WritePin>
	}
	if(room_sel==3){
 8001af8:	4b27      	ldr	r3, [pc, #156]	; (8001b98 <Hospit+0x308>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	2b03      	cmp	r3, #3
 8001afe:	d10e      	bne.n	8001b1e <Hospit+0x28e>
		LED_103(1);
 8001b00:	2201      	movs	r2, #1
 8001b02:	2104      	movs	r1, #4
 8001b04:	4827      	ldr	r0, [pc, #156]	; (8001ba4 <Hospit+0x314>)
 8001b06:	f002 f947 	bl	8003d98 <HAL_GPIO_WritePin>
		LED_102(0);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2102      	movs	r1, #2
 8001b0e:	4825      	ldr	r0, [pc, #148]	; (8001ba4 <Hospit+0x314>)
 8001b10:	f002 f942 	bl	8003d98 <HAL_GPIO_WritePin>
		LED_104(0);
 8001b14:	2200      	movs	r2, #0
 8001b16:	2108      	movs	r1, #8
 8001b18:	4822      	ldr	r0, [pc, #136]	; (8001ba4 <Hospit+0x314>)
 8001b1a:	f002 f93d 	bl	8003d98 <HAL_GPIO_WritePin>
	}
	if(room_sel==4){
 8001b1e:	4b1e      	ldr	r3, [pc, #120]	; (8001b98 <Hospit+0x308>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	d109      	bne.n	8001b3a <Hospit+0x2aa>
		LED_104(1);
 8001b26:	2201      	movs	r2, #1
 8001b28:	2108      	movs	r1, #8
 8001b2a:	481e      	ldr	r0, [pc, #120]	; (8001ba4 <Hospit+0x314>)
 8001b2c:	f002 f934 	bl	8003d98 <HAL_GPIO_WritePin>
		LED_103(0);
 8001b30:	2200      	movs	r2, #0
 8001b32:	2104      	movs	r1, #4
 8001b34:	481b      	ldr	r0, [pc, #108]	; (8001ba4 <Hospit+0x314>)
 8001b36:	f002 f92f 	bl	8003d98 <HAL_GPIO_WritePin>
	}
	for(int i=1; i<5; i++){
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	607b      	str	r3, [r7, #4]
 8001b3e:	e05c      	b.n	8001bfa <Hospit+0x36a>
 8001b40:	080062dc 	.word	0x080062dc
 8001b44:	080062fc 	.word	0x080062fc
 8001b48:	20000224 	.word	0x20000224
 8001b4c:	08006308 	.word	0x08006308
 8001b50:	08006314 	.word	0x08006314
 8001b54:	0800631c 	.word	0x0800631c
 8001b58:	08006324 	.word	0x08006324
 8001b5c:	0800632c 	.word	0x0800632c
 8001b60:	0800633c 	.word	0x0800633c
 8001b64:	20000201 	.word	0x20000201
 8001b68:	2000002c 	.word	0x2000002c
 8001b6c:	20000000 	.word	0x20000000
 8001b70:	20000010 	.word	0x20000010
 8001b74:	2000000c 	.word	0x2000000c
 8001b78:	08006344 	.word	0x08006344
 8001b7c:	20000204 	.word	0x20000204
 8001b80:	20000008 	.word	0x20000008
 8001b84:	0800634c 	.word	0x0800634c
 8001b88:	2000000a 	.word	0x2000000a
 8001b8c:	08006200 	.word	0x08006200
 8001b90:	200001fe 	.word	0x200001fe
 8001b94:	2000003c 	.word	0x2000003c
 8001b98:	200001fd 	.word	0x200001fd
 8001b9c:	08006354 	.word	0x08006354
 8001ba0:	0800635c 	.word	0x0800635c
 8001ba4:	40020400 	.word	0x40020400
		if(LED_status[i]==1){
 8001ba8:	4a3c      	ldr	r2, [pc, #240]	; (8001c9c <Hospit+0x40c>)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4413      	add	r3, r2
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d11f      	bne.n	8001bf4 <Hospit+0x364>
			if(i==1)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d104      	bne.n	8001bc4 <Hospit+0x334>
				LED_101(1);
 8001bba:	2201      	movs	r2, #1
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	4838      	ldr	r0, [pc, #224]	; (8001ca0 <Hospit+0x410>)
 8001bc0:	f002 f8ea 	bl	8003d98 <HAL_GPIO_WritePin>
			if(i==2)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d104      	bne.n	8001bd4 <Hospit+0x344>
				LED_102(1);
 8001bca:	2201      	movs	r2, #1
 8001bcc:	2102      	movs	r1, #2
 8001bce:	4834      	ldr	r0, [pc, #208]	; (8001ca0 <Hospit+0x410>)
 8001bd0:	f002 f8e2 	bl	8003d98 <HAL_GPIO_WritePin>
			if(i==3)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b03      	cmp	r3, #3
 8001bd8:	d104      	bne.n	8001be4 <Hospit+0x354>
				LED_103(1);
 8001bda:	2201      	movs	r2, #1
 8001bdc:	2104      	movs	r1, #4
 8001bde:	4830      	ldr	r0, [pc, #192]	; (8001ca0 <Hospit+0x410>)
 8001be0:	f002 f8da 	bl	8003d98 <HAL_GPIO_WritePin>
			if(i==4)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2b04      	cmp	r3, #4
 8001be8:	d104      	bne.n	8001bf4 <Hospit+0x364>
				LED_104(1);
 8001bea:	2201      	movs	r2, #1
 8001bec:	2108      	movs	r1, #8
 8001bee:	482c      	ldr	r0, [pc, #176]	; (8001ca0 <Hospit+0x410>)
 8001bf0:	f002 f8d2 	bl	8003d98 <HAL_GPIO_WritePin>
	for(int i=1; i<5; i++){
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	607b      	str	r3, [r7, #4]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b04      	cmp	r3, #4
 8001bfe:	ddd3      	ble.n	8001ba8 <Hospit+0x318>
		}
	}

	if(joystick_sw()){
 8001c00:	f7fe ff6c 	bl	8000adc <joystick_sw>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d044      	beq.n	8001c94 <Hospit+0x404>
		if(Cursor_H==3) KEYBOARD();
 8001c0a:	4b26      	ldr	r3, [pc, #152]	; (8001ca4 <Hospit+0x414>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	2b03      	cmp	r3, #3
 8001c10:	d102      	bne.n	8001c18 <Hospit+0x388>
 8001c12:	f7ff fb33 	bl	800127c <KEYBOARD>
			LED_status[room_sel]=1;
			Cursor_P=use=dis_sel=room_sel=0;
			sys = main_menu;
		}
	}
}
 8001c16:	e03d      	b.n	8001c94 <Hospit+0x404>
		else if(Cursor_H==7){
 8001c18:	4b22      	ldr	r3, [pc, #136]	; (8001ca4 <Hospit+0x414>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b07      	cmp	r3, #7
 8001c1e:	d139      	bne.n	8001c94 <Hospit+0x404>
			if(room_sel==0){
 8001c20:	4b21      	ldr	r3, [pc, #132]	; (8001ca8 <Hospit+0x418>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d01a      	beq.n	8001c5e <Hospit+0x3ce>
			}else if(room_sel==1){
 8001c28:	4b1f      	ldr	r3, [pc, #124]	; (8001ca8 <Hospit+0x418>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d102      	bne.n	8001c36 <Hospit+0x3a6>
				pati_save_();
 8001c30:	f7ff fa50 	bl	80010d4 <pati_save_>
 8001c34:	e013      	b.n	8001c5e <Hospit+0x3ce>
			}else if(room_sel==2){
 8001c36:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <Hospit+0x418>)
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d102      	bne.n	8001c44 <Hospit+0x3b4>
				pati_save_();
 8001c3e:	f7ff fa49 	bl	80010d4 <pati_save_>
 8001c42:	e00c      	b.n	8001c5e <Hospit+0x3ce>
			}else if(room_sel==3){
 8001c44:	4b18      	ldr	r3, [pc, #96]	; (8001ca8 <Hospit+0x418>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b03      	cmp	r3, #3
 8001c4a:	d102      	bne.n	8001c52 <Hospit+0x3c2>
				pati_save_();
 8001c4c:	f7ff fa42 	bl	80010d4 <pati_save_>
 8001c50:	e005      	b.n	8001c5e <Hospit+0x3ce>
			}else if(room_sel==4){
 8001c52:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <Hospit+0x418>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b04      	cmp	r3, #4
 8001c58:	d101      	bne.n	8001c5e <Hospit+0x3ce>
				pati_save_();
 8001c5a:	f7ff fa3b 	bl	80010d4 <pati_save_>
			Cursor_H=2;
 8001c5e:	4b11      	ldr	r3, [pc, #68]	; (8001ca4 <Hospit+0x414>)
 8001c60:	2202      	movs	r2, #2
 8001c62:	701a      	strb	r2, [r3, #0]
			LED_status[room_sel]=1;
 8001c64:	4b10      	ldr	r3, [pc, #64]	; (8001ca8 <Hospit+0x418>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	461a      	mov	r2, r3
 8001c6a:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <Hospit+0x40c>)
 8001c6c:	2101      	movs	r1, #1
 8001c6e:	5499      	strb	r1, [r3, r2]
			Cursor_P=use=dis_sel=room_sel=0;
 8001c70:	4b0d      	ldr	r3, [pc, #52]	; (8001ca8 <Hospit+0x418>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	701a      	strb	r2, [r3, #0]
 8001c76:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <Hospit+0x418>)
 8001c78:	781a      	ldrb	r2, [r3, #0]
 8001c7a:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <Hospit+0x41c>)
 8001c7c:	701a      	strb	r2, [r3, #0]
 8001c7e:	4b0b      	ldr	r3, [pc, #44]	; (8001cac <Hospit+0x41c>)
 8001c80:	781a      	ldrb	r2, [r3, #0]
 8001c82:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <Hospit+0x420>)
 8001c84:	701a      	strb	r2, [r3, #0]
 8001c86:	4b0a      	ldr	r3, [pc, #40]	; (8001cb0 <Hospit+0x420>)
 8001c88:	781a      	ldrb	r2, [r3, #0]
 8001c8a:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <Hospit+0x424>)
 8001c8c:	701a      	strb	r2, [r3, #0]
			sys = main_menu;
 8001c8e:	4b0a      	ldr	r3, [pc, #40]	; (8001cb8 <Hospit+0x428>)
 8001c90:	2202      	movs	r2, #2
 8001c92:	701a      	strb	r2, [r3, #0]
}
 8001c94:	bf00      	nop
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20000230 	.word	0x20000230
 8001ca0:	40020400 	.word	0x40020400
 8001ca4:	2000000a 	.word	0x2000000a
 8001ca8:	200001fd 	.word	0x200001fd
 8001cac:	200001fe 	.word	0x200001fe
 8001cb0:	20000008 	.word	0x20000008
 8001cb4:	20000201 	.word	0x20000201
 8001cb8:	200001fb 	.word	0x200001fb

08001cbc <Discharge>:

void Discharge(){
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af02      	add	r7, sp, #8
	SSD1306_Fill(0);
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	f000 fb46 	bl	8002354 <SSD1306_Fill>
	PutsXY(0, 0, "#Discharge              ", 0);
 8001cc8:	2300      	movs	r3, #0
 8001cca:	4a16      	ldr	r2, [pc, #88]	; (8001d24 <Discharge+0x68>)
 8001ccc:	2100      	movs	r1, #0
 8001cce:	2000      	movs	r0, #0
 8001cd0:	f7fe ff20 	bl	8000b14 <PutsXY>
	PutsXY(0, 2, "Hospit room:10", 1);
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	4a14      	ldr	r2, [pc, #80]	; (8001d28 <Discharge+0x6c>)
 8001cd8:	2102      	movs	r1, #2
 8001cda:	2000      	movs	r0, #0
 8001cdc:	f7fe ff1a 	bl	8000b14 <PutsXY>

	ud_joystick(&Cursor_H, 5, 0, 2, 0);
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	9300      	str	r3, [sp, #0]
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	2105      	movs	r1, #5
 8001cea:	4810      	ldr	r0, [pc, #64]	; (8001d2c <Discharge+0x70>)
 8001cec:	f7fe ff36 	bl	8000b5c <ud_joystick>
	PutsXY(0, Cursor_H, ">", 1);
 8001cf0:	4b0e      	ldr	r3, [pc, #56]	; (8001d2c <Discharge+0x70>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	4a0d      	ldr	r2, [pc, #52]	; (8001d30 <Discharge+0x74>)
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	f7fe ff0a 	bl	8000b14 <PutsXY>
	if(Cursor_H==2)
 8001d00:	4b0a      	ldr	r3, [pc, #40]	; (8001d2c <Discharge+0x70>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d107      	bne.n	8001d18 <Discharge+0x5c>
		rl_joystick(&room_sel, 4, 0, 1, 0);
 8001d08:	2300      	movs	r3, #0
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	2200      	movs	r2, #0
 8001d10:	2104      	movs	r1, #4
 8001d12:	4808      	ldr	r0, [pc, #32]	; (8001d34 <Discharge+0x78>)
 8001d14:	f7ff f882 	bl	8000e1c <rl_joystick>

	SSD1306_UpdateScreen();
 8001d18:	f000 faee 	bl	80022f8 <SSD1306_UpdateScreen>
}
 8001d1c:	bf00      	nop
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	08006364 	.word	0x08006364
 8001d28:	08006380 	.word	0x08006380
 8001d2c:	2000000a 	.word	0x2000000a
 8001d30:	08006200 	.word	0x08006200
 8001d34:	200001fd 	.word	0x200001fd

08001d38 <Medicine_manage>:
void Medicine_manage(){
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
	SSD1306_Fill(0);
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f000 fb09 	bl	8002354 <SSD1306_Fill>
	PutsXY(0, 0, "#Medicine manage          ", 0);
 8001d42:	2300      	movs	r3, #0
 8001d44:	4a04      	ldr	r2, [pc, #16]	; (8001d58 <Medicine_manage+0x20>)
 8001d46:	2100      	movs	r1, #0
 8001d48:	2000      	movs	r0, #0
 8001d4a:	f7fe fee3 	bl	8000b14 <PutsXY>

	SSD1306_UpdateScreen();
 8001d4e:	f000 fad3 	bl	80022f8 <SSD1306_UpdateScreen>
}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	08006390 	.word	0x08006390

08001d5c <Prescription_manage>:
void Prescription_manage(){
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
	SSD1306_Fill(0);
 8001d60:	2000      	movs	r0, #0
 8001d62:	f000 faf7 	bl	8002354 <SSD1306_Fill>
	PutsXY(0, 0, "#Prescription manage         ", 0);
 8001d66:	2300      	movs	r3, #0
 8001d68:	4a04      	ldr	r2, [pc, #16]	; (8001d7c <Prescription_manage+0x20>)
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	f7fe fed1 	bl	8000b14 <PutsXY>

	SSD1306_UpdateScreen();
 8001d72:	f000 fac1 	bl	80022f8 <SSD1306_UpdateScreen>
}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	080063ac 	.word	0x080063ac

08001d80 <Log>:
void Log(){
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
	SSD1306_Fill(0);
 8001d84:	2000      	movs	r0, #0
 8001d86:	f000 fae5 	bl	8002354 <SSD1306_Fill>
	PutsXY(0, 0, "#Log                    ", 0);
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	4a04      	ldr	r2, [pc, #16]	; (8001da0 <Log+0x20>)
 8001d8e:	2100      	movs	r1, #0
 8001d90:	2000      	movs	r0, #0
 8001d92:	f7fe febf 	bl	8000b14 <PutsXY>

	SSD1306_UpdateScreen();
 8001d96:	f000 faaf 	bl	80022f8 <SSD1306_UpdateScreen>
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	080063cc 	.word	0x080063cc

08001da4 <Emergency_call>:
void Emergency_call(){
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0

}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
	...

08001db4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001db8:	f000 fe16 	bl	80029e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dbc:	f000 f848 	bl	8001e50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dc0:	f000 f960 	bl	8002084 <MX_GPIO_Init>
  MX_DMA_Init();
 8001dc4:	f000 f93e 	bl	8002044 <MX_DMA_Init>
  MX_I2C1_Init();
 8001dc8:	f000 f90c 	bl	8001fe4 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001dcc:	f000 f8a8 	bl	8001f20 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 8001dd0:	f000 f9ce 	bl	8002170 <SSD1306_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    sys == init ? Init()
 8001dd4:	4b1d      	ldr	r3, [pc, #116]	; (8001e4c <main+0x98>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
	  : sys == time_set ? Time_set()
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d102      	bne.n	8001de2 <main+0x2e>
	    sys == init ? Init()
 8001ddc:	f7ff fb5e 	bl	800149c <Init>
 8001de0:	e7f8      	b.n	8001dd4 <main+0x20>
	  : sys == time_set ? Time_set()
 8001de2:	4b1a      	ldr	r3, [pc, #104]	; (8001e4c <main+0x98>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
	  : sys == main_menu ? Main_menu()
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d102      	bne.n	8001df0 <main+0x3c>
	  : sys == time_set ? Time_set()
 8001dea:	f7ff fbaf 	bl	800154c <Time_set>
 8001dee:	e7f1      	b.n	8001dd4 <main+0x20>
	  : sys == main_menu ? Main_menu()
 8001df0:	4b16      	ldr	r3, [pc, #88]	; (8001e4c <main+0x98>)
 8001df2:	781b      	ldrb	r3, [r3, #0]
	  : sys == hospit ? Hospit()
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d102      	bne.n	8001dfe <main+0x4a>
	  : sys == main_menu ? Main_menu()
 8001df8:	f7ff fcbe 	bl	8001778 <Main_menu>
 8001dfc:	e7ea      	b.n	8001dd4 <main+0x20>
	  : sys == hospit ? Hospit()
 8001dfe:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <main+0x98>)
 8001e00:	781b      	ldrb	r3, [r3, #0]
	  : sys == discharge ? Discharge()
 8001e02:	2b03      	cmp	r3, #3
 8001e04:	d102      	bne.n	8001e0c <main+0x58>
	  : sys == hospit ? Hospit()
 8001e06:	f7ff fd43 	bl	8001890 <Hospit>
 8001e0a:	e7e3      	b.n	8001dd4 <main+0x20>
	  : sys == discharge ? Discharge()
 8001e0c:	4b0f      	ldr	r3, [pc, #60]	; (8001e4c <main+0x98>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
	  : sys == mm ? Medicine_manage()
 8001e10:	2b04      	cmp	r3, #4
 8001e12:	d102      	bne.n	8001e1a <main+0x66>
	  : sys == discharge ? Discharge()
 8001e14:	f7ff ff52 	bl	8001cbc <Discharge>
 8001e18:	e7dc      	b.n	8001dd4 <main+0x20>
	  : sys == mm ? Medicine_manage()
 8001e1a:	4b0c      	ldr	r3, [pc, #48]	; (8001e4c <main+0x98>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
	  : sys == pm ? Prescription_manage()
 8001e1e:	2b05      	cmp	r3, #5
 8001e20:	d102      	bne.n	8001e28 <main+0x74>
	  : sys == mm ? Medicine_manage()
 8001e22:	f7ff ff89 	bl	8001d38 <Medicine_manage>
 8001e26:	e7d5      	b.n	8001dd4 <main+0x20>
	  : sys == pm ? Prescription_manage()
 8001e28:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <main+0x98>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
	  : sys == log? Log()
 8001e2c:	2b06      	cmp	r3, #6
 8001e2e:	d102      	bne.n	8001e36 <main+0x82>
	  : sys == pm ? Prescription_manage()
 8001e30:	f7ff ff94 	bl	8001d5c <Prescription_manage>
 8001e34:	e7ce      	b.n	8001dd4 <main+0x20>
	  : sys == log? Log()
 8001e36:	4b05      	ldr	r3, [pc, #20]	; (8001e4c <main+0x98>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
	  : Emergency_call();
 8001e3a:	2b07      	cmp	r3, #7
 8001e3c:	d102      	bne.n	8001e44 <main+0x90>
	  : sys == log? Log()
 8001e3e:	f7ff ff9f 	bl	8001d80 <Log>
 8001e42:	e7c7      	b.n	8001dd4 <main+0x20>
	  : Emergency_call();
 8001e44:	f7ff ffae 	bl	8001da4 <Emergency_call>
	  : sys == time_set ? Time_set()
 8001e48:	e7c4      	b.n	8001dd4 <main+0x20>
 8001e4a:	bf00      	nop
 8001e4c:	200001fb 	.word	0x200001fb

08001e50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b094      	sub	sp, #80	; 0x50
 8001e54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e56:	f107 0320 	add.w	r3, r7, #32
 8001e5a:	2230      	movs	r2, #48	; 0x30
 8001e5c:	2100      	movs	r1, #0
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f003 fce6 	bl	8005830 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e64:	f107 030c 	add.w	r3, r7, #12
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e74:	2300      	movs	r3, #0
 8001e76:	60bb      	str	r3, [r7, #8]
 8001e78:	4b27      	ldr	r3, [pc, #156]	; (8001f18 <SystemClock_Config+0xc8>)
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7c:	4a26      	ldr	r2, [pc, #152]	; (8001f18 <SystemClock_Config+0xc8>)
 8001e7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e82:	6413      	str	r3, [r2, #64]	; 0x40
 8001e84:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <SystemClock_Config+0xc8>)
 8001e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e8c:	60bb      	str	r3, [r7, #8]
 8001e8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e90:	2300      	movs	r3, #0
 8001e92:	607b      	str	r3, [r7, #4]
 8001e94:	4b21      	ldr	r3, [pc, #132]	; (8001f1c <SystemClock_Config+0xcc>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a20      	ldr	r2, [pc, #128]	; (8001f1c <SystemClock_Config+0xcc>)
 8001e9a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e9e:	6013      	str	r3, [r2, #0]
 8001ea0:	4b1e      	ldr	r3, [pc, #120]	; (8001f1c <SystemClock_Config+0xcc>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ea8:	607b      	str	r3, [r7, #4]
 8001eaa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001eac:	2302      	movs	r3, #2
 8001eae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001eb4:	2310      	movs	r3, #16
 8001eb6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ec0:	2308      	movs	r3, #8
 8001ec2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001ec4:	2340      	movs	r3, #64	; 0x40
 8001ec6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ecc:	2304      	movs	r3, #4
 8001ece:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ed0:	f107 0320 	add.w	r3, r7, #32
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f003 f83d 	bl	8004f54 <HAL_RCC_OscConfig>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ee0:	f000 f940 	bl	8002164 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ee4:	230f      	movs	r3, #15
 8001ee6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001eec:	2380      	movs	r3, #128	; 0x80
 8001eee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001ef8:	f107 030c 	add.w	r3, r7, #12
 8001efc:	2101      	movs	r1, #1
 8001efe:	4618      	mov	r0, r3
 8001f00:	f003 faa0 	bl	8005444 <HAL_RCC_ClockConfig>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001f0a:	f000 f92b 	bl	8002164 <Error_Handler>
  }
}
 8001f0e:	bf00      	nop
 8001f10:	3750      	adds	r7, #80	; 0x50
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	40007000 	.word	0x40007000

08001f20 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f26:	463b      	mov	r3, r7
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001f32:	4b29      	ldr	r3, [pc, #164]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f34:	4a29      	ldr	r2, [pc, #164]	; (8001fdc <MX_ADC1_Init+0xbc>)
 8001f36:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001f38:	4b27      	ldr	r3, [pc, #156]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f3e:	4b26      	ldr	r3, [pc, #152]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001f44:	4b24      	ldr	r3, [pc, #144]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f46:	2201      	movs	r2, #1
 8001f48:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001f4a:	4b23      	ldr	r3, [pc, #140]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8001f50:	4b21      	ldr	r3, [pc, #132]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8001f58:	4b1f      	ldr	r3, [pc, #124]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f5e:	4b1e      	ldr	r3, [pc, #120]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f64:	4b1c      	ldr	r3, [pc, #112]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f66:	4a1e      	ldr	r2, [pc, #120]	; (8001fe0 <MX_ADC1_Init+0xc0>)
 8001f68:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f6a:	4b1b      	ldr	r3, [pc, #108]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001f70:	4b19      	ldr	r3, [pc, #100]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f72:	2202      	movs	r2, #2
 8001f74:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f76:	4b18      	ldr	r3, [pc, #96]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f7e:	4b16      	ldr	r3, [pc, #88]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f80:	2201      	movs	r2, #1
 8001f82:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f84:	4814      	ldr	r0, [pc, #80]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001f86:	f000 fdb1 	bl	8002aec <HAL_ADC_Init>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001f90:	f000 f8e8 	bl	8002164 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001f94:	2300      	movs	r3, #0
 8001f96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fa0:	463b      	mov	r3, r7
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	480c      	ldr	r0, [pc, #48]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001fa6:	f000 ff31 	bl	8002e0c <HAL_ADC_ConfigChannel>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001fb0:	f000 f8d8 	bl	8002164 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001fb8:	2302      	movs	r3, #2
 8001fba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fbc:	463b      	mov	r3, r7
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4805      	ldr	r0, [pc, #20]	; (8001fd8 <MX_ADC1_Init+0xb8>)
 8001fc2:	f000 ff23 	bl	8002e0c <HAL_ADC_ConfigChannel>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001fcc:	f000 f8ca 	bl	8002164 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001fd0:	bf00      	nop
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	200000f4 	.word	0x200000f4
 8001fdc:	40012000 	.word	0x40012000
 8001fe0:	0f000001 	.word	0x0f000001

08001fe4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001fe8:	4b13      	ldr	r3, [pc, #76]	; (8002038 <MX_I2C1_Init+0x54>)
 8001fea:	4a14      	ldr	r2, [pc, #80]	; (800203c <MX_I2C1_Init+0x58>)
 8001fec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001fee:	4b12      	ldr	r3, [pc, #72]	; (8002038 <MX_I2C1_Init+0x54>)
 8001ff0:	4a13      	ldr	r2, [pc, #76]	; (8002040 <MX_I2C1_Init+0x5c>)
 8001ff2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8001ff4:	4b10      	ldr	r3, [pc, #64]	; (8002038 <MX_I2C1_Init+0x54>)
 8001ff6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ffa:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001ffc:	4b0e      	ldr	r3, [pc, #56]	; (8002038 <MX_I2C1_Init+0x54>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002002:	4b0d      	ldr	r3, [pc, #52]	; (8002038 <MX_I2C1_Init+0x54>)
 8002004:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002008:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800200a:	4b0b      	ldr	r3, [pc, #44]	; (8002038 <MX_I2C1_Init+0x54>)
 800200c:	2200      	movs	r2, #0
 800200e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002010:	4b09      	ldr	r3, [pc, #36]	; (8002038 <MX_I2C1_Init+0x54>)
 8002012:	2200      	movs	r2, #0
 8002014:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002016:	4b08      	ldr	r3, [pc, #32]	; (8002038 <MX_I2C1_Init+0x54>)
 8002018:	2200      	movs	r2, #0
 800201a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800201c:	4b06      	ldr	r3, [pc, #24]	; (8002038 <MX_I2C1_Init+0x54>)
 800201e:	2200      	movs	r2, #0
 8002020:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002022:	4805      	ldr	r0, [pc, #20]	; (8002038 <MX_I2C1_Init+0x54>)
 8002024:	f001 fed2 	bl	8003dcc <HAL_I2C_Init>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800202e:	f000 f899 	bl	8002164 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	2000019c 	.word	0x2000019c
 800203c:	40005400 	.word	0x40005400
 8002040:	00061a80 	.word	0x00061a80

08002044 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	607b      	str	r3, [r7, #4]
 800204e:	4b0c      	ldr	r3, [pc, #48]	; (8002080 <MX_DMA_Init+0x3c>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002052:	4a0b      	ldr	r2, [pc, #44]	; (8002080 <MX_DMA_Init+0x3c>)
 8002054:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002058:	6313      	str	r3, [r2, #48]	; 0x30
 800205a:	4b09      	ldr	r3, [pc, #36]	; (8002080 <MX_DMA_Init+0x3c>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002062:	607b      	str	r3, [r7, #4]
 8002064:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002066:	2200      	movs	r2, #0
 8002068:	2100      	movs	r1, #0
 800206a:	2038      	movs	r0, #56	; 0x38
 800206c:	f001 f9d7 	bl	800341e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002070:	2038      	movs	r0, #56	; 0x38
 8002072:	f001 f9f0 	bl	8003456 <HAL_NVIC_EnableIRQ>

}
 8002076:	bf00      	nop
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	40023800 	.word	0x40023800

08002084 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b088      	sub	sp, #32
 8002088:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208a:	f107 030c 	add.w	r3, r7, #12
 800208e:	2200      	movs	r2, #0
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	605a      	str	r2, [r3, #4]
 8002094:	609a      	str	r2, [r3, #8]
 8002096:	60da      	str	r2, [r3, #12]
 8002098:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	60bb      	str	r3, [r7, #8]
 800209e:	4b2e      	ldr	r3, [pc, #184]	; (8002158 <MX_GPIO_Init+0xd4>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	4a2d      	ldr	r2, [pc, #180]	; (8002158 <MX_GPIO_Init+0xd4>)
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	6313      	str	r3, [r2, #48]	; 0x30
 80020aa:	4b2b      	ldr	r3, [pc, #172]	; (8002158 <MX_GPIO_Init+0xd4>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	60bb      	str	r3, [r7, #8]
 80020b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	607b      	str	r3, [r7, #4]
 80020ba:	4b27      	ldr	r3, [pc, #156]	; (8002158 <MX_GPIO_Init+0xd4>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	4a26      	ldr	r2, [pc, #152]	; (8002158 <MX_GPIO_Init+0xd4>)
 80020c0:	f043 0302 	orr.w	r3, r3, #2
 80020c4:	6313      	str	r3, [r2, #48]	; 0x30
 80020c6:	4b24      	ldr	r3, [pc, #144]	; (8002158 <MX_GPIO_Init+0xd4>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	607b      	str	r3, [r7, #4]
 80020d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 80020d2:	2200      	movs	r2, #0
 80020d4:	2108      	movs	r1, #8
 80020d6:	4821      	ldr	r0, [pc, #132]	; (800215c <MX_GPIO_Init+0xd8>)
 80020d8:	f001 fe5e 	bl	8003d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 80020dc:	2200      	movs	r2, #0
 80020de:	210f      	movs	r1, #15
 80020e0:	481f      	ldr	r0, [pc, #124]	; (8002160 <MX_GPIO_Init+0xdc>)
 80020e2:	f001 fe59 	bl	8003d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : JOY_SW_Pin */
  GPIO_InitStruct.Pin = JOY_SW_Pin;
 80020e6:	2304      	movs	r3, #4
 80020e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ea:	2300      	movs	r3, #0
 80020ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020ee:	2301      	movs	r3, #1
 80020f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(JOY_SW_GPIO_Port, &GPIO_InitStruct);
 80020f2:	f107 030c 	add.w	r3, r7, #12
 80020f6:	4619      	mov	r1, r3
 80020f8:	4818      	ldr	r0, [pc, #96]	; (800215c <MX_GPIO_Init+0xd8>)
 80020fa:	f001 fcb1 	bl	8003a60 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZ_Pin */
  GPIO_InitStruct.Pin = BUZ_Pin;
 80020fe:	2308      	movs	r3, #8
 8002100:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002102:	2301      	movs	r3, #1
 8002104:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210a:	2300      	movs	r3, #0
 800210c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUZ_GPIO_Port, &GPIO_InitStruct);
 800210e:	f107 030c 	add.w	r3, r7, #12
 8002112:	4619      	mov	r1, r3
 8002114:	4811      	ldr	r0, [pc, #68]	; (800215c <MX_GPIO_Init+0xd8>)
 8002116:	f001 fca3 	bl	8003a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin SW3_Pin SW4_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|SW3_Pin|SW4_Pin;
 800211a:	23f0      	movs	r3, #240	; 0xf0
 800211c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800211e:	2300      	movs	r3, #0
 8002120:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002126:	f107 030c 	add.w	r3, r7, #12
 800212a:	4619      	mov	r1, r3
 800212c:	480b      	ldr	r0, [pc, #44]	; (800215c <MX_GPIO_Init+0xd8>)
 800212e:	f001 fc97 	bl	8003a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin;
 8002132:	230f      	movs	r3, #15
 8002134:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002136:	2301      	movs	r3, #1
 8002138:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213a:	2300      	movs	r3, #0
 800213c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213e:	2300      	movs	r3, #0
 8002140:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002142:	f107 030c 	add.w	r3, r7, #12
 8002146:	4619      	mov	r1, r3
 8002148:	4805      	ldr	r0, [pc, #20]	; (8002160 <MX_GPIO_Init+0xdc>)
 800214a:	f001 fc89 	bl	8003a60 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800214e:	bf00      	nop
 8002150:	3720      	adds	r7, #32
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40023800 	.word	0x40023800
 800215c:	40020000 	.word	0x40020000
 8002160:	40020400 	.word	0x40020400

08002164 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002168:	b672      	cpsid	i
}
 800216a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800216c:	e7fe      	b.n	800216c <Error_Handler+0x8>
	...

08002170 <SSD1306_Init>:
			if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
		}
	}
}

uint8_t SSD1306_Init(void) {
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8002176:	f000 fa0f 	bl	8002598 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800217a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800217e:	2201      	movs	r2, #1
 8002180:	2178      	movs	r1, #120	; 0x78
 8002182:	485b      	ldr	r0, [pc, #364]	; (80022f0 <SSD1306_Init+0x180>)
 8002184:	f002 fa8a 	bl	800469c <HAL_I2C_IsDeviceReady>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800218e:	2300      	movs	r3, #0
 8002190:	e0a9      	b.n	80022e6 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8002192:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8002196:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002198:	e002      	b.n	80021a0 <SSD1306_Init+0x30>
		p--;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	3b01      	subs	r3, #1
 800219e:	607b      	str	r3, [r7, #4]
	while(p>0)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d1f9      	bne.n	800219a <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80021a6:	22ae      	movs	r2, #174	; 0xae
 80021a8:	2100      	movs	r1, #0
 80021aa:	2078      	movs	r0, #120	; 0x78
 80021ac:	f000 fa70 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80021b0:	2220      	movs	r2, #32
 80021b2:	2100      	movs	r1, #0
 80021b4:	2078      	movs	r0, #120	; 0x78
 80021b6:	f000 fa6b 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80021ba:	2210      	movs	r2, #16
 80021bc:	2100      	movs	r1, #0
 80021be:	2078      	movs	r0, #120	; 0x78
 80021c0:	f000 fa66 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80021c4:	22b0      	movs	r2, #176	; 0xb0
 80021c6:	2100      	movs	r1, #0
 80021c8:	2078      	movs	r0, #120	; 0x78
 80021ca:	f000 fa61 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80021ce:	22c8      	movs	r2, #200	; 0xc8
 80021d0:	2100      	movs	r1, #0
 80021d2:	2078      	movs	r0, #120	; 0x78
 80021d4:	f000 fa5c 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80021d8:	2200      	movs	r2, #0
 80021da:	2100      	movs	r1, #0
 80021dc:	2078      	movs	r0, #120	; 0x78
 80021de:	f000 fa57 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80021e2:	2210      	movs	r2, #16
 80021e4:	2100      	movs	r1, #0
 80021e6:	2078      	movs	r0, #120	; 0x78
 80021e8:	f000 fa52 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80021ec:	2240      	movs	r2, #64	; 0x40
 80021ee:	2100      	movs	r1, #0
 80021f0:	2078      	movs	r0, #120	; 0x78
 80021f2:	f000 fa4d 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80021f6:	2281      	movs	r2, #129	; 0x81
 80021f8:	2100      	movs	r1, #0
 80021fa:	2078      	movs	r0, #120	; 0x78
 80021fc:	f000 fa48 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8002200:	22ff      	movs	r2, #255	; 0xff
 8002202:	2100      	movs	r1, #0
 8002204:	2078      	movs	r0, #120	; 0x78
 8002206:	f000 fa43 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800220a:	22a1      	movs	r2, #161	; 0xa1
 800220c:	2100      	movs	r1, #0
 800220e:	2078      	movs	r0, #120	; 0x78
 8002210:	f000 fa3e 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8002214:	22a6      	movs	r2, #166	; 0xa6
 8002216:	2100      	movs	r1, #0
 8002218:	2078      	movs	r0, #120	; 0x78
 800221a:	f000 fa39 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800221e:	22a8      	movs	r2, #168	; 0xa8
 8002220:	2100      	movs	r1, #0
 8002222:	2078      	movs	r0, #120	; 0x78
 8002224:	f000 fa34 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8002228:	223f      	movs	r2, #63	; 0x3f
 800222a:	2100      	movs	r1, #0
 800222c:	2078      	movs	r0, #120	; 0x78
 800222e:	f000 fa2f 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002232:	22a4      	movs	r2, #164	; 0xa4
 8002234:	2100      	movs	r1, #0
 8002236:	2078      	movs	r0, #120	; 0x78
 8002238:	f000 fa2a 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800223c:	22d3      	movs	r2, #211	; 0xd3
 800223e:	2100      	movs	r1, #0
 8002240:	2078      	movs	r0, #120	; 0x78
 8002242:	f000 fa25 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8002246:	2200      	movs	r2, #0
 8002248:	2100      	movs	r1, #0
 800224a:	2078      	movs	r0, #120	; 0x78
 800224c:	f000 fa20 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8002250:	22d5      	movs	r2, #213	; 0xd5
 8002252:	2100      	movs	r1, #0
 8002254:	2078      	movs	r0, #120	; 0x78
 8002256:	f000 fa1b 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800225a:	22f0      	movs	r2, #240	; 0xf0
 800225c:	2100      	movs	r1, #0
 800225e:	2078      	movs	r0, #120	; 0x78
 8002260:	f000 fa16 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8002264:	22d9      	movs	r2, #217	; 0xd9
 8002266:	2100      	movs	r1, #0
 8002268:	2078      	movs	r0, #120	; 0x78
 800226a:	f000 fa11 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800226e:	2222      	movs	r2, #34	; 0x22
 8002270:	2100      	movs	r1, #0
 8002272:	2078      	movs	r0, #120	; 0x78
 8002274:	f000 fa0c 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8002278:	22da      	movs	r2, #218	; 0xda
 800227a:	2100      	movs	r1, #0
 800227c:	2078      	movs	r0, #120	; 0x78
 800227e:	f000 fa07 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8002282:	2212      	movs	r2, #18
 8002284:	2100      	movs	r1, #0
 8002286:	2078      	movs	r0, #120	; 0x78
 8002288:	f000 fa02 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 800228c:	22db      	movs	r2, #219	; 0xdb
 800228e:	2100      	movs	r1, #0
 8002290:	2078      	movs	r0, #120	; 0x78
 8002292:	f000 f9fd 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8002296:	2220      	movs	r2, #32
 8002298:	2100      	movs	r1, #0
 800229a:	2078      	movs	r0, #120	; 0x78
 800229c:	f000 f9f8 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80022a0:	228d      	movs	r2, #141	; 0x8d
 80022a2:	2100      	movs	r1, #0
 80022a4:	2078      	movs	r0, #120	; 0x78
 80022a6:	f000 f9f3 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80022aa:	2214      	movs	r2, #20
 80022ac:	2100      	movs	r1, #0
 80022ae:	2078      	movs	r0, #120	; 0x78
 80022b0:	f000 f9ee 	bl	8002690 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80022b4:	22af      	movs	r2, #175	; 0xaf
 80022b6:	2100      	movs	r1, #0
 80022b8:	2078      	movs	r0, #120	; 0x78
 80022ba:	f000 f9e9 	bl	8002690 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80022be:	222e      	movs	r2, #46	; 0x2e
 80022c0:	2100      	movs	r1, #0
 80022c2:	2078      	movs	r0, #120	; 0x78
 80022c4:	f000 f9e4 	bl	8002690 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80022c8:	2000      	movs	r0, #0
 80022ca:	f000 f843 	bl	8002354 <SSD1306_Fill>
	//	SSD1306_Fill(SSD1306_COLOR_WHITE);

	/* Update screen */
	SSD1306_UpdateScreen();
 80022ce:	f000 f813 	bl	80022f8 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80022d2:	4b08      	ldr	r3, [pc, #32]	; (80022f4 <SSD1306_Init+0x184>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80022d8:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <SSD1306_Init+0x184>)
 80022da:	2200      	movs	r2, #0
 80022dc:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 80022de:	4b05      	ldr	r3, [pc, #20]	; (80022f4 <SSD1306_Init+0x184>)
 80022e0:	2201      	movs	r2, #1
 80022e2:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 80022e4:	2301      	movs	r3, #1
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	2000019c 	.word	0x2000019c
 80022f4:	200006bc 	.word	0x200006bc

080022f8 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80022fe:	2300      	movs	r3, #0
 8002300:	71fb      	strb	r3, [r7, #7]
 8002302:	e01d      	b.n	8002340 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8002304:	79fb      	ldrb	r3, [r7, #7]
 8002306:	3b50      	subs	r3, #80	; 0x50
 8002308:	b2db      	uxtb	r3, r3
 800230a:	461a      	mov	r2, r3
 800230c:	2100      	movs	r1, #0
 800230e:	2078      	movs	r0, #120	; 0x78
 8002310:	f000 f9be 	bl	8002690 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8002314:	2200      	movs	r2, #0
 8002316:	2100      	movs	r1, #0
 8002318:	2078      	movs	r0, #120	; 0x78
 800231a:	f000 f9b9 	bl	8002690 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800231e:	2210      	movs	r2, #16
 8002320:	2100      	movs	r1, #0
 8002322:	2078      	movs	r0, #120	; 0x78
 8002324:	f000 f9b4 	bl	8002690 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	01db      	lsls	r3, r3, #7
 800232c:	4a08      	ldr	r2, [pc, #32]	; (8002350 <SSD1306_UpdateScreen+0x58>)
 800232e:	441a      	add	r2, r3
 8002330:	2380      	movs	r3, #128	; 0x80
 8002332:	2140      	movs	r1, #64	; 0x40
 8002334:	2078      	movs	r0, #120	; 0x78
 8002336:	f000 f945 	bl	80025c4 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800233a:	79fb      	ldrb	r3, [r7, #7]
 800233c:	3301      	adds	r3, #1
 800233e:	71fb      	strb	r3, [r7, #7]
 8002340:	79fb      	ldrb	r3, [r7, #7]
 8002342:	2b07      	cmp	r3, #7
 8002344:	d9de      	bls.n	8002304 <SSD1306_UpdateScreen+0xc>
	}
}
 8002346:	bf00      	nop
 8002348:	bf00      	nop
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	200002bc 	.word	0x200002bc

08002354 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d101      	bne.n	8002368 <SSD1306_Fill+0x14>
 8002364:	2300      	movs	r3, #0
 8002366:	e000      	b.n	800236a <SSD1306_Fill+0x16>
 8002368:	23ff      	movs	r3, #255	; 0xff
 800236a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800236e:	4619      	mov	r1, r3
 8002370:	4803      	ldr	r0, [pc, #12]	; (8002380 <SSD1306_Fill+0x2c>)
 8002372:	f003 fa5d 	bl	8005830 <memset>
}
 8002376:	bf00      	nop
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	200002bc 	.word	0x200002bc

08002384 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	80fb      	strh	r3, [r7, #6]
 800238e:	460b      	mov	r3, r1
 8002390:	80bb      	strh	r3, [r7, #4]
 8002392:	4613      	mov	r3, r2
 8002394:	70fb      	strb	r3, [r7, #3]
	if (
 8002396:	88fb      	ldrh	r3, [r7, #6]
 8002398:	2b7f      	cmp	r3, #127	; 0x7f
 800239a:	d848      	bhi.n	800242e <SSD1306_DrawPixel+0xaa>
			x >= SSD1306_WIDTH ||
 800239c:	88bb      	ldrh	r3, [r7, #4]
 800239e:	2b3f      	cmp	r3, #63	; 0x3f
 80023a0:	d845      	bhi.n	800242e <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80023a2:	4b26      	ldr	r3, [pc, #152]	; (800243c <SSD1306_DrawPixel+0xb8>)
 80023a4:	791b      	ldrb	r3, [r3, #4]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d006      	beq.n	80023b8 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80023aa:	78fb      	ldrb	r3, [r7, #3]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	bf0c      	ite	eq
 80023b0:	2301      	moveq	r3, #1
 80023b2:	2300      	movne	r3, #0
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80023b8:	78fb      	ldrb	r3, [r7, #3]
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d11a      	bne.n	80023f4 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80023be:	88fa      	ldrh	r2, [r7, #6]
 80023c0:	88bb      	ldrh	r3, [r7, #4]
 80023c2:	08db      	lsrs	r3, r3, #3
 80023c4:	b298      	uxth	r0, r3
 80023c6:	4603      	mov	r3, r0
 80023c8:	01db      	lsls	r3, r3, #7
 80023ca:	4413      	add	r3, r2
 80023cc:	4a1c      	ldr	r2, [pc, #112]	; (8002440 <SSD1306_DrawPixel+0xbc>)
 80023ce:	5cd3      	ldrb	r3, [r2, r3]
 80023d0:	b25a      	sxtb	r2, r3
 80023d2:	88bb      	ldrh	r3, [r7, #4]
 80023d4:	f003 0307 	and.w	r3, r3, #7
 80023d8:	2101      	movs	r1, #1
 80023da:	fa01 f303 	lsl.w	r3, r1, r3
 80023de:	b25b      	sxtb	r3, r3
 80023e0:	4313      	orrs	r3, r2
 80023e2:	b259      	sxtb	r1, r3
 80023e4:	88fa      	ldrh	r2, [r7, #6]
 80023e6:	4603      	mov	r3, r0
 80023e8:	01db      	lsls	r3, r3, #7
 80023ea:	4413      	add	r3, r2
 80023ec:	b2c9      	uxtb	r1, r1
 80023ee:	4a14      	ldr	r2, [pc, #80]	; (8002440 <SSD1306_DrawPixel+0xbc>)
 80023f0:	54d1      	strb	r1, [r2, r3]
 80023f2:	e01d      	b.n	8002430 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80023f4:	88fa      	ldrh	r2, [r7, #6]
 80023f6:	88bb      	ldrh	r3, [r7, #4]
 80023f8:	08db      	lsrs	r3, r3, #3
 80023fa:	b298      	uxth	r0, r3
 80023fc:	4603      	mov	r3, r0
 80023fe:	01db      	lsls	r3, r3, #7
 8002400:	4413      	add	r3, r2
 8002402:	4a0f      	ldr	r2, [pc, #60]	; (8002440 <SSD1306_DrawPixel+0xbc>)
 8002404:	5cd3      	ldrb	r3, [r2, r3]
 8002406:	b25a      	sxtb	r2, r3
 8002408:	88bb      	ldrh	r3, [r7, #4]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	2101      	movs	r1, #1
 8002410:	fa01 f303 	lsl.w	r3, r1, r3
 8002414:	b25b      	sxtb	r3, r3
 8002416:	43db      	mvns	r3, r3
 8002418:	b25b      	sxtb	r3, r3
 800241a:	4013      	ands	r3, r2
 800241c:	b259      	sxtb	r1, r3
 800241e:	88fa      	ldrh	r2, [r7, #6]
 8002420:	4603      	mov	r3, r0
 8002422:	01db      	lsls	r3, r3, #7
 8002424:	4413      	add	r3, r2
 8002426:	b2c9      	uxtb	r1, r1
 8002428:	4a05      	ldr	r2, [pc, #20]	; (8002440 <SSD1306_DrawPixel+0xbc>)
 800242a:	54d1      	strb	r1, [r2, r3]
 800242c:	e000      	b.n	8002430 <SSD1306_DrawPixel+0xac>
		return;
 800242e:	bf00      	nop
	}
}
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	200006bc 	.word	0x200006bc
 8002440:	200002bc 	.word	0x200002bc

08002444 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	460a      	mov	r2, r1
 800244e:	80fb      	strh	r3, [r7, #6]
 8002450:	4613      	mov	r3, r2
 8002452:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8002454:	4a05      	ldr	r2, [pc, #20]	; (800246c <SSD1306_GotoXY+0x28>)
 8002456:	88fb      	ldrh	r3, [r7, #6]
 8002458:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800245a:	4a04      	ldr	r2, [pc, #16]	; (800246c <SSD1306_GotoXY+0x28>)
 800245c:	88bb      	ldrh	r3, [r7, #4]
 800245e:	8053      	strh	r3, [r2, #2]
}
 8002460:	bf00      	nop
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	200006bc 	.word	0x200006bc

08002470 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	6039      	str	r1, [r7, #0]
 800247a:	71fb      	strb	r3, [r7, #7]
 800247c:	4613      	mov	r3, r2
 800247e:	71bb      	strb	r3, [r7, #6]
	//		/* Error */
	//		return 0;
	//	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8002480:	2300      	movs	r3, #0
 8002482:	617b      	str	r3, [r7, #20]
 8002484:	e04b      	b.n	800251e <SSD1306_Putc+0xae>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685a      	ldr	r2, [r3, #4]
 800248a:	79fb      	ldrb	r3, [r7, #7]
 800248c:	3b20      	subs	r3, #32
 800248e:	6839      	ldr	r1, [r7, #0]
 8002490:	7849      	ldrb	r1, [r1, #1]
 8002492:	fb01 f303 	mul.w	r3, r1, r3
 8002496:	4619      	mov	r1, r3
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	440b      	add	r3, r1
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	4413      	add	r3, r2
 80024a0:	881b      	ldrh	r3, [r3, #0]
 80024a2:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80024a4:	2300      	movs	r3, #0
 80024a6:	613b      	str	r3, [r7, #16]
 80024a8:	e030      	b.n	800250c <SSD1306_Putc+0x9c>
			if ((b << j) & 0x8000) {
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	fa02 f303 	lsl.w	r3, r2, r3
 80024b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d010      	beq.n	80024dc <SSD1306_Putc+0x6c>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80024ba:	4b23      	ldr	r3, [pc, #140]	; (8002548 <SSD1306_Putc+0xd8>)
 80024bc:	881a      	ldrh	r2, [r3, #0]
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	4413      	add	r3, r2
 80024c4:	b298      	uxth	r0, r3
 80024c6:	4b20      	ldr	r3, [pc, #128]	; (8002548 <SSD1306_Putc+0xd8>)
 80024c8:	885a      	ldrh	r2, [r3, #2]
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	4413      	add	r3, r2
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	79ba      	ldrb	r2, [r7, #6]
 80024d4:	4619      	mov	r1, r3
 80024d6:	f7ff ff55 	bl	8002384 <SSD1306_DrawPixel>
 80024da:	e014      	b.n	8002506 <SSD1306_Putc+0x96>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80024dc:	4b1a      	ldr	r3, [pc, #104]	; (8002548 <SSD1306_Putc+0xd8>)
 80024de:	881a      	ldrh	r2, [r3, #0]
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	4413      	add	r3, r2
 80024e6:	b298      	uxth	r0, r3
 80024e8:	4b17      	ldr	r3, [pc, #92]	; (8002548 <SSD1306_Putc+0xd8>)
 80024ea:	885a      	ldrh	r2, [r3, #2]
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	4413      	add	r3, r2
 80024f2:	b299      	uxth	r1, r3
 80024f4:	79bb      	ldrb	r3, [r7, #6]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	bf0c      	ite	eq
 80024fa:	2301      	moveq	r3, #1
 80024fc:	2300      	movne	r3, #0
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	461a      	mov	r2, r3
 8002502:	f7ff ff3f 	bl	8002384 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	3301      	adds	r3, #1
 800250a:	613b      	str	r3, [r7, #16]
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	461a      	mov	r2, r3
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	4293      	cmp	r3, r2
 8002516:	d3c8      	bcc.n	80024aa <SSD1306_Putc+0x3a>
	for (i = 0; i < Font->FontHeight; i++) {
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	3301      	adds	r3, #1
 800251c:	617b      	str	r3, [r7, #20]
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	785b      	ldrb	r3, [r3, #1]
 8002522:	461a      	mov	r2, r3
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	4293      	cmp	r3, r2
 8002528:	d3ad      	bcc.n	8002486 <SSD1306_Putc+0x16>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800252a:	4b07      	ldr	r3, [pc, #28]	; (8002548 <SSD1306_Putc+0xd8>)
 800252c:	881a      	ldrh	r2, [r3, #0]
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	b29b      	uxth	r3, r3
 8002534:	4413      	add	r3, r2
 8002536:	b29a      	uxth	r2, r3
 8002538:	4b03      	ldr	r3, [pc, #12]	; (8002548 <SSD1306_Putc+0xd8>)
 800253a:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 800253c:	79fb      	ldrb	r3, [r7, #7]
}
 800253e:	4618      	mov	r0, r3
 8002540:	3718      	adds	r7, #24
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	200006bc 	.word	0x200006bc

0800254c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	4613      	mov	r3, r2
 8002558:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800255a:	e012      	b.n	8002582 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	79fa      	ldrb	r2, [r7, #7]
 8002562:	68b9      	ldr	r1, [r7, #8]
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff ff83 	bl	8002470 <SSD1306_Putc>
 800256a:	4603      	mov	r3, r0
 800256c:	461a      	mov	r2, r3
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	429a      	cmp	r2, r3
 8002574:	d002      	beq.n	800257c <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	e008      	b.n	800258e <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	3301      	adds	r3, #1
 8002580:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d1e8      	bne.n	800255c <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	781b      	ldrb	r3, [r3, #0]
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
	...

08002598 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800259e:	4b08      	ldr	r3, [pc, #32]	; (80025c0 <ssd1306_I2C_Init+0x28>)
 80025a0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80025a2:	e002      	b.n	80025aa <ssd1306_I2C_Init+0x12>
		p--;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	3b01      	subs	r3, #1
 80025a8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d1f9      	bne.n	80025a4 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80025b0:	bf00      	nop
 80025b2:	bf00      	nop
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	0003d090 	.word	0x0003d090

080025c4 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80025c4:	b590      	push	{r4, r7, lr}
 80025c6:	b0c7      	sub	sp, #284	; 0x11c
 80025c8:	af02      	add	r7, sp, #8
 80025ca:	4604      	mov	r4, r0
 80025cc:	4608      	mov	r0, r1
 80025ce:	f507 7188 	add.w	r1, r7, #272	; 0x110
 80025d2:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 80025d6:	600a      	str	r2, [r1, #0]
 80025d8:	4619      	mov	r1, r3
 80025da:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80025de:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80025e2:	4622      	mov	r2, r4
 80025e4:	701a      	strb	r2, [r3, #0]
 80025e6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80025ea:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 80025ee:	4602      	mov	r2, r0
 80025f0:	701a      	strb	r2, [r3, #0]
 80025f2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80025f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80025fa:	460a      	mov	r2, r1
 80025fc:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 80025fe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002602:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002606:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800260a:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 800260e:	7812      	ldrb	r2, [r2, #0]
 8002610:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8002612:	2300      	movs	r3, #0
 8002614:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002618:	e015      	b.n	8002646 <ssd1306_I2C_WriteMulti+0x82>
		dt[i+1] = data[i];
 800261a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800261e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002622:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8002626:	6812      	ldr	r2, [r2, #0]
 8002628:	441a      	add	r2, r3
 800262a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800262e:	3301      	adds	r3, #1
 8002630:	7811      	ldrb	r1, [r2, #0]
 8002632:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002636:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800263a:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 800263c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002640:	3301      	adds	r3, #1
 8002642:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002646:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800264a:	b29b      	uxth	r3, r3
 800264c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002650:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002654:	8812      	ldrh	r2, [r2, #0]
 8002656:	429a      	cmp	r2, r3
 8002658:	d8df      	bhi.n	800261a <ssd1306_I2C_WriteMulti+0x56>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800265a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800265e:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	b299      	uxth	r1, r3
 8002666:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800266a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800266e:	881b      	ldrh	r3, [r3, #0]
 8002670:	3301      	adds	r3, #1
 8002672:	b29b      	uxth	r3, r3
 8002674:	f107 020c 	add.w	r2, r7, #12
 8002678:	200a      	movs	r0, #10
 800267a:	9000      	str	r0, [sp, #0]
 800267c:	4803      	ldr	r0, [pc, #12]	; (800268c <ssd1306_I2C_WriteMulti+0xc8>)
 800267e:	f001 fce9 	bl	8004054 <HAL_I2C_Master_Transmit>
}
 8002682:	bf00      	nop
 8002684:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002688:	46bd      	mov	sp, r7
 800268a:	bd90      	pop	{r4, r7, pc}
 800268c:	2000019c 	.word	0x2000019c

08002690 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af02      	add	r7, sp, #8
 8002696:	4603      	mov	r3, r0
 8002698:	71fb      	strb	r3, [r7, #7]
 800269a:	460b      	mov	r3, r1
 800269c:	71bb      	strb	r3, [r7, #6]
 800269e:	4613      	mov	r3, r2
 80026a0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80026a2:	79bb      	ldrb	r3, [r7, #6]
 80026a4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80026a6:	797b      	ldrb	r3, [r7, #5]
 80026a8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80026aa:	79fb      	ldrb	r3, [r7, #7]
 80026ac:	b299      	uxth	r1, r3
 80026ae:	f107 020c 	add.w	r2, r7, #12
 80026b2:	230a      	movs	r3, #10
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	2302      	movs	r3, #2
 80026b8:	4803      	ldr	r0, [pc, #12]	; (80026c8 <ssd1306_I2C_Write+0x38>)
 80026ba:	f001 fccb 	bl	8004054 <HAL_I2C_Master_Transmit>
}
 80026be:	bf00      	nop
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	2000019c 	.word	0x2000019c

080026cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026d2:	2300      	movs	r3, #0
 80026d4:	607b      	str	r3, [r7, #4]
 80026d6:	4b10      	ldr	r3, [pc, #64]	; (8002718 <HAL_MspInit+0x4c>)
 80026d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026da:	4a0f      	ldr	r2, [pc, #60]	; (8002718 <HAL_MspInit+0x4c>)
 80026dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026e0:	6453      	str	r3, [r2, #68]	; 0x44
 80026e2:	4b0d      	ldr	r3, [pc, #52]	; (8002718 <HAL_MspInit+0x4c>)
 80026e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026ea:	607b      	str	r3, [r7, #4]
 80026ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026ee:	2300      	movs	r3, #0
 80026f0:	603b      	str	r3, [r7, #0]
 80026f2:	4b09      	ldr	r3, [pc, #36]	; (8002718 <HAL_MspInit+0x4c>)
 80026f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f6:	4a08      	ldr	r2, [pc, #32]	; (8002718 <HAL_MspInit+0x4c>)
 80026f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026fc:	6413      	str	r3, [r2, #64]	; 0x40
 80026fe:	4b06      	ldr	r3, [pc, #24]	; (8002718 <HAL_MspInit+0x4c>)
 8002700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002702:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002706:	603b      	str	r3, [r7, #0]
 8002708:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800270a:	bf00      	nop
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	40023800 	.word	0x40023800

0800271c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b08a      	sub	sp, #40	; 0x28
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002724:	f107 0314 	add.w	r3, r7, #20
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	605a      	str	r2, [r3, #4]
 800272e:	609a      	str	r2, [r3, #8]
 8002730:	60da      	str	r2, [r3, #12]
 8002732:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a2f      	ldr	r2, [pc, #188]	; (80027f8 <HAL_ADC_MspInit+0xdc>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d157      	bne.n	80027ee <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800273e:	2300      	movs	r3, #0
 8002740:	613b      	str	r3, [r7, #16]
 8002742:	4b2e      	ldr	r3, [pc, #184]	; (80027fc <HAL_ADC_MspInit+0xe0>)
 8002744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002746:	4a2d      	ldr	r2, [pc, #180]	; (80027fc <HAL_ADC_MspInit+0xe0>)
 8002748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800274c:	6453      	str	r3, [r2, #68]	; 0x44
 800274e:	4b2b      	ldr	r3, [pc, #172]	; (80027fc <HAL_ADC_MspInit+0xe0>)
 8002750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002756:	613b      	str	r3, [r7, #16]
 8002758:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800275a:	2300      	movs	r3, #0
 800275c:	60fb      	str	r3, [r7, #12]
 800275e:	4b27      	ldr	r3, [pc, #156]	; (80027fc <HAL_ADC_MspInit+0xe0>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002762:	4a26      	ldr	r2, [pc, #152]	; (80027fc <HAL_ADC_MspInit+0xe0>)
 8002764:	f043 0301 	orr.w	r3, r3, #1
 8002768:	6313      	str	r3, [r2, #48]	; 0x30
 800276a:	4b24      	ldr	r3, [pc, #144]	; (80027fc <HAL_ADC_MspInit+0xe0>)
 800276c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276e:	f003 0301 	and.w	r3, r3, #1
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002776:	2303      	movs	r3, #3
 8002778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800277a:	2303      	movs	r3, #3
 800277c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277e:	2300      	movs	r3, #0
 8002780:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002782:	f107 0314 	add.w	r3, r7, #20
 8002786:	4619      	mov	r1, r3
 8002788:	481d      	ldr	r0, [pc, #116]	; (8002800 <HAL_ADC_MspInit+0xe4>)
 800278a:	f001 f969 	bl	8003a60 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800278e:	4b1d      	ldr	r3, [pc, #116]	; (8002804 <HAL_ADC_MspInit+0xe8>)
 8002790:	4a1d      	ldr	r2, [pc, #116]	; (8002808 <HAL_ADC_MspInit+0xec>)
 8002792:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002794:	4b1b      	ldr	r3, [pc, #108]	; (8002804 <HAL_ADC_MspInit+0xe8>)
 8002796:	2200      	movs	r2, #0
 8002798:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800279a:	4b1a      	ldr	r3, [pc, #104]	; (8002804 <HAL_ADC_MspInit+0xe8>)
 800279c:	2200      	movs	r2, #0
 800279e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80027a0:	4b18      	ldr	r3, [pc, #96]	; (8002804 <HAL_ADC_MspInit+0xe8>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80027a6:	4b17      	ldr	r3, [pc, #92]	; (8002804 <HAL_ADC_MspInit+0xe8>)
 80027a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027ac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80027ae:	4b15      	ldr	r3, [pc, #84]	; (8002804 <HAL_ADC_MspInit+0xe8>)
 80027b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027b4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80027b6:	4b13      	ldr	r3, [pc, #76]	; (8002804 <HAL_ADC_MspInit+0xe8>)
 80027b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027bc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80027be:	4b11      	ldr	r3, [pc, #68]	; (8002804 <HAL_ADC_MspInit+0xe8>)
 80027c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027c4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80027c6:	4b0f      	ldr	r3, [pc, #60]	; (8002804 <HAL_ADC_MspInit+0xe8>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027cc:	4b0d      	ldr	r3, [pc, #52]	; (8002804 <HAL_ADC_MspInit+0xe8>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80027d2:	480c      	ldr	r0, [pc, #48]	; (8002804 <HAL_ADC_MspInit+0xe8>)
 80027d4:	f000 fe5a 	bl	800348c <HAL_DMA_Init>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80027de:	f7ff fcc1 	bl	8002164 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a07      	ldr	r2, [pc, #28]	; (8002804 <HAL_ADC_MspInit+0xe8>)
 80027e6:	639a      	str	r2, [r3, #56]	; 0x38
 80027e8:	4a06      	ldr	r2, [pc, #24]	; (8002804 <HAL_ADC_MspInit+0xe8>)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80027ee:	bf00      	nop
 80027f0:	3728      	adds	r7, #40	; 0x28
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	40012000 	.word	0x40012000
 80027fc:	40023800 	.word	0x40023800
 8002800:	40020000 	.word	0x40020000
 8002804:	2000013c 	.word	0x2000013c
 8002808:	40026410 	.word	0x40026410

0800280c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b08a      	sub	sp, #40	; 0x28
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002814:	f107 0314 	add.w	r3, r7, #20
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	609a      	str	r2, [r3, #8]
 8002820:	60da      	str	r2, [r3, #12]
 8002822:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a19      	ldr	r2, [pc, #100]	; (8002890 <HAL_I2C_MspInit+0x84>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d12b      	bne.n	8002886 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800282e:	2300      	movs	r3, #0
 8002830:	613b      	str	r3, [r7, #16]
 8002832:	4b18      	ldr	r3, [pc, #96]	; (8002894 <HAL_I2C_MspInit+0x88>)
 8002834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002836:	4a17      	ldr	r2, [pc, #92]	; (8002894 <HAL_I2C_MspInit+0x88>)
 8002838:	f043 0302 	orr.w	r3, r3, #2
 800283c:	6313      	str	r3, [r2, #48]	; 0x30
 800283e:	4b15      	ldr	r3, [pc, #84]	; (8002894 <HAL_I2C_MspInit+0x88>)
 8002840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	613b      	str	r3, [r7, #16]
 8002848:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800284a:	23c0      	movs	r3, #192	; 0xc0
 800284c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800284e:	2312      	movs	r3, #18
 8002850:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002852:	2300      	movs	r3, #0
 8002854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002856:	2303      	movs	r3, #3
 8002858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800285a:	2304      	movs	r3, #4
 800285c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800285e:	f107 0314 	add.w	r3, r7, #20
 8002862:	4619      	mov	r1, r3
 8002864:	480c      	ldr	r0, [pc, #48]	; (8002898 <HAL_I2C_MspInit+0x8c>)
 8002866:	f001 f8fb 	bl	8003a60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	60fb      	str	r3, [r7, #12]
 800286e:	4b09      	ldr	r3, [pc, #36]	; (8002894 <HAL_I2C_MspInit+0x88>)
 8002870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002872:	4a08      	ldr	r2, [pc, #32]	; (8002894 <HAL_I2C_MspInit+0x88>)
 8002874:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002878:	6413      	str	r3, [r2, #64]	; 0x40
 800287a:	4b06      	ldr	r3, [pc, #24]	; (8002894 <HAL_I2C_MspInit+0x88>)
 800287c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002886:	bf00      	nop
 8002888:	3728      	adds	r7, #40	; 0x28
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	40005400 	.word	0x40005400
 8002894:	40023800 	.word	0x40023800
 8002898:	40020400 	.word	0x40020400

0800289c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80028a0:	e7fe      	b.n	80028a0 <NMI_Handler+0x4>

080028a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028a2:	b480      	push	{r7}
 80028a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028a6:	e7fe      	b.n	80028a6 <HardFault_Handler+0x4>

080028a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028ac:	e7fe      	b.n	80028ac <MemManage_Handler+0x4>

080028ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028ae:	b480      	push	{r7}
 80028b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028b2:	e7fe      	b.n	80028b2 <BusFault_Handler+0x4>

080028b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028b8:	e7fe      	b.n	80028b8 <UsageFault_Handler+0x4>

080028ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028ba:	b480      	push	{r7}
 80028bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028be:	bf00      	nop
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028cc:	bf00      	nop
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028d6:	b480      	push	{r7}
 80028d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028da:	bf00      	nop
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028e8:	f7fe f80c 	bl	8000904 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028ec:	bf00      	nop
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80028f4:	4802      	ldr	r0, [pc, #8]	; (8002900 <DMA2_Stream0_IRQHandler+0x10>)
 80028f6:	f000 fe77 	bl	80035e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	2000013c 	.word	0x2000013c

08002904 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800290c:	4a14      	ldr	r2, [pc, #80]	; (8002960 <_sbrk+0x5c>)
 800290e:	4b15      	ldr	r3, [pc, #84]	; (8002964 <_sbrk+0x60>)
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002918:	4b13      	ldr	r3, [pc, #76]	; (8002968 <_sbrk+0x64>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d102      	bne.n	8002926 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002920:	4b11      	ldr	r3, [pc, #68]	; (8002968 <_sbrk+0x64>)
 8002922:	4a12      	ldr	r2, [pc, #72]	; (800296c <_sbrk+0x68>)
 8002924:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002926:	4b10      	ldr	r3, [pc, #64]	; (8002968 <_sbrk+0x64>)
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4413      	add	r3, r2
 800292e:	693a      	ldr	r2, [r7, #16]
 8002930:	429a      	cmp	r2, r3
 8002932:	d207      	bcs.n	8002944 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002934:	f002 ff52 	bl	80057dc <__errno>
 8002938:	4603      	mov	r3, r0
 800293a:	220c      	movs	r2, #12
 800293c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800293e:	f04f 33ff 	mov.w	r3, #4294967295
 8002942:	e009      	b.n	8002958 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002944:	4b08      	ldr	r3, [pc, #32]	; (8002968 <_sbrk+0x64>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800294a:	4b07      	ldr	r3, [pc, #28]	; (8002968 <_sbrk+0x64>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4413      	add	r3, r2
 8002952:	4a05      	ldr	r2, [pc, #20]	; (8002968 <_sbrk+0x64>)
 8002954:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002956:	68fb      	ldr	r3, [r7, #12]
}
 8002958:	4618      	mov	r0, r3
 800295a:	3718      	adds	r7, #24
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	20020000 	.word	0x20020000
 8002964:	00000400 	.word	0x00000400
 8002968:	200006c4 	.word	0x200006c4
 800296c:	200006e0 	.word	0x200006e0

08002970 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002974:	4b06      	ldr	r3, [pc, #24]	; (8002990 <SystemInit+0x20>)
 8002976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800297a:	4a05      	ldr	r2, [pc, #20]	; (8002990 <SystemInit+0x20>)
 800297c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002980:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	e000ed00 	.word	0xe000ed00

08002994 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002994:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002998:	480d      	ldr	r0, [pc, #52]	; (80029d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800299a:	490e      	ldr	r1, [pc, #56]	; (80029d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800299c:	4a0e      	ldr	r2, [pc, #56]	; (80029d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800299e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029a0:	e002      	b.n	80029a8 <LoopCopyDataInit>

080029a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029a6:	3304      	adds	r3, #4

080029a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029ac:	d3f9      	bcc.n	80029a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029ae:	4a0b      	ldr	r2, [pc, #44]	; (80029dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80029b0:	4c0b      	ldr	r4, [pc, #44]	; (80029e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80029b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029b4:	e001      	b.n	80029ba <LoopFillZerobss>

080029b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029b8:	3204      	adds	r2, #4

080029ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029bc:	d3fb      	bcc.n	80029b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80029be:	f7ff ffd7 	bl	8002970 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029c2:	f002 ff11 	bl	80057e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029c6:	f7ff f9f5 	bl	8001db4 <main>
  bx  lr    
 80029ca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80029cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029d4:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 80029d8:	08006a6c 	.word	0x08006a6c
  ldr r2, =_sbss
 80029dc:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 80029e0:	200006dc 	.word	0x200006dc

080029e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029e4:	e7fe      	b.n	80029e4 <ADC_IRQHandler>
	...

080029e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029ec:	4b0e      	ldr	r3, [pc, #56]	; (8002a28 <HAL_Init+0x40>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a0d      	ldr	r2, [pc, #52]	; (8002a28 <HAL_Init+0x40>)
 80029f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029f8:	4b0b      	ldr	r3, [pc, #44]	; (8002a28 <HAL_Init+0x40>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a0a      	ldr	r2, [pc, #40]	; (8002a28 <HAL_Init+0x40>)
 80029fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a04:	4b08      	ldr	r3, [pc, #32]	; (8002a28 <HAL_Init+0x40>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a07      	ldr	r2, [pc, #28]	; (8002a28 <HAL_Init+0x40>)
 8002a0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a10:	2003      	movs	r0, #3
 8002a12:	f000 fcf9 	bl	8003408 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a16:	200f      	movs	r0, #15
 8002a18:	f000 f808 	bl	8002a2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a1c:	f7ff fe56 	bl	80026cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40023c00 	.word	0x40023c00

08002a2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a34:	4b12      	ldr	r3, [pc, #72]	; (8002a80 <HAL_InitTick+0x54>)
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	4b12      	ldr	r3, [pc, #72]	; (8002a84 <HAL_InitTick+0x58>)
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a42:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f000 fd11 	bl	8003472 <HAL_SYSTICK_Config>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d001      	beq.n	8002a5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e00e      	b.n	8002a78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2b0f      	cmp	r3, #15
 8002a5e:	d80a      	bhi.n	8002a76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a60:	2200      	movs	r2, #0
 8002a62:	6879      	ldr	r1, [r7, #4]
 8002a64:	f04f 30ff 	mov.w	r0, #4294967295
 8002a68:	f000 fcd9 	bl	800341e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a6c:	4a06      	ldr	r2, [pc, #24]	; (8002a88 <HAL_InitTick+0x5c>)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
 8002a74:	e000      	b.n	8002a78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3708      	adds	r7, #8
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	20000068 	.word	0x20000068
 8002a84:	20000070 	.word	0x20000070
 8002a88:	2000006c 	.word	0x2000006c

08002a8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a90:	4b03      	ldr	r3, [pc, #12]	; (8002aa0 <HAL_GetTick+0x14>)
 8002a92:	681b      	ldr	r3, [r3, #0]
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	200006c8 	.word	0x200006c8

08002aa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002aac:	f7ff ffee 	bl	8002a8c <HAL_GetTick>
 8002ab0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002abc:	d005      	beq.n	8002aca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002abe:	4b0a      	ldr	r3, [pc, #40]	; (8002ae8 <HAL_Delay+0x44>)
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	4413      	add	r3, r2
 8002ac8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002aca:	bf00      	nop
 8002acc:	f7ff ffde 	bl	8002a8c <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d8f7      	bhi.n	8002acc <HAL_Delay+0x28>
  {
  }
}
 8002adc:	bf00      	nop
 8002ade:	bf00      	nop
 8002ae0:	3710      	adds	r7, #16
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	20000070 	.word	0x20000070

08002aec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002af4:	2300      	movs	r3, #0
 8002af6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e033      	b.n	8002b6a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d109      	bne.n	8002b1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f7ff fe06 	bl	800271c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b22:	f003 0310 	and.w	r3, r3, #16
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d118      	bne.n	8002b5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b32:	f023 0302 	bic.w	r3, r3, #2
 8002b36:	f043 0202 	orr.w	r2, r3, #2
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f000 fa96 	bl	8003070 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	f023 0303 	bic.w	r3, r3, #3
 8002b52:	f043 0201 	orr.w	r2, r3, #1
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	641a      	str	r2, [r3, #64]	; 0x40
 8002b5a:	e001      	b.n	8002b60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
	...

08002b74 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b085      	sub	sp, #20
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d101      	bne.n	8002b8e <HAL_ADC_Start+0x1a>
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	e097      	b.n	8002cbe <HAL_ADC_Start+0x14a>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f003 0301 	and.w	r3, r3, #1
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d018      	beq.n	8002bd6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0201 	orr.w	r2, r2, #1
 8002bb2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002bb4:	4b45      	ldr	r3, [pc, #276]	; (8002ccc <HAL_ADC_Start+0x158>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a45      	ldr	r2, [pc, #276]	; (8002cd0 <HAL_ADC_Start+0x15c>)
 8002bba:	fba2 2303 	umull	r2, r3, r2, r3
 8002bbe:	0c9a      	lsrs	r2, r3, #18
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	4413      	add	r3, r2
 8002bc6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002bc8:	e002      	b.n	8002bd0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	3b01      	subs	r3, #1
 8002bce:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1f9      	bne.n	8002bca <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f003 0301 	and.w	r3, r3, #1
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d15f      	bne.n	8002ca4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002bec:	f023 0301 	bic.w	r3, r3, #1
 8002bf0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d007      	beq.n	8002c16 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c0e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c22:	d106      	bne.n	8002c32 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c28:	f023 0206 	bic.w	r2, r3, #6
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	645a      	str	r2, [r3, #68]	; 0x44
 8002c30:	e002      	b.n	8002c38 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c40:	4b24      	ldr	r3, [pc, #144]	; (8002cd4 <HAL_ADC_Start+0x160>)
 8002c42:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002c4c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f003 031f 	and.w	r3, r3, #31
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10f      	bne.n	8002c7a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d129      	bne.n	8002cbc <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689a      	ldr	r2, [r3, #8]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c76:	609a      	str	r2, [r3, #8]
 8002c78:	e020      	b.n	8002cbc <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a16      	ldr	r2, [pc, #88]	; (8002cd8 <HAL_ADC_Start+0x164>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d11b      	bne.n	8002cbc <HAL_ADC_Start+0x148>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d114      	bne.n	8002cbc <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ca0:	609a      	str	r2, [r3, #8]
 8002ca2:	e00b      	b.n	8002cbc <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca8:	f043 0210 	orr.w	r2, r3, #16
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb4:	f043 0201 	orr.w	r2, r3, #1
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3714      	adds	r7, #20
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	20000068 	.word	0x20000068
 8002cd0:	431bde83 	.word	0x431bde83
 8002cd4:	40012300 	.word	0x40012300
 8002cd8:	40012000 	.word	0x40012000

08002cdc <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cf8:	d113      	bne.n	8002d22 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002d04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d08:	d10b      	bne.n	8002d22 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0e:	f043 0220 	orr.w	r2, r3, #32
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e063      	b.n	8002dea <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002d22:	f7ff feb3 	bl	8002a8c <HAL_GetTick>
 8002d26:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d28:	e021      	b.n	8002d6e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d30:	d01d      	beq.n	8002d6e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d007      	beq.n	8002d48 <HAL_ADC_PollForConversion+0x6c>
 8002d38:	f7ff fea8 	bl	8002a8c <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d212      	bcs.n	8002d6e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d00b      	beq.n	8002d6e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5a:	f043 0204 	orr.w	r2, r3, #4
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e03d      	b.n	8002dea <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d1d6      	bne.n	8002d2a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f06f 0212 	mvn.w	r2, #18
 8002d84:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d123      	bne.n	8002de8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d11f      	bne.n	8002de8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dae:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d006      	beq.n	8002dc4 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d111      	bne.n	8002de8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d105      	bne.n	8002de8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de0:	f043 0201 	orr.w	r2, r3, #1
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002df2:	b480      	push	{r7}
 8002df4:	b083      	sub	sp, #12
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002e16:	2300      	movs	r3, #0
 8002e18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d101      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x1c>
 8002e24:	2302      	movs	r3, #2
 8002e26:	e113      	b.n	8003050 <HAL_ADC_ConfigChannel+0x244>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2b09      	cmp	r3, #9
 8002e36:	d925      	bls.n	8002e84 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68d9      	ldr	r1, [r3, #12]
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	461a      	mov	r2, r3
 8002e46:	4613      	mov	r3, r2
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	4413      	add	r3, r2
 8002e4c:	3b1e      	subs	r3, #30
 8002e4e:	2207      	movs	r2, #7
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	43da      	mvns	r2, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	400a      	ands	r2, r1
 8002e5c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68d9      	ldr	r1, [r3, #12]
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	689a      	ldr	r2, [r3, #8]
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	4618      	mov	r0, r3
 8002e70:	4603      	mov	r3, r0
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	4403      	add	r3, r0
 8002e76:	3b1e      	subs	r3, #30
 8002e78:	409a      	lsls	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	60da      	str	r2, [r3, #12]
 8002e82:	e022      	b.n	8002eca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6919      	ldr	r1, [r3, #16]
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	461a      	mov	r2, r3
 8002e92:	4613      	mov	r3, r2
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	4413      	add	r3, r2
 8002e98:	2207      	movs	r2, #7
 8002e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9e:	43da      	mvns	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	400a      	ands	r2, r1
 8002ea6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	6919      	ldr	r1, [r3, #16]
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	689a      	ldr	r2, [r3, #8]
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	4618      	mov	r0, r3
 8002eba:	4603      	mov	r3, r0
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	4403      	add	r3, r0
 8002ec0:	409a      	lsls	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	2b06      	cmp	r3, #6
 8002ed0:	d824      	bhi.n	8002f1c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	4613      	mov	r3, r2
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3b05      	subs	r3, #5
 8002ee4:	221f      	movs	r2, #31
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	43da      	mvns	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	400a      	ands	r2, r1
 8002ef2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	4618      	mov	r0, r3
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685a      	ldr	r2, [r3, #4]
 8002f06:	4613      	mov	r3, r2
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	4413      	add	r3, r2
 8002f0c:	3b05      	subs	r3, #5
 8002f0e:	fa00 f203 	lsl.w	r2, r0, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	635a      	str	r2, [r3, #52]	; 0x34
 8002f1a:	e04c      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	2b0c      	cmp	r3, #12
 8002f22:	d824      	bhi.n	8002f6e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685a      	ldr	r2, [r3, #4]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	4413      	add	r3, r2
 8002f34:	3b23      	subs	r3, #35	; 0x23
 8002f36:	221f      	movs	r2, #31
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	43da      	mvns	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	400a      	ands	r2, r1
 8002f44:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	4618      	mov	r0, r3
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	4413      	add	r3, r2
 8002f5e:	3b23      	subs	r3, #35	; 0x23
 8002f60:	fa00 f203 	lsl.w	r2, r0, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	631a      	str	r2, [r3, #48]	; 0x30
 8002f6c:	e023      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685a      	ldr	r2, [r3, #4]
 8002f78:	4613      	mov	r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	4413      	add	r3, r2
 8002f7e:	3b41      	subs	r3, #65	; 0x41
 8002f80:	221f      	movs	r2, #31
 8002f82:	fa02 f303 	lsl.w	r3, r2, r3
 8002f86:	43da      	mvns	r2, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	400a      	ands	r2, r1
 8002f8e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685a      	ldr	r2, [r3, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4413      	add	r3, r2
 8002fa8:	3b41      	subs	r3, #65	; 0x41
 8002faa:	fa00 f203 	lsl.w	r2, r0, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fb6:	4b29      	ldr	r3, [pc, #164]	; (800305c <HAL_ADC_ConfigChannel+0x250>)
 8002fb8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a28      	ldr	r2, [pc, #160]	; (8003060 <HAL_ADC_ConfigChannel+0x254>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d10f      	bne.n	8002fe4 <HAL_ADC_ConfigChannel+0x1d8>
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2b12      	cmp	r3, #18
 8002fca:	d10b      	bne.n	8002fe4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a1d      	ldr	r2, [pc, #116]	; (8003060 <HAL_ADC_ConfigChannel+0x254>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d12b      	bne.n	8003046 <HAL_ADC_ConfigChannel+0x23a>
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a1c      	ldr	r2, [pc, #112]	; (8003064 <HAL_ADC_ConfigChannel+0x258>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d003      	beq.n	8003000 <HAL_ADC_ConfigChannel+0x1f4>
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2b11      	cmp	r3, #17
 8002ffe:	d122      	bne.n	8003046 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a11      	ldr	r2, [pc, #68]	; (8003064 <HAL_ADC_ConfigChannel+0x258>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d111      	bne.n	8003046 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003022:	4b11      	ldr	r3, [pc, #68]	; (8003068 <HAL_ADC_ConfigChannel+0x25c>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a11      	ldr	r2, [pc, #68]	; (800306c <HAL_ADC_ConfigChannel+0x260>)
 8003028:	fba2 2303 	umull	r2, r3, r2, r3
 800302c:	0c9a      	lsrs	r2, r3, #18
 800302e:	4613      	mov	r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	4413      	add	r3, r2
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003038:	e002      	b.n	8003040 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	3b01      	subs	r3, #1
 800303e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d1f9      	bne.n	800303a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	3714      	adds	r7, #20
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	40012300 	.word	0x40012300
 8003060:	40012000 	.word	0x40012000
 8003064:	10000012 	.word	0x10000012
 8003068:	20000068 	.word	0x20000068
 800306c:	431bde83 	.word	0x431bde83

08003070 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003078:	4b79      	ldr	r3, [pc, #484]	; (8003260 <ADC_Init+0x1f0>)
 800307a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	685a      	ldr	r2, [r3, #4]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	431a      	orrs	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6859      	ldr	r1, [r3, #4]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	021a      	lsls	r2, r3, #8
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	430a      	orrs	r2, r1
 80030b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	685a      	ldr	r2, [r3, #4]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80030c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	6859      	ldr	r1, [r3, #4]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	430a      	orrs	r2, r1
 80030da:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	689a      	ldr	r2, [r3, #8]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6899      	ldr	r1, [r3, #8]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68da      	ldr	r2, [r3, #12]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	430a      	orrs	r2, r1
 80030fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003102:	4a58      	ldr	r2, [pc, #352]	; (8003264 <ADC_Init+0x1f4>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d022      	beq.n	800314e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689a      	ldr	r2, [r3, #8]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003116:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	6899      	ldr	r1, [r3, #8]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003138:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6899      	ldr	r1, [r3, #8]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	430a      	orrs	r2, r1
 800314a:	609a      	str	r2, [r3, #8]
 800314c:	e00f      	b.n	800316e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	689a      	ldr	r2, [r3, #8]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800315c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689a      	ldr	r2, [r3, #8]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800316c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f022 0202 	bic.w	r2, r2, #2
 800317c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	6899      	ldr	r1, [r3, #8]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	7e1b      	ldrb	r3, [r3, #24]
 8003188:	005a      	lsls	r2, r3, #1
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	430a      	orrs	r2, r1
 8003190:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d01b      	beq.n	80031d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	685a      	ldr	r2, [r3, #4]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031aa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80031ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6859      	ldr	r1, [r3, #4]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	3b01      	subs	r3, #1
 80031c8:	035a      	lsls	r2, r3, #13
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	605a      	str	r2, [r3, #4]
 80031d2:	e007      	b.n	80031e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	685a      	ldr	r2, [r3, #4]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80031f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	69db      	ldr	r3, [r3, #28]
 80031fe:	3b01      	subs	r3, #1
 8003200:	051a      	lsls	r2, r3, #20
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	430a      	orrs	r2, r1
 8003208:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003218:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6899      	ldr	r1, [r3, #8]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003226:	025a      	lsls	r2, r3, #9
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	430a      	orrs	r2, r1
 800322e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689a      	ldr	r2, [r3, #8]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800323e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	6899      	ldr	r1, [r3, #8]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	029a      	lsls	r2, r3, #10
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	430a      	orrs	r2, r1
 8003252:	609a      	str	r2, [r3, #8]
}
 8003254:	bf00      	nop
 8003256:	3714      	adds	r7, #20
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr
 8003260:	40012300 	.word	0x40012300
 8003264:	0f000001 	.word	0x0f000001

08003268 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003268:	b480      	push	{r7}
 800326a:	b085      	sub	sp, #20
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f003 0307 	and.w	r3, r3, #7
 8003276:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003278:	4b0c      	ldr	r3, [pc, #48]	; (80032ac <__NVIC_SetPriorityGrouping+0x44>)
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800327e:	68ba      	ldr	r2, [r7, #8]
 8003280:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003284:	4013      	ands	r3, r2
 8003286:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003290:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003294:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003298:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800329a:	4a04      	ldr	r2, [pc, #16]	; (80032ac <__NVIC_SetPriorityGrouping+0x44>)
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	60d3      	str	r3, [r2, #12]
}
 80032a0:	bf00      	nop
 80032a2:	3714      	adds	r7, #20
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr
 80032ac:	e000ed00 	.word	0xe000ed00

080032b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032b4:	4b04      	ldr	r3, [pc, #16]	; (80032c8 <__NVIC_GetPriorityGrouping+0x18>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	0a1b      	lsrs	r3, r3, #8
 80032ba:	f003 0307 	and.w	r3, r3, #7
}
 80032be:	4618      	mov	r0, r3
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr
 80032c8:	e000ed00 	.word	0xe000ed00

080032cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	4603      	mov	r3, r0
 80032d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	db0b      	blt.n	80032f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032de:	79fb      	ldrb	r3, [r7, #7]
 80032e0:	f003 021f 	and.w	r2, r3, #31
 80032e4:	4907      	ldr	r1, [pc, #28]	; (8003304 <__NVIC_EnableIRQ+0x38>)
 80032e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ea:	095b      	lsrs	r3, r3, #5
 80032ec:	2001      	movs	r0, #1
 80032ee:	fa00 f202 	lsl.w	r2, r0, r2
 80032f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032f6:	bf00      	nop
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	e000e100 	.word	0xe000e100

08003308 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	4603      	mov	r3, r0
 8003310:	6039      	str	r1, [r7, #0]
 8003312:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003318:	2b00      	cmp	r3, #0
 800331a:	db0a      	blt.n	8003332 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	b2da      	uxtb	r2, r3
 8003320:	490c      	ldr	r1, [pc, #48]	; (8003354 <__NVIC_SetPriority+0x4c>)
 8003322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003326:	0112      	lsls	r2, r2, #4
 8003328:	b2d2      	uxtb	r2, r2
 800332a:	440b      	add	r3, r1
 800332c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003330:	e00a      	b.n	8003348 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	b2da      	uxtb	r2, r3
 8003336:	4908      	ldr	r1, [pc, #32]	; (8003358 <__NVIC_SetPriority+0x50>)
 8003338:	79fb      	ldrb	r3, [r7, #7]
 800333a:	f003 030f 	and.w	r3, r3, #15
 800333e:	3b04      	subs	r3, #4
 8003340:	0112      	lsls	r2, r2, #4
 8003342:	b2d2      	uxtb	r2, r2
 8003344:	440b      	add	r3, r1
 8003346:	761a      	strb	r2, [r3, #24]
}
 8003348:	bf00      	nop
 800334a:	370c      	adds	r7, #12
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr
 8003354:	e000e100 	.word	0xe000e100
 8003358:	e000ed00 	.word	0xe000ed00

0800335c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800335c:	b480      	push	{r7}
 800335e:	b089      	sub	sp, #36	; 0x24
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	f1c3 0307 	rsb	r3, r3, #7
 8003376:	2b04      	cmp	r3, #4
 8003378:	bf28      	it	cs
 800337a:	2304      	movcs	r3, #4
 800337c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	3304      	adds	r3, #4
 8003382:	2b06      	cmp	r3, #6
 8003384:	d902      	bls.n	800338c <NVIC_EncodePriority+0x30>
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	3b03      	subs	r3, #3
 800338a:	e000      	b.n	800338e <NVIC_EncodePriority+0x32>
 800338c:	2300      	movs	r3, #0
 800338e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003390:	f04f 32ff 	mov.w	r2, #4294967295
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	fa02 f303 	lsl.w	r3, r2, r3
 800339a:	43da      	mvns	r2, r3
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	401a      	ands	r2, r3
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033a4:	f04f 31ff 	mov.w	r1, #4294967295
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	fa01 f303 	lsl.w	r3, r1, r3
 80033ae:	43d9      	mvns	r1, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b4:	4313      	orrs	r3, r2
         );
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3724      	adds	r7, #36	; 0x24
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
	...

080033c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	3b01      	subs	r3, #1
 80033d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033d4:	d301      	bcc.n	80033da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033d6:	2301      	movs	r3, #1
 80033d8:	e00f      	b.n	80033fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033da:	4a0a      	ldr	r2, [pc, #40]	; (8003404 <SysTick_Config+0x40>)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	3b01      	subs	r3, #1
 80033e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033e2:	210f      	movs	r1, #15
 80033e4:	f04f 30ff 	mov.w	r0, #4294967295
 80033e8:	f7ff ff8e 	bl	8003308 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033ec:	4b05      	ldr	r3, [pc, #20]	; (8003404 <SysTick_Config+0x40>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033f2:	4b04      	ldr	r3, [pc, #16]	; (8003404 <SysTick_Config+0x40>)
 80033f4:	2207      	movs	r2, #7
 80033f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	e000e010 	.word	0xe000e010

08003408 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f7ff ff29 	bl	8003268 <__NVIC_SetPriorityGrouping>
}
 8003416:	bf00      	nop
 8003418:	3708      	adds	r7, #8
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}

0800341e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800341e:	b580      	push	{r7, lr}
 8003420:	b086      	sub	sp, #24
 8003422:	af00      	add	r7, sp, #0
 8003424:	4603      	mov	r3, r0
 8003426:	60b9      	str	r1, [r7, #8]
 8003428:	607a      	str	r2, [r7, #4]
 800342a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800342c:	2300      	movs	r3, #0
 800342e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003430:	f7ff ff3e 	bl	80032b0 <__NVIC_GetPriorityGrouping>
 8003434:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	68b9      	ldr	r1, [r7, #8]
 800343a:	6978      	ldr	r0, [r7, #20]
 800343c:	f7ff ff8e 	bl	800335c <NVIC_EncodePriority>
 8003440:	4602      	mov	r2, r0
 8003442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003446:	4611      	mov	r1, r2
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff ff5d 	bl	8003308 <__NVIC_SetPriority>
}
 800344e:	bf00      	nop
 8003450:	3718      	adds	r7, #24
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b082      	sub	sp, #8
 800345a:	af00      	add	r7, sp, #0
 800345c:	4603      	mov	r3, r0
 800345e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff ff31 	bl	80032cc <__NVIC_EnableIRQ>
}
 800346a:	bf00      	nop
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003472:	b580      	push	{r7, lr}
 8003474:	b082      	sub	sp, #8
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f7ff ffa2 	bl	80033c4 <SysTick_Config>
 8003480:	4603      	mov	r3, r0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3708      	adds	r7, #8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
	...

0800348c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b086      	sub	sp, #24
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003494:	2300      	movs	r3, #0
 8003496:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003498:	f7ff faf8 	bl	8002a8c <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d101      	bne.n	80034a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e099      	b.n	80035dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2202      	movs	r2, #2
 80034ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f022 0201 	bic.w	r2, r2, #1
 80034c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034c8:	e00f      	b.n	80034ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034ca:	f7ff fadf 	bl	8002a8c <HAL_GetTick>
 80034ce:	4602      	mov	r2, r0
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	2b05      	cmp	r3, #5
 80034d6:	d908      	bls.n	80034ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2220      	movs	r2, #32
 80034dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2203      	movs	r2, #3
 80034e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	e078      	b.n	80035dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0301 	and.w	r3, r3, #1
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d1e8      	bne.n	80034ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003500:	697a      	ldr	r2, [r7, #20]
 8003502:	4b38      	ldr	r3, [pc, #224]	; (80035e4 <HAL_DMA_Init+0x158>)
 8003504:	4013      	ands	r3, r2
 8003506:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003516:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	691b      	ldr	r3, [r3, #16]
 800351c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003522:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800352e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	4313      	orrs	r3, r2
 800353a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003540:	2b04      	cmp	r3, #4
 8003542:	d107      	bne.n	8003554 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354c:	4313      	orrs	r3, r2
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	4313      	orrs	r3, r2
 8003552:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	f023 0307 	bic.w	r3, r3, #7
 800356a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	4313      	orrs	r3, r2
 8003574:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357a:	2b04      	cmp	r3, #4
 800357c:	d117      	bne.n	80035ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003582:	697a      	ldr	r2, [r7, #20]
 8003584:	4313      	orrs	r3, r2
 8003586:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00e      	beq.n	80035ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f000 f9e9 	bl	8003968 <DMA_CheckFifoParam>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d008      	beq.n	80035ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2240      	movs	r2, #64	; 0x40
 80035a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80035aa:	2301      	movs	r3, #1
 80035ac:	e016      	b.n	80035dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	697a      	ldr	r2, [r7, #20]
 80035b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 f9a0 	bl	80038fc <DMA_CalcBaseAndBitshift>
 80035bc:	4603      	mov	r3, r0
 80035be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035c4:	223f      	movs	r2, #63	; 0x3f
 80035c6:	409a      	lsls	r2, r3
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3718      	adds	r7, #24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	f010803f 	.word	0xf010803f

080035e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80035f4:	4b8e      	ldr	r3, [pc, #568]	; (8003830 <HAL_DMA_IRQHandler+0x248>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a8e      	ldr	r2, [pc, #568]	; (8003834 <HAL_DMA_IRQHandler+0x24c>)
 80035fa:	fba2 2303 	umull	r2, r3, r2, r3
 80035fe:	0a9b      	lsrs	r3, r3, #10
 8003600:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003606:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003612:	2208      	movs	r2, #8
 8003614:	409a      	lsls	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	4013      	ands	r3, r2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d01a      	beq.n	8003654 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0304 	and.w	r3, r3, #4
 8003628:	2b00      	cmp	r3, #0
 800362a:	d013      	beq.n	8003654 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f022 0204 	bic.w	r2, r2, #4
 800363a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003640:	2208      	movs	r2, #8
 8003642:	409a      	lsls	r2, r3
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800364c:	f043 0201 	orr.w	r2, r3, #1
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003658:	2201      	movs	r2, #1
 800365a:	409a      	lsls	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	4013      	ands	r3, r2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d012      	beq.n	800368a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00b      	beq.n	800368a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003676:	2201      	movs	r2, #1
 8003678:	409a      	lsls	r2, r3
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003682:	f043 0202 	orr.w	r2, r3, #2
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800368e:	2204      	movs	r2, #4
 8003690:	409a      	lsls	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	4013      	ands	r3, r2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d012      	beq.n	80036c0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0302 	and.w	r3, r3, #2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d00b      	beq.n	80036c0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ac:	2204      	movs	r2, #4
 80036ae:	409a      	lsls	r2, r3
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b8:	f043 0204 	orr.w	r2, r3, #4
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036c4:	2210      	movs	r2, #16
 80036c6:	409a      	lsls	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	4013      	ands	r3, r2
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d043      	beq.n	8003758 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0308 	and.w	r3, r3, #8
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d03c      	beq.n	8003758 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e2:	2210      	movs	r2, #16
 80036e4:	409a      	lsls	r2, r3
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d018      	beq.n	800372a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d108      	bne.n	8003718 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370a:	2b00      	cmp	r3, #0
 800370c:	d024      	beq.n	8003758 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	4798      	blx	r3
 8003716:	e01f      	b.n	8003758 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800371c:	2b00      	cmp	r3, #0
 800371e:	d01b      	beq.n	8003758 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	4798      	blx	r3
 8003728:	e016      	b.n	8003758 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003734:	2b00      	cmp	r3, #0
 8003736:	d107      	bne.n	8003748 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f022 0208 	bic.w	r2, r2, #8
 8003746:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374c:	2b00      	cmp	r3, #0
 800374e:	d003      	beq.n	8003758 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800375c:	2220      	movs	r2, #32
 800375e:	409a      	lsls	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	4013      	ands	r3, r2
 8003764:	2b00      	cmp	r3, #0
 8003766:	f000 808f 	beq.w	8003888 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0310 	and.w	r3, r3, #16
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 8087 	beq.w	8003888 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800377e:	2220      	movs	r2, #32
 8003780:	409a      	lsls	r2, r3
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800378c:	b2db      	uxtb	r3, r3
 800378e:	2b05      	cmp	r3, #5
 8003790:	d136      	bne.n	8003800 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 0216 	bic.w	r2, r2, #22
 80037a0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	695a      	ldr	r2, [r3, #20]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037b0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d103      	bne.n	80037c2 <HAL_DMA_IRQHandler+0x1da>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d007      	beq.n	80037d2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f022 0208 	bic.w	r2, r2, #8
 80037d0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d6:	223f      	movs	r2, #63	; 0x3f
 80037d8:	409a      	lsls	r2, r3
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2201      	movs	r2, #1
 80037e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d07e      	beq.n	80038f4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	4798      	blx	r3
        }
        return;
 80037fe:	e079      	b.n	80038f4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d01d      	beq.n	800384a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d10d      	bne.n	8003838 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003820:	2b00      	cmp	r3, #0
 8003822:	d031      	beq.n	8003888 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	4798      	blx	r3
 800382c:	e02c      	b.n	8003888 <HAL_DMA_IRQHandler+0x2a0>
 800382e:	bf00      	nop
 8003830:	20000068 	.word	0x20000068
 8003834:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800383c:	2b00      	cmp	r3, #0
 800383e:	d023      	beq.n	8003888 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	4798      	blx	r3
 8003848:	e01e      	b.n	8003888 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10f      	bne.n	8003878 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f022 0210 	bic.w	r2, r2, #16
 8003866:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800387c:	2b00      	cmp	r3, #0
 800387e:	d003      	beq.n	8003888 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800388c:	2b00      	cmp	r3, #0
 800388e:	d032      	beq.n	80038f6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b00      	cmp	r3, #0
 800389a:	d022      	beq.n	80038e2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2205      	movs	r2, #5
 80038a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f022 0201 	bic.w	r2, r2, #1
 80038b2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	3301      	adds	r3, #1
 80038b8:	60bb      	str	r3, [r7, #8]
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d307      	bcc.n	80038d0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1f2      	bne.n	80038b4 <HAL_DMA_IRQHandler+0x2cc>
 80038ce:	e000      	b.n	80038d2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80038d0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d005      	beq.n	80038f6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	4798      	blx	r3
 80038f2:	e000      	b.n	80038f6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80038f4:	bf00      	nop
    }
  }
}
 80038f6:	3718      	adds	r7, #24
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}

080038fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b085      	sub	sp, #20
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	b2db      	uxtb	r3, r3
 800390a:	3b10      	subs	r3, #16
 800390c:	4a14      	ldr	r2, [pc, #80]	; (8003960 <DMA_CalcBaseAndBitshift+0x64>)
 800390e:	fba2 2303 	umull	r2, r3, r2, r3
 8003912:	091b      	lsrs	r3, r3, #4
 8003914:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003916:	4a13      	ldr	r2, [pc, #76]	; (8003964 <DMA_CalcBaseAndBitshift+0x68>)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4413      	add	r3, r2
 800391c:	781b      	ldrb	r3, [r3, #0]
 800391e:	461a      	mov	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2b03      	cmp	r3, #3
 8003928:	d909      	bls.n	800393e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003932:	f023 0303 	bic.w	r3, r3, #3
 8003936:	1d1a      	adds	r2, r3, #4
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	659a      	str	r2, [r3, #88]	; 0x58
 800393c:	e007      	b.n	800394e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003946:	f023 0303 	bic.w	r3, r3, #3
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003952:	4618      	mov	r0, r3
 8003954:	3714      	adds	r7, #20
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	aaaaaaab 	.word	0xaaaaaaab
 8003964:	08006a20 	.word	0x08006a20

08003968 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003970:	2300      	movs	r3, #0
 8003972:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003978:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d11f      	bne.n	80039c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	2b03      	cmp	r3, #3
 8003986:	d856      	bhi.n	8003a36 <DMA_CheckFifoParam+0xce>
 8003988:	a201      	add	r2, pc, #4	; (adr r2, 8003990 <DMA_CheckFifoParam+0x28>)
 800398a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800398e:	bf00      	nop
 8003990:	080039a1 	.word	0x080039a1
 8003994:	080039b3 	.word	0x080039b3
 8003998:	080039a1 	.word	0x080039a1
 800399c:	08003a37 	.word	0x08003a37
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d046      	beq.n	8003a3a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039b0:	e043      	b.n	8003a3a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80039ba:	d140      	bne.n	8003a3e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039c0:	e03d      	b.n	8003a3e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039ca:	d121      	bne.n	8003a10 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	2b03      	cmp	r3, #3
 80039d0:	d837      	bhi.n	8003a42 <DMA_CheckFifoParam+0xda>
 80039d2:	a201      	add	r2, pc, #4	; (adr r2, 80039d8 <DMA_CheckFifoParam+0x70>)
 80039d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d8:	080039e9 	.word	0x080039e9
 80039dc:	080039ef 	.word	0x080039ef
 80039e0:	080039e9 	.word	0x080039e9
 80039e4:	08003a01 	.word	0x08003a01
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	73fb      	strb	r3, [r7, #15]
      break;
 80039ec:	e030      	b.n	8003a50 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d025      	beq.n	8003a46 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039fe:	e022      	b.n	8003a46 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a04:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a08:	d11f      	bne.n	8003a4a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a0e:	e01c      	b.n	8003a4a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d903      	bls.n	8003a1e <DMA_CheckFifoParam+0xb6>
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	2b03      	cmp	r3, #3
 8003a1a:	d003      	beq.n	8003a24 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003a1c:	e018      	b.n	8003a50 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	73fb      	strb	r3, [r7, #15]
      break;
 8003a22:	e015      	b.n	8003a50 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d00e      	beq.n	8003a4e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	73fb      	strb	r3, [r7, #15]
      break;
 8003a34:	e00b      	b.n	8003a4e <DMA_CheckFifoParam+0xe6>
      break;
 8003a36:	bf00      	nop
 8003a38:	e00a      	b.n	8003a50 <DMA_CheckFifoParam+0xe8>
      break;
 8003a3a:	bf00      	nop
 8003a3c:	e008      	b.n	8003a50 <DMA_CheckFifoParam+0xe8>
      break;
 8003a3e:	bf00      	nop
 8003a40:	e006      	b.n	8003a50 <DMA_CheckFifoParam+0xe8>
      break;
 8003a42:	bf00      	nop
 8003a44:	e004      	b.n	8003a50 <DMA_CheckFifoParam+0xe8>
      break;
 8003a46:	bf00      	nop
 8003a48:	e002      	b.n	8003a50 <DMA_CheckFifoParam+0xe8>
      break;   
 8003a4a:	bf00      	nop
 8003a4c:	e000      	b.n	8003a50 <DMA_CheckFifoParam+0xe8>
      break;
 8003a4e:	bf00      	nop
    }
  } 
  
  return status; 
 8003a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3714      	adds	r7, #20
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop

08003a60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b089      	sub	sp, #36	; 0x24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a72:	2300      	movs	r3, #0
 8003a74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a76:	2300      	movs	r3, #0
 8003a78:	61fb      	str	r3, [r7, #28]
 8003a7a:	e159      	b.n	8003d30 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	fa02 f303 	lsl.w	r3, r2, r3
 8003a84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	f040 8148 	bne.w	8003d2a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f003 0303 	and.w	r3, r3, #3
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d005      	beq.n	8003ab2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d130      	bne.n	8003b14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	2203      	movs	r2, #3
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	43db      	mvns	r3, r3
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	68da      	ldr	r2, [r3, #12]
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad6:	69ba      	ldr	r2, [r7, #24]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ae8:	2201      	movs	r2, #1
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	fa02 f303 	lsl.w	r3, r2, r3
 8003af0:	43db      	mvns	r3, r3
 8003af2:	69ba      	ldr	r2, [r7, #24]
 8003af4:	4013      	ands	r3, r2
 8003af6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	091b      	lsrs	r3, r3, #4
 8003afe:	f003 0201 	and.w	r2, r3, #1
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	69ba      	ldr	r2, [r7, #24]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f003 0303 	and.w	r3, r3, #3
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	d017      	beq.n	8003b50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	2203      	movs	r2, #3
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	43db      	mvns	r3, r3
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	4013      	ands	r3, r2
 8003b36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	689a      	ldr	r2, [r3, #8]
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	69ba      	ldr	r2, [r7, #24]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	f003 0303 	and.w	r3, r3, #3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d123      	bne.n	8003ba4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	08da      	lsrs	r2, r3, #3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	3208      	adds	r2, #8
 8003b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	f003 0307 	and.w	r3, r3, #7
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	220f      	movs	r2, #15
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	691a      	ldr	r2, [r3, #16]
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	f003 0307 	and.w	r3, r3, #7
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	08da      	lsrs	r2, r3, #3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	3208      	adds	r2, #8
 8003b9e:	69b9      	ldr	r1, [r7, #24]
 8003ba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	2203      	movs	r2, #3
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	43db      	mvns	r3, r3
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f003 0203 	and.w	r2, r3, #3
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	005b      	lsls	r3, r3, #1
 8003bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	f000 80a2 	beq.w	8003d2a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003be6:	2300      	movs	r3, #0
 8003be8:	60fb      	str	r3, [r7, #12]
 8003bea:	4b57      	ldr	r3, [pc, #348]	; (8003d48 <HAL_GPIO_Init+0x2e8>)
 8003bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bee:	4a56      	ldr	r2, [pc, #344]	; (8003d48 <HAL_GPIO_Init+0x2e8>)
 8003bf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bf4:	6453      	str	r3, [r2, #68]	; 0x44
 8003bf6:	4b54      	ldr	r3, [pc, #336]	; (8003d48 <HAL_GPIO_Init+0x2e8>)
 8003bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bfe:	60fb      	str	r3, [r7, #12]
 8003c00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c02:	4a52      	ldr	r2, [pc, #328]	; (8003d4c <HAL_GPIO_Init+0x2ec>)
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	089b      	lsrs	r3, r3, #2
 8003c08:	3302      	adds	r3, #2
 8003c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	f003 0303 	and.w	r3, r3, #3
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	220f      	movs	r2, #15
 8003c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1e:	43db      	mvns	r3, r3
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	4013      	ands	r3, r2
 8003c24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a49      	ldr	r2, [pc, #292]	; (8003d50 <HAL_GPIO_Init+0x2f0>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d019      	beq.n	8003c62 <HAL_GPIO_Init+0x202>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a48      	ldr	r2, [pc, #288]	; (8003d54 <HAL_GPIO_Init+0x2f4>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d013      	beq.n	8003c5e <HAL_GPIO_Init+0x1fe>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a47      	ldr	r2, [pc, #284]	; (8003d58 <HAL_GPIO_Init+0x2f8>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d00d      	beq.n	8003c5a <HAL_GPIO_Init+0x1fa>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a46      	ldr	r2, [pc, #280]	; (8003d5c <HAL_GPIO_Init+0x2fc>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d007      	beq.n	8003c56 <HAL_GPIO_Init+0x1f6>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a45      	ldr	r2, [pc, #276]	; (8003d60 <HAL_GPIO_Init+0x300>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d101      	bne.n	8003c52 <HAL_GPIO_Init+0x1f2>
 8003c4e:	2304      	movs	r3, #4
 8003c50:	e008      	b.n	8003c64 <HAL_GPIO_Init+0x204>
 8003c52:	2307      	movs	r3, #7
 8003c54:	e006      	b.n	8003c64 <HAL_GPIO_Init+0x204>
 8003c56:	2303      	movs	r3, #3
 8003c58:	e004      	b.n	8003c64 <HAL_GPIO_Init+0x204>
 8003c5a:	2302      	movs	r3, #2
 8003c5c:	e002      	b.n	8003c64 <HAL_GPIO_Init+0x204>
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e000      	b.n	8003c64 <HAL_GPIO_Init+0x204>
 8003c62:	2300      	movs	r3, #0
 8003c64:	69fa      	ldr	r2, [r7, #28]
 8003c66:	f002 0203 	and.w	r2, r2, #3
 8003c6a:	0092      	lsls	r2, r2, #2
 8003c6c:	4093      	lsls	r3, r2
 8003c6e:	69ba      	ldr	r2, [r7, #24]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c74:	4935      	ldr	r1, [pc, #212]	; (8003d4c <HAL_GPIO_Init+0x2ec>)
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	089b      	lsrs	r3, r3, #2
 8003c7a:	3302      	adds	r3, #2
 8003c7c:	69ba      	ldr	r2, [r7, #24]
 8003c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c82:	4b38      	ldr	r3, [pc, #224]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	43db      	mvns	r3, r3
 8003c8c:	69ba      	ldr	r2, [r7, #24]
 8003c8e:	4013      	ands	r3, r2
 8003c90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d003      	beq.n	8003ca6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003c9e:	69ba      	ldr	r2, [r7, #24]
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ca6:	4a2f      	ldr	r2, [pc, #188]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003cac:	4b2d      	ldr	r3, [pc, #180]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	43db      	mvns	r3, r3
 8003cb6:	69ba      	ldr	r2, [r7, #24]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d003      	beq.n	8003cd0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003cc8:	69ba      	ldr	r2, [r7, #24]
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cd0:	4a24      	ldr	r2, [pc, #144]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cd6:	4b23      	ldr	r3, [pc, #140]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	43db      	mvns	r3, r3
 8003ce0:	69ba      	ldr	r2, [r7, #24]
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d003      	beq.n	8003cfa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003cf2:	69ba      	ldr	r2, [r7, #24]
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cfa:	4a1a      	ldr	r2, [pc, #104]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d00:	4b18      	ldr	r3, [pc, #96]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	69ba      	ldr	r2, [r7, #24]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d003      	beq.n	8003d24 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003d1c:	69ba      	ldr	r2, [r7, #24]
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d24:	4a0f      	ldr	r2, [pc, #60]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003d26:	69bb      	ldr	r3, [r7, #24]
 8003d28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	61fb      	str	r3, [r7, #28]
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	2b0f      	cmp	r3, #15
 8003d34:	f67f aea2 	bls.w	8003a7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d38:	bf00      	nop
 8003d3a:	bf00      	nop
 8003d3c:	3724      	adds	r7, #36	; 0x24
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	40023800 	.word	0x40023800
 8003d4c:	40013800 	.word	0x40013800
 8003d50:	40020000 	.word	0x40020000
 8003d54:	40020400 	.word	0x40020400
 8003d58:	40020800 	.word	0x40020800
 8003d5c:	40020c00 	.word	0x40020c00
 8003d60:	40021000 	.word	0x40021000
 8003d64:	40013c00 	.word	0x40013c00

08003d68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b085      	sub	sp, #20
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	460b      	mov	r3, r1
 8003d72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	691a      	ldr	r2, [r3, #16]
 8003d78:	887b      	ldrh	r3, [r7, #2]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d002      	beq.n	8003d86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d80:	2301      	movs	r3, #1
 8003d82:	73fb      	strb	r3, [r7, #15]
 8003d84:	e001      	b.n	8003d8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d86:	2300      	movs	r3, #0
 8003d88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3714      	adds	r7, #20
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	460b      	mov	r3, r1
 8003da2:	807b      	strh	r3, [r7, #2]
 8003da4:	4613      	mov	r3, r2
 8003da6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003da8:	787b      	ldrb	r3, [r7, #1]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d003      	beq.n	8003db6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dae:	887a      	ldrh	r2, [r7, #2]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003db4:	e003      	b.n	8003dbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003db6:	887b      	ldrh	r3, [r7, #2]
 8003db8:	041a      	lsls	r2, r3, #16
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	619a      	str	r2, [r3, #24]
}
 8003dbe:	bf00      	nop
 8003dc0:	370c      	adds	r7, #12
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
	...

08003dcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e12b      	b.n	8004036 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d106      	bne.n	8003df8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7fe fd0a 	bl	800280c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2224      	movs	r2, #36	; 0x24
 8003dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f022 0201 	bic.w	r2, r2, #1
 8003e0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e30:	f001 fcc0 	bl	80057b4 <HAL_RCC_GetPCLK1Freq>
 8003e34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	4a81      	ldr	r2, [pc, #516]	; (8004040 <HAL_I2C_Init+0x274>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d807      	bhi.n	8003e50 <HAL_I2C_Init+0x84>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	4a80      	ldr	r2, [pc, #512]	; (8004044 <HAL_I2C_Init+0x278>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	bf94      	ite	ls
 8003e48:	2301      	movls	r3, #1
 8003e4a:	2300      	movhi	r3, #0
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	e006      	b.n	8003e5e <HAL_I2C_Init+0x92>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	4a7d      	ldr	r2, [pc, #500]	; (8004048 <HAL_I2C_Init+0x27c>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	bf94      	ite	ls
 8003e58:	2301      	movls	r3, #1
 8003e5a:	2300      	movhi	r3, #0
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e0e7      	b.n	8004036 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	4a78      	ldr	r2, [pc, #480]	; (800404c <HAL_I2C_Init+0x280>)
 8003e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6e:	0c9b      	lsrs	r3, r3, #18
 8003e70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	430a      	orrs	r2, r1
 8003e84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	4a6a      	ldr	r2, [pc, #424]	; (8004040 <HAL_I2C_Init+0x274>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d802      	bhi.n	8003ea0 <HAL_I2C_Init+0xd4>
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	e009      	b.n	8003eb4 <HAL_I2C_Init+0xe8>
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003ea6:	fb02 f303 	mul.w	r3, r2, r3
 8003eaa:	4a69      	ldr	r2, [pc, #420]	; (8004050 <HAL_I2C_Init+0x284>)
 8003eac:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb0:	099b      	lsrs	r3, r3, #6
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6812      	ldr	r2, [r2, #0]
 8003eb8:	430b      	orrs	r3, r1
 8003eba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	69db      	ldr	r3, [r3, #28]
 8003ec2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003ec6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	495c      	ldr	r1, [pc, #368]	; (8004040 <HAL_I2C_Init+0x274>)
 8003ed0:	428b      	cmp	r3, r1
 8003ed2:	d819      	bhi.n	8003f08 <HAL_I2C_Init+0x13c>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	1e59      	subs	r1, r3, #1
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ee2:	1c59      	adds	r1, r3, #1
 8003ee4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003ee8:	400b      	ands	r3, r1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00a      	beq.n	8003f04 <HAL_I2C_Init+0x138>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	1e59      	subs	r1, r3, #1
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	005b      	lsls	r3, r3, #1
 8003ef8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003efc:	3301      	adds	r3, #1
 8003efe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f02:	e051      	b.n	8003fa8 <HAL_I2C_Init+0x1dc>
 8003f04:	2304      	movs	r3, #4
 8003f06:	e04f      	b.n	8003fa8 <HAL_I2C_Init+0x1dc>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d111      	bne.n	8003f34 <HAL_I2C_Init+0x168>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	1e58      	subs	r0, r3, #1
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6859      	ldr	r1, [r3, #4]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	005b      	lsls	r3, r3, #1
 8003f1c:	440b      	add	r3, r1
 8003f1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f22:	3301      	adds	r3, #1
 8003f24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	bf0c      	ite	eq
 8003f2c:	2301      	moveq	r3, #1
 8003f2e:	2300      	movne	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	e012      	b.n	8003f5a <HAL_I2C_Init+0x18e>
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	1e58      	subs	r0, r3, #1
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6859      	ldr	r1, [r3, #4]
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	440b      	add	r3, r1
 8003f42:	0099      	lsls	r1, r3, #2
 8003f44:	440b      	add	r3, r1
 8003f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	bf0c      	ite	eq
 8003f54:	2301      	moveq	r3, #1
 8003f56:	2300      	movne	r3, #0
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <HAL_I2C_Init+0x196>
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e022      	b.n	8003fa8 <HAL_I2C_Init+0x1dc>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10e      	bne.n	8003f88 <HAL_I2C_Init+0x1bc>
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	1e58      	subs	r0, r3, #1
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6859      	ldr	r1, [r3, #4]
 8003f72:	460b      	mov	r3, r1
 8003f74:	005b      	lsls	r3, r3, #1
 8003f76:	440b      	add	r3, r1
 8003f78:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f86:	e00f      	b.n	8003fa8 <HAL_I2C_Init+0x1dc>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	1e58      	subs	r0, r3, #1
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6859      	ldr	r1, [r3, #4]
 8003f90:	460b      	mov	r3, r1
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	440b      	add	r3, r1
 8003f96:	0099      	lsls	r1, r3, #2
 8003f98:	440b      	add	r3, r1
 8003f9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fa4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003fa8:	6879      	ldr	r1, [r7, #4]
 8003faa:	6809      	ldr	r1, [r1, #0]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	69da      	ldr	r2, [r3, #28]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	430a      	orrs	r2, r1
 8003fca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003fd6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	6911      	ldr	r1, [r2, #16]
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	68d2      	ldr	r2, [r2, #12]
 8003fe2:	4311      	orrs	r1, r2
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	6812      	ldr	r2, [r2, #0]
 8003fe8:	430b      	orrs	r3, r1
 8003fea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	695a      	ldr	r2, [r3, #20]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	431a      	orrs	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	430a      	orrs	r2, r1
 8004006:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f042 0201 	orr.w	r2, r2, #1
 8004016:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2220      	movs	r2, #32
 8004022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	000186a0 	.word	0x000186a0
 8004044:	001e847f 	.word	0x001e847f
 8004048:	003d08ff 	.word	0x003d08ff
 800404c:	431bde83 	.word	0x431bde83
 8004050:	10624dd3 	.word	0x10624dd3

08004054 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b088      	sub	sp, #32
 8004058:	af02      	add	r7, sp, #8
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	607a      	str	r2, [r7, #4]
 800405e:	461a      	mov	r2, r3
 8004060:	460b      	mov	r3, r1
 8004062:	817b      	strh	r3, [r7, #10]
 8004064:	4613      	mov	r3, r2
 8004066:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004068:	f7fe fd10 	bl	8002a8c <HAL_GetTick>
 800406c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b20      	cmp	r3, #32
 8004078:	f040 80e0 	bne.w	800423c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	2319      	movs	r3, #25
 8004082:	2201      	movs	r2, #1
 8004084:	4970      	ldr	r1, [pc, #448]	; (8004248 <HAL_I2C_Master_Transmit+0x1f4>)
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	f000 fd86 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004092:	2302      	movs	r3, #2
 8004094:	e0d3      	b.n	800423e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800409c:	2b01      	cmp	r3, #1
 800409e:	d101      	bne.n	80040a4 <HAL_I2C_Master_Transmit+0x50>
 80040a0:	2302      	movs	r3, #2
 80040a2:	e0cc      	b.n	800423e <HAL_I2C_Master_Transmit+0x1ea>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0301 	and.w	r3, r3, #1
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d007      	beq.n	80040ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f042 0201 	orr.w	r2, r2, #1
 80040c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2221      	movs	r2, #33	; 0x21
 80040de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2210      	movs	r2, #16
 80040e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2200      	movs	r2, #0
 80040ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	893a      	ldrh	r2, [r7, #8]
 80040fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004100:	b29a      	uxth	r2, r3
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	4a50      	ldr	r2, [pc, #320]	; (800424c <HAL_I2C_Master_Transmit+0x1f8>)
 800410a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800410c:	8979      	ldrh	r1, [r7, #10]
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	6a3a      	ldr	r2, [r7, #32]
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	f000 fbf0 	bl	80048f8 <I2C_MasterRequestWrite>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d001      	beq.n	8004122 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e08d      	b.n	800423e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004122:	2300      	movs	r3, #0
 8004124:	613b      	str	r3, [r7, #16]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	613b      	str	r3, [r7, #16]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	699b      	ldr	r3, [r3, #24]
 8004134:	613b      	str	r3, [r7, #16]
 8004136:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004138:	e066      	b.n	8004208 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	6a39      	ldr	r1, [r7, #32]
 800413e:	68f8      	ldr	r0, [r7, #12]
 8004140:	f000 fe00 	bl	8004d44 <I2C_WaitOnTXEFlagUntilTimeout>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00d      	beq.n	8004166 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414e:	2b04      	cmp	r3, #4
 8004150:	d107      	bne.n	8004162 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004160:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e06b      	b.n	800423e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416a:	781a      	ldrb	r2, [r3, #0]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004176:	1c5a      	adds	r2, r3, #1
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004180:	b29b      	uxth	r3, r3
 8004182:	3b01      	subs	r3, #1
 8004184:	b29a      	uxth	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800418e:	3b01      	subs	r3, #1
 8004190:	b29a      	uxth	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	f003 0304 	and.w	r3, r3, #4
 80041a0:	2b04      	cmp	r3, #4
 80041a2:	d11b      	bne.n	80041dc <HAL_I2C_Master_Transmit+0x188>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d017      	beq.n	80041dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b0:	781a      	ldrb	r2, [r3, #0]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041bc:	1c5a      	adds	r2, r3, #1
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	3b01      	subs	r3, #1
 80041ca:	b29a      	uxth	r2, r3
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041d4:	3b01      	subs	r3, #1
 80041d6:	b29a      	uxth	r2, r3
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	6a39      	ldr	r1, [r7, #32]
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f000 fdf0 	bl	8004dc6 <I2C_WaitOnBTFFlagUntilTimeout>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00d      	beq.n	8004208 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f0:	2b04      	cmp	r3, #4
 80041f2:	d107      	bne.n	8004204 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004202:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e01a      	b.n	800423e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800420c:	2b00      	cmp	r3, #0
 800420e:	d194      	bne.n	800413a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800421e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2220      	movs	r2, #32
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004238:	2300      	movs	r3, #0
 800423a:	e000      	b.n	800423e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800423c:	2302      	movs	r3, #2
  }
}
 800423e:	4618      	mov	r0, r3
 8004240:	3718      	adds	r7, #24
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	00100002 	.word	0x00100002
 800424c:	ffff0000 	.word	0xffff0000

08004250 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b08c      	sub	sp, #48	; 0x30
 8004254:	af02      	add	r7, sp, #8
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	607a      	str	r2, [r7, #4]
 800425a:	461a      	mov	r2, r3
 800425c:	460b      	mov	r3, r1
 800425e:	817b      	strh	r3, [r7, #10]
 8004260:	4613      	mov	r3, r2
 8004262:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004264:	f7fe fc12 	bl	8002a8c <HAL_GetTick>
 8004268:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b20      	cmp	r3, #32
 8004274:	f040 820b 	bne.w	800468e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	2319      	movs	r3, #25
 800427e:	2201      	movs	r2, #1
 8004280:	497c      	ldr	r1, [pc, #496]	; (8004474 <HAL_I2C_Master_Receive+0x224>)
 8004282:	68f8      	ldr	r0, [r7, #12]
 8004284:	f000 fc88 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800428e:	2302      	movs	r3, #2
 8004290:	e1fe      	b.n	8004690 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004298:	2b01      	cmp	r3, #1
 800429a:	d101      	bne.n	80042a0 <HAL_I2C_Master_Receive+0x50>
 800429c:	2302      	movs	r3, #2
 800429e:	e1f7      	b.n	8004690 <HAL_I2C_Master_Receive+0x440>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d007      	beq.n	80042c6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f042 0201 	orr.w	r2, r2, #1
 80042c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042d4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2222      	movs	r2, #34	; 0x22
 80042da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2210      	movs	r2, #16
 80042e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	893a      	ldrh	r2, [r7, #8]
 80042f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	4a5c      	ldr	r2, [pc, #368]	; (8004478 <HAL_I2C_Master_Receive+0x228>)
 8004306:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004308:	8979      	ldrh	r1, [r7, #10]
 800430a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800430e:	68f8      	ldr	r0, [r7, #12]
 8004310:	f000 fb74 	bl	80049fc <I2C_MasterRequestRead>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d001      	beq.n	800431e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e1b8      	b.n	8004690 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004322:	2b00      	cmp	r3, #0
 8004324:	d113      	bne.n	800434e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004326:	2300      	movs	r3, #0
 8004328:	623b      	str	r3, [r7, #32]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	695b      	ldr	r3, [r3, #20]
 8004330:	623b      	str	r3, [r7, #32]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	699b      	ldr	r3, [r3, #24]
 8004338:	623b      	str	r3, [r7, #32]
 800433a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800434a:	601a      	str	r2, [r3, #0]
 800434c:	e18c      	b.n	8004668 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004352:	2b01      	cmp	r3, #1
 8004354:	d11b      	bne.n	800438e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004364:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004366:	2300      	movs	r3, #0
 8004368:	61fb      	str	r3, [r7, #28]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	695b      	ldr	r3, [r3, #20]
 8004370:	61fb      	str	r3, [r7, #28]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	699b      	ldr	r3, [r3, #24]
 8004378:	61fb      	str	r3, [r7, #28]
 800437a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800438a:	601a      	str	r2, [r3, #0]
 800438c:	e16c      	b.n	8004668 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004392:	2b02      	cmp	r3, #2
 8004394:	d11b      	bne.n	80043ce <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043a4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043b6:	2300      	movs	r3, #0
 80043b8:	61bb      	str	r3, [r7, #24]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	695b      	ldr	r3, [r3, #20]
 80043c0:	61bb      	str	r3, [r7, #24]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	699b      	ldr	r3, [r3, #24]
 80043c8:	61bb      	str	r3, [r7, #24]
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	e14c      	b.n	8004668 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043de:	2300      	movs	r3, #0
 80043e0:	617b      	str	r3, [r7, #20]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	695b      	ldr	r3, [r3, #20]
 80043e8:	617b      	str	r3, [r7, #20]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	699b      	ldr	r3, [r3, #24]
 80043f0:	617b      	str	r3, [r7, #20]
 80043f2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80043f4:	e138      	b.n	8004668 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043fa:	2b03      	cmp	r3, #3
 80043fc:	f200 80f1 	bhi.w	80045e2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004404:	2b01      	cmp	r3, #1
 8004406:	d123      	bne.n	8004450 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800440a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800440c:	68f8      	ldr	r0, [r7, #12]
 800440e:	f000 fd1b 	bl	8004e48 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d001      	beq.n	800441c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e139      	b.n	8004690 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	691a      	ldr	r2, [r3, #16]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004426:	b2d2      	uxtb	r2, r2
 8004428:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442e:	1c5a      	adds	r2, r3, #1
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004438:	3b01      	subs	r3, #1
 800443a:	b29a      	uxth	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004444:	b29b      	uxth	r3, r3
 8004446:	3b01      	subs	r3, #1
 8004448:	b29a      	uxth	r2, r3
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800444e:	e10b      	b.n	8004668 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004454:	2b02      	cmp	r3, #2
 8004456:	d14e      	bne.n	80044f6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445a:	9300      	str	r3, [sp, #0]
 800445c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800445e:	2200      	movs	r2, #0
 8004460:	4906      	ldr	r1, [pc, #24]	; (800447c <HAL_I2C_Master_Receive+0x22c>)
 8004462:	68f8      	ldr	r0, [r7, #12]
 8004464:	f000 fb98 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d008      	beq.n	8004480 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e10e      	b.n	8004690 <HAL_I2C_Master_Receive+0x440>
 8004472:	bf00      	nop
 8004474:	00100002 	.word	0x00100002
 8004478:	ffff0000 	.word	0xffff0000
 800447c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800448e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	691a      	ldr	r2, [r3, #16]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449a:	b2d2      	uxtb	r2, r2
 800449c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a2:	1c5a      	adds	r2, r3, #1
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044ac:	3b01      	subs	r3, #1
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	3b01      	subs	r3, #1
 80044bc:	b29a      	uxth	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	691a      	ldr	r2, [r3, #16]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044cc:	b2d2      	uxtb	r2, r2
 80044ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d4:	1c5a      	adds	r2, r3, #1
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044de:	3b01      	subs	r3, #1
 80044e0:	b29a      	uxth	r2, r3
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	3b01      	subs	r3, #1
 80044ee:	b29a      	uxth	r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80044f4:	e0b8      	b.n	8004668 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f8:	9300      	str	r3, [sp, #0]
 80044fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044fc:	2200      	movs	r2, #0
 80044fe:	4966      	ldr	r1, [pc, #408]	; (8004698 <HAL_I2C_Master_Receive+0x448>)
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	f000 fb49 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d001      	beq.n	8004510 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e0bf      	b.n	8004690 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800451e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	691a      	ldr	r2, [r3, #16]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452a:	b2d2      	uxtb	r2, r2
 800452c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004532:	1c5a      	adds	r2, r3, #1
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800453c:	3b01      	subs	r3, #1
 800453e:	b29a      	uxth	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004548:	b29b      	uxth	r3, r3
 800454a:	3b01      	subs	r3, #1
 800454c:	b29a      	uxth	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004554:	9300      	str	r3, [sp, #0]
 8004556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004558:	2200      	movs	r2, #0
 800455a:	494f      	ldr	r1, [pc, #316]	; (8004698 <HAL_I2C_Master_Receive+0x448>)
 800455c:	68f8      	ldr	r0, [r7, #12]
 800455e:	f000 fb1b 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e091      	b.n	8004690 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800457a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	691a      	ldr	r2, [r3, #16]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004586:	b2d2      	uxtb	r2, r2
 8004588:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458e:	1c5a      	adds	r2, r3, #1
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004598:	3b01      	subs	r3, #1
 800459a:	b29a      	uxth	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	3b01      	subs	r3, #1
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	691a      	ldr	r2, [r3, #16]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b8:	b2d2      	uxtb	r2, r2
 80045ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c0:	1c5a      	adds	r2, r3, #1
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ca:	3b01      	subs	r3, #1
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	3b01      	subs	r3, #1
 80045da:	b29a      	uxth	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80045e0:	e042      	b.n	8004668 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	f000 fc2e 	bl	8004e48 <I2C_WaitOnRXNEFlagUntilTimeout>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d001      	beq.n	80045f6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e04c      	b.n	8004690 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	691a      	ldr	r2, [r3, #16]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004608:	1c5a      	adds	r2, r3, #1
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004612:	3b01      	subs	r3, #1
 8004614:	b29a      	uxth	r2, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800461e:	b29b      	uxth	r3, r3
 8004620:	3b01      	subs	r3, #1
 8004622:	b29a      	uxth	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	f003 0304 	and.w	r3, r3, #4
 8004632:	2b04      	cmp	r3, #4
 8004634:	d118      	bne.n	8004668 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	691a      	ldr	r2, [r3, #16]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004640:	b2d2      	uxtb	r2, r2
 8004642:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004648:	1c5a      	adds	r2, r3, #1
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004652:	3b01      	subs	r3, #1
 8004654:	b29a      	uxth	r2, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800465e:	b29b      	uxth	r3, r3
 8004660:	3b01      	subs	r3, #1
 8004662:	b29a      	uxth	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800466c:	2b00      	cmp	r3, #0
 800466e:	f47f aec2 	bne.w	80043f6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2220      	movs	r2, #32
 8004676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800468a:	2300      	movs	r3, #0
 800468c:	e000      	b.n	8004690 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800468e:	2302      	movs	r3, #2
  }
}
 8004690:	4618      	mov	r0, r3
 8004692:	3728      	adds	r7, #40	; 0x28
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	00010004 	.word	0x00010004

0800469c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b08a      	sub	sp, #40	; 0x28
 80046a0:	af02      	add	r7, sp, #8
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	607a      	str	r2, [r7, #4]
 80046a6:	603b      	str	r3, [r7, #0]
 80046a8:	460b      	mov	r3, r1
 80046aa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80046ac:	f7fe f9ee 	bl	8002a8c <HAL_GetTick>
 80046b0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80046b2:	2300      	movs	r3, #0
 80046b4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b20      	cmp	r3, #32
 80046c0:	f040 8111 	bne.w	80048e6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	9300      	str	r3, [sp, #0]
 80046c8:	2319      	movs	r3, #25
 80046ca:	2201      	movs	r2, #1
 80046cc:	4988      	ldr	r1, [pc, #544]	; (80048f0 <HAL_I2C_IsDeviceReady+0x254>)
 80046ce:	68f8      	ldr	r0, [r7, #12]
 80046d0:	f000 fa62 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d001      	beq.n	80046de <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80046da:	2302      	movs	r3, #2
 80046dc:	e104      	b.n	80048e8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d101      	bne.n	80046ec <HAL_I2C_IsDeviceReady+0x50>
 80046e8:	2302      	movs	r3, #2
 80046ea:	e0fd      	b.n	80048e8 <HAL_I2C_IsDeviceReady+0x24c>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d007      	beq.n	8004712 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f042 0201 	orr.w	r2, r2, #1
 8004710:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004720:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2224      	movs	r2, #36	; 0x24
 8004726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2200      	movs	r2, #0
 800472e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	4a70      	ldr	r2, [pc, #448]	; (80048f4 <HAL_I2C_IsDeviceReady+0x258>)
 8004734:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004744:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	9300      	str	r3, [sp, #0]
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2200      	movs	r2, #0
 800474e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004752:	68f8      	ldr	r0, [r7, #12]
 8004754:	f000 fa20 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00d      	beq.n	800477a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004768:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800476c:	d103      	bne.n	8004776 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004774:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e0b6      	b.n	80048e8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800477a:	897b      	ldrh	r3, [r7, #10]
 800477c:	b2db      	uxtb	r3, r3
 800477e:	461a      	mov	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004788:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800478a:	f7fe f97f 	bl	8002a8c <HAL_GetTick>
 800478e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	695b      	ldr	r3, [r3, #20]
 8004796:	f003 0302 	and.w	r3, r3, #2
 800479a:	2b02      	cmp	r3, #2
 800479c:	bf0c      	ite	eq
 800479e:	2301      	moveq	r3, #1
 80047a0:	2300      	movne	r3, #0
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	695b      	ldr	r3, [r3, #20]
 80047ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047b4:	bf0c      	ite	eq
 80047b6:	2301      	moveq	r3, #1
 80047b8:	2300      	movne	r3, #0
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80047be:	e025      	b.n	800480c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80047c0:	f7fe f964 	bl	8002a8c <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	683a      	ldr	r2, [r7, #0]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d302      	bcc.n	80047d6 <HAL_I2C_IsDeviceReady+0x13a>
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d103      	bne.n	80047de <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	22a0      	movs	r2, #160	; 0xa0
 80047da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	f003 0302 	and.w	r3, r3, #2
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	bf0c      	ite	eq
 80047ec:	2301      	moveq	r3, #1
 80047ee:	2300      	movne	r3, #0
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	695b      	ldr	r3, [r3, #20]
 80047fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004802:	bf0c      	ite	eq
 8004804:	2301      	moveq	r3, #1
 8004806:	2300      	movne	r3, #0
 8004808:	b2db      	uxtb	r3, r3
 800480a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004812:	b2db      	uxtb	r3, r3
 8004814:	2ba0      	cmp	r3, #160	; 0xa0
 8004816:	d005      	beq.n	8004824 <HAL_I2C_IsDeviceReady+0x188>
 8004818:	7dfb      	ldrb	r3, [r7, #23]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d102      	bne.n	8004824 <HAL_I2C_IsDeviceReady+0x188>
 800481e:	7dbb      	ldrb	r3, [r7, #22]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d0cd      	beq.n	80047c0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2220      	movs	r2, #32
 8004828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	2b02      	cmp	r3, #2
 8004838:	d129      	bne.n	800488e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004848:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800484a:	2300      	movs	r3, #0
 800484c:	613b      	str	r3, [r7, #16]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	613b      	str	r3, [r7, #16]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	699b      	ldr	r3, [r3, #24]
 800485c:	613b      	str	r3, [r7, #16]
 800485e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	9300      	str	r3, [sp, #0]
 8004864:	2319      	movs	r3, #25
 8004866:	2201      	movs	r2, #1
 8004868:	4921      	ldr	r1, [pc, #132]	; (80048f0 <HAL_I2C_IsDeviceReady+0x254>)
 800486a:	68f8      	ldr	r0, [r7, #12]
 800486c:	f000 f994 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d001      	beq.n	800487a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e036      	b.n	80048e8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2220      	movs	r2, #32
 800487e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2200      	movs	r2, #0
 8004886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800488a:	2300      	movs	r3, #0
 800488c:	e02c      	b.n	80048e8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800489c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80048a6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	9300      	str	r3, [sp, #0]
 80048ac:	2319      	movs	r3, #25
 80048ae:	2201      	movs	r2, #1
 80048b0:	490f      	ldr	r1, [pc, #60]	; (80048f0 <HAL_I2C_IsDeviceReady+0x254>)
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 f970 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d001      	beq.n	80048c2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e012      	b.n	80048e8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	3301      	adds	r3, #1
 80048c6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80048c8:	69ba      	ldr	r2, [r7, #24]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	f4ff af32 	bcc.w	8004736 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2220      	movs	r2, #32
 80048d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e000      	b.n	80048e8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80048e6:	2302      	movs	r3, #2
  }
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3720      	adds	r7, #32
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	00100002 	.word	0x00100002
 80048f4:	ffff0000 	.word	0xffff0000

080048f8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b088      	sub	sp, #32
 80048fc:	af02      	add	r7, sp, #8
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	607a      	str	r2, [r7, #4]
 8004902:	603b      	str	r3, [r7, #0]
 8004904:	460b      	mov	r3, r1
 8004906:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	2b08      	cmp	r3, #8
 8004912:	d006      	beq.n	8004922 <I2C_MasterRequestWrite+0x2a>
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d003      	beq.n	8004922 <I2C_MasterRequestWrite+0x2a>
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004920:	d108      	bne.n	8004934 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004930:	601a      	str	r2, [r3, #0]
 8004932:	e00b      	b.n	800494c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004938:	2b12      	cmp	r3, #18
 800493a:	d107      	bne.n	800494c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800494a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	9300      	str	r3, [sp, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004958:	68f8      	ldr	r0, [r7, #12]
 800495a:	f000 f91d 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d00d      	beq.n	8004980 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800496e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004972:	d103      	bne.n	800497c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f44f 7200 	mov.w	r2, #512	; 0x200
 800497a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e035      	b.n	80049ec <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004988:	d108      	bne.n	800499c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800498a:	897b      	ldrh	r3, [r7, #10]
 800498c:	b2db      	uxtb	r3, r3
 800498e:	461a      	mov	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004998:	611a      	str	r2, [r3, #16]
 800499a:	e01b      	b.n	80049d4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800499c:	897b      	ldrh	r3, [r7, #10]
 800499e:	11db      	asrs	r3, r3, #7
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	f003 0306 	and.w	r3, r3, #6
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	f063 030f 	orn	r3, r3, #15
 80049ac:	b2da      	uxtb	r2, r3
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	490e      	ldr	r1, [pc, #56]	; (80049f4 <I2C_MasterRequestWrite+0xfc>)
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	f000 f943 	bl	8004c46 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e010      	b.n	80049ec <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80049ca:	897b      	ldrh	r3, [r7, #10]
 80049cc:	b2da      	uxtb	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	4907      	ldr	r1, [pc, #28]	; (80049f8 <I2C_MasterRequestWrite+0x100>)
 80049da:	68f8      	ldr	r0, [r7, #12]
 80049dc:	f000 f933 	bl	8004c46 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d001      	beq.n	80049ea <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e000      	b.n	80049ec <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3718      	adds	r7, #24
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	00010008 	.word	0x00010008
 80049f8:	00010002 	.word	0x00010002

080049fc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b088      	sub	sp, #32
 8004a00:	af02      	add	r7, sp, #8
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	607a      	str	r2, [r7, #4]
 8004a06:	603b      	str	r3, [r7, #0]
 8004a08:	460b      	mov	r3, r1
 8004a0a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a10:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a20:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	2b08      	cmp	r3, #8
 8004a26:	d006      	beq.n	8004a36 <I2C_MasterRequestRead+0x3a>
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d003      	beq.n	8004a36 <I2C_MasterRequestRead+0x3a>
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004a34:	d108      	bne.n	8004a48 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a44:	601a      	str	r2, [r3, #0]
 8004a46:	e00b      	b.n	8004a60 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a4c:	2b11      	cmp	r3, #17
 8004a4e:	d107      	bne.n	8004a60 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a5e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	9300      	str	r3, [sp, #0]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004a6c:	68f8      	ldr	r0, [r7, #12]
 8004a6e:	f000 f893 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00d      	beq.n	8004a94 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a86:	d103      	bne.n	8004a90 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a8e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e079      	b.n	8004b88 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	691b      	ldr	r3, [r3, #16]
 8004a98:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a9c:	d108      	bne.n	8004ab0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004a9e:	897b      	ldrh	r3, [r7, #10]
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	f043 0301 	orr.w	r3, r3, #1
 8004aa6:	b2da      	uxtb	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	611a      	str	r2, [r3, #16]
 8004aae:	e05f      	b.n	8004b70 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004ab0:	897b      	ldrh	r3, [r7, #10]
 8004ab2:	11db      	asrs	r3, r3, #7
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	f003 0306 	and.w	r3, r3, #6
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	f063 030f 	orn	r3, r3, #15
 8004ac0:	b2da      	uxtb	r2, r3
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	4930      	ldr	r1, [pc, #192]	; (8004b90 <I2C_MasterRequestRead+0x194>)
 8004ace:	68f8      	ldr	r0, [r7, #12]
 8004ad0:	f000 f8b9 	bl	8004c46 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d001      	beq.n	8004ade <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e054      	b.n	8004b88 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004ade:	897b      	ldrh	r3, [r7, #10]
 8004ae0:	b2da      	uxtb	r2, r3
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	4929      	ldr	r1, [pc, #164]	; (8004b94 <I2C_MasterRequestRead+0x198>)
 8004aee:	68f8      	ldr	r0, [r7, #12]
 8004af0:	f000 f8a9 	bl	8004c46 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004af4:	4603      	mov	r3, r0
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d001      	beq.n	8004afe <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e044      	b.n	8004b88 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004afe:	2300      	movs	r3, #0
 8004b00:	613b      	str	r3, [r7, #16]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	695b      	ldr	r3, [r3, #20]
 8004b08:	613b      	str	r3, [r7, #16]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	699b      	ldr	r3, [r3, #24]
 8004b10:	613b      	str	r3, [r7, #16]
 8004b12:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b22:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	9300      	str	r3, [sp, #0]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004b30:	68f8      	ldr	r0, [r7, #12]
 8004b32:	f000 f831 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d00d      	beq.n	8004b58 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b4a:	d103      	bne.n	8004b54 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b52:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e017      	b.n	8004b88 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004b58:	897b      	ldrh	r3, [r7, #10]
 8004b5a:	11db      	asrs	r3, r3, #7
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	f003 0306 	and.w	r3, r3, #6
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	f063 030e 	orn	r3, r3, #14
 8004b68:	b2da      	uxtb	r2, r3
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	4907      	ldr	r1, [pc, #28]	; (8004b94 <I2C_MasterRequestRead+0x198>)
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f000 f865 	bl	8004c46 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d001      	beq.n	8004b86 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e000      	b.n	8004b88 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3718      	adds	r7, #24
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	00010008 	.word	0x00010008
 8004b94:	00010002 	.word	0x00010002

08004b98 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	603b      	str	r3, [r7, #0]
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ba8:	e025      	b.n	8004bf6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb0:	d021      	beq.n	8004bf6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bb2:	f7fd ff6b 	bl	8002a8c <HAL_GetTick>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	1ad3      	subs	r3, r2, r3
 8004bbc:	683a      	ldr	r2, [r7, #0]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d302      	bcc.n	8004bc8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d116      	bne.n	8004bf6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2220      	movs	r2, #32
 8004bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be2:	f043 0220 	orr.w	r2, r3, #32
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e023      	b.n	8004c3e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	0c1b      	lsrs	r3, r3, #16
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d10d      	bne.n	8004c1c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	43da      	mvns	r2, r3
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	bf0c      	ite	eq
 8004c12:	2301      	moveq	r3, #1
 8004c14:	2300      	movne	r3, #0
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	461a      	mov	r2, r3
 8004c1a:	e00c      	b.n	8004c36 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	43da      	mvns	r2, r3
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	4013      	ands	r3, r2
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	bf0c      	ite	eq
 8004c2e:	2301      	moveq	r3, #1
 8004c30:	2300      	movne	r3, #0
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	461a      	mov	r2, r3
 8004c36:	79fb      	ldrb	r3, [r7, #7]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d0b6      	beq.n	8004baa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3710      	adds	r7, #16
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}

08004c46 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004c46:	b580      	push	{r7, lr}
 8004c48:	b084      	sub	sp, #16
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	60f8      	str	r0, [r7, #12]
 8004c4e:	60b9      	str	r1, [r7, #8]
 8004c50:	607a      	str	r2, [r7, #4]
 8004c52:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c54:	e051      	b.n	8004cfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c64:	d123      	bne.n	8004cae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c74:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004c7e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2200      	movs	r2, #0
 8004c84:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2220      	movs	r2, #32
 8004c8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9a:	f043 0204 	orr.w	r2, r3, #4
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e046      	b.n	8004d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cb4:	d021      	beq.n	8004cfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cb6:	f7fd fee9 	bl	8002a8c <HAL_GetTick>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	687a      	ldr	r2, [r7, #4]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d302      	bcc.n	8004ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d116      	bne.n	8004cfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2220      	movs	r2, #32
 8004cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce6:	f043 0220 	orr.w	r2, r3, #32
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e020      	b.n	8004d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	0c1b      	lsrs	r3, r3, #16
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d10c      	bne.n	8004d1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	43da      	mvns	r2, r3
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	4013      	ands	r3, r2
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	bf14      	ite	ne
 8004d16:	2301      	movne	r3, #1
 8004d18:	2300      	moveq	r3, #0
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	e00b      	b.n	8004d36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	699b      	ldr	r3, [r3, #24]
 8004d24:	43da      	mvns	r2, r3
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	4013      	ands	r3, r2
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	bf14      	ite	ne
 8004d30:	2301      	movne	r3, #1
 8004d32:	2300      	moveq	r3, #0
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d18d      	bne.n	8004c56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b084      	sub	sp, #16
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d50:	e02d      	b.n	8004dae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f000 f8ce 	bl	8004ef4 <I2C_IsAcknowledgeFailed>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d001      	beq.n	8004d62 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e02d      	b.n	8004dbe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d68:	d021      	beq.n	8004dae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d6a:	f7fd fe8f 	bl	8002a8c <HAL_GetTick>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	68ba      	ldr	r2, [r7, #8]
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d302      	bcc.n	8004d80 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d116      	bne.n	8004dae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9a:	f043 0220 	orr.w	r2, r3, #32
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e007      	b.n	8004dbe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	695b      	ldr	r3, [r3, #20]
 8004db4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004db8:	2b80      	cmp	r3, #128	; 0x80
 8004dba:	d1ca      	bne.n	8004d52 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}

08004dc6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004dc6:	b580      	push	{r7, lr}
 8004dc8:	b084      	sub	sp, #16
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	60f8      	str	r0, [r7, #12]
 8004dce:	60b9      	str	r1, [r7, #8]
 8004dd0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004dd2:	e02d      	b.n	8004e30 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f000 f88d 	bl	8004ef4 <I2C_IsAcknowledgeFailed>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d001      	beq.n	8004de4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e02d      	b.n	8004e40 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dea:	d021      	beq.n	8004e30 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dec:	f7fd fe4e 	bl	8002a8c <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	68ba      	ldr	r2, [r7, #8]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d302      	bcc.n	8004e02 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d116      	bne.n	8004e30 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2220      	movs	r2, #32
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1c:	f043 0220 	orr.w	r2, r3, #32
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2200      	movs	r2, #0
 8004e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e007      	b.n	8004e40 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	695b      	ldr	r3, [r3, #20]
 8004e36:	f003 0304 	and.w	r3, r3, #4
 8004e3a:	2b04      	cmp	r3, #4
 8004e3c:	d1ca      	bne.n	8004dd4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3710      	adds	r7, #16
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e54:	e042      	b.n	8004edc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	695b      	ldr	r3, [r3, #20]
 8004e5c:	f003 0310 	and.w	r3, r3, #16
 8004e60:	2b10      	cmp	r3, #16
 8004e62:	d119      	bne.n	8004e98 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f06f 0210 	mvn.w	r2, #16
 8004e6c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2200      	movs	r2, #0
 8004e72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2220      	movs	r2, #32
 8004e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e029      	b.n	8004eec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e98:	f7fd fdf8 	bl	8002a8c <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	68ba      	ldr	r2, [r7, #8]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d302      	bcc.n	8004eae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d116      	bne.n	8004edc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2220      	movs	r2, #32
 8004eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec8:	f043 0220 	orr.w	r2, r3, #32
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e007      	b.n	8004eec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	695b      	ldr	r3, [r3, #20]
 8004ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ee6:	2b40      	cmp	r3, #64	; 0x40
 8004ee8:	d1b5      	bne.n	8004e56 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b083      	sub	sp, #12
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	695b      	ldr	r3, [r3, #20]
 8004f02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f0a:	d11b      	bne.n	8004f44 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f14:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2220      	movs	r2, #32
 8004f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f30:	f043 0204 	orr.w	r2, r3, #4
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e000      	b.n	8004f46 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
	...

08004f54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b086      	sub	sp, #24
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d101      	bne.n	8004f66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e267      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0301 	and.w	r3, r3, #1
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d075      	beq.n	800505e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004f72:	4b88      	ldr	r3, [pc, #544]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f003 030c 	and.w	r3, r3, #12
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	d00c      	beq.n	8004f98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f7e:	4b85      	ldr	r3, [pc, #532]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004f86:	2b08      	cmp	r3, #8
 8004f88:	d112      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f8a:	4b82      	ldr	r3, [pc, #520]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f96:	d10b      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f98:	4b7e      	ldr	r3, [pc, #504]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d05b      	beq.n	800505c <HAL_RCC_OscConfig+0x108>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d157      	bne.n	800505c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e242      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fb8:	d106      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x74>
 8004fba:	4b76      	ldr	r3, [pc, #472]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a75      	ldr	r2, [pc, #468]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004fc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fc4:	6013      	str	r3, [r2, #0]
 8004fc6:	e01d      	b.n	8005004 <HAL_RCC_OscConfig+0xb0>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004fd0:	d10c      	bne.n	8004fec <HAL_RCC_OscConfig+0x98>
 8004fd2:	4b70      	ldr	r3, [pc, #448]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a6f      	ldr	r2, [pc, #444]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004fd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004fdc:	6013      	str	r3, [r2, #0]
 8004fde:	4b6d      	ldr	r3, [pc, #436]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a6c      	ldr	r2, [pc, #432]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fe8:	6013      	str	r3, [r2, #0]
 8004fea:	e00b      	b.n	8005004 <HAL_RCC_OscConfig+0xb0>
 8004fec:	4b69      	ldr	r3, [pc, #420]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a68      	ldr	r2, [pc, #416]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004ff2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ff6:	6013      	str	r3, [r2, #0]
 8004ff8:	4b66      	ldr	r3, [pc, #408]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a65      	ldr	r2, [pc, #404]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8004ffe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005002:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d013      	beq.n	8005034 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800500c:	f7fd fd3e 	bl	8002a8c <HAL_GetTick>
 8005010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005012:	e008      	b.n	8005026 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005014:	f7fd fd3a 	bl	8002a8c <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	2b64      	cmp	r3, #100	; 0x64
 8005020:	d901      	bls.n	8005026 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e207      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005026:	4b5b      	ldr	r3, [pc, #364]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d0f0      	beq.n	8005014 <HAL_RCC_OscConfig+0xc0>
 8005032:	e014      	b.n	800505e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005034:	f7fd fd2a 	bl	8002a8c <HAL_GetTick>
 8005038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800503a:	e008      	b.n	800504e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800503c:	f7fd fd26 	bl	8002a8c <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	2b64      	cmp	r3, #100	; 0x64
 8005048:	d901      	bls.n	800504e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e1f3      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800504e:	4b51      	ldr	r3, [pc, #324]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d1f0      	bne.n	800503c <HAL_RCC_OscConfig+0xe8>
 800505a:	e000      	b.n	800505e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800505c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0302 	and.w	r3, r3, #2
 8005066:	2b00      	cmp	r3, #0
 8005068:	d063      	beq.n	8005132 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800506a:	4b4a      	ldr	r3, [pc, #296]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f003 030c 	and.w	r3, r3, #12
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00b      	beq.n	800508e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005076:	4b47      	ldr	r3, [pc, #284]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800507e:	2b08      	cmp	r3, #8
 8005080:	d11c      	bne.n	80050bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005082:	4b44      	ldr	r3, [pc, #272]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d116      	bne.n	80050bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800508e:	4b41      	ldr	r3, [pc, #260]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0302 	and.w	r3, r3, #2
 8005096:	2b00      	cmp	r3, #0
 8005098:	d005      	beq.n	80050a6 <HAL_RCC_OscConfig+0x152>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d001      	beq.n	80050a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e1c7      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050a6:	4b3b      	ldr	r3, [pc, #236]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	00db      	lsls	r3, r3, #3
 80050b4:	4937      	ldr	r1, [pc, #220]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050ba:	e03a      	b.n	8005132 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d020      	beq.n	8005106 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050c4:	4b34      	ldr	r3, [pc, #208]	; (8005198 <HAL_RCC_OscConfig+0x244>)
 80050c6:	2201      	movs	r2, #1
 80050c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ca:	f7fd fcdf 	bl	8002a8c <HAL_GetTick>
 80050ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050d0:	e008      	b.n	80050e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050d2:	f7fd fcdb 	bl	8002a8c <HAL_GetTick>
 80050d6:	4602      	mov	r2, r0
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d901      	bls.n	80050e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e1a8      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050e4:	4b2b      	ldr	r3, [pc, #172]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0302 	and.w	r3, r3, #2
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d0f0      	beq.n	80050d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050f0:	4b28      	ldr	r3, [pc, #160]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	691b      	ldr	r3, [r3, #16]
 80050fc:	00db      	lsls	r3, r3, #3
 80050fe:	4925      	ldr	r1, [pc, #148]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8005100:	4313      	orrs	r3, r2
 8005102:	600b      	str	r3, [r1, #0]
 8005104:	e015      	b.n	8005132 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005106:	4b24      	ldr	r3, [pc, #144]	; (8005198 <HAL_RCC_OscConfig+0x244>)
 8005108:	2200      	movs	r2, #0
 800510a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800510c:	f7fd fcbe 	bl	8002a8c <HAL_GetTick>
 8005110:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005112:	e008      	b.n	8005126 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005114:	f7fd fcba 	bl	8002a8c <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	2b02      	cmp	r3, #2
 8005120:	d901      	bls.n	8005126 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e187      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005126:	4b1b      	ldr	r3, [pc, #108]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1f0      	bne.n	8005114 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0308 	and.w	r3, r3, #8
 800513a:	2b00      	cmp	r3, #0
 800513c:	d036      	beq.n	80051ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d016      	beq.n	8005174 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005146:	4b15      	ldr	r3, [pc, #84]	; (800519c <HAL_RCC_OscConfig+0x248>)
 8005148:	2201      	movs	r2, #1
 800514a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800514c:	f7fd fc9e 	bl	8002a8c <HAL_GetTick>
 8005150:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005152:	e008      	b.n	8005166 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005154:	f7fd fc9a 	bl	8002a8c <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	2b02      	cmp	r3, #2
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e167      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005166:	4b0b      	ldr	r3, [pc, #44]	; (8005194 <HAL_RCC_OscConfig+0x240>)
 8005168:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800516a:	f003 0302 	and.w	r3, r3, #2
 800516e:	2b00      	cmp	r3, #0
 8005170:	d0f0      	beq.n	8005154 <HAL_RCC_OscConfig+0x200>
 8005172:	e01b      	b.n	80051ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005174:	4b09      	ldr	r3, [pc, #36]	; (800519c <HAL_RCC_OscConfig+0x248>)
 8005176:	2200      	movs	r2, #0
 8005178:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800517a:	f7fd fc87 	bl	8002a8c <HAL_GetTick>
 800517e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005180:	e00e      	b.n	80051a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005182:	f7fd fc83 	bl	8002a8c <HAL_GetTick>
 8005186:	4602      	mov	r2, r0
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	2b02      	cmp	r3, #2
 800518e:	d907      	bls.n	80051a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	e150      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
 8005194:	40023800 	.word	0x40023800
 8005198:	42470000 	.word	0x42470000
 800519c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051a0:	4b88      	ldr	r3, [pc, #544]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 80051a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051a4:	f003 0302 	and.w	r3, r3, #2
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1ea      	bne.n	8005182 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0304 	and.w	r3, r3, #4
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 8097 	beq.w	80052e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051ba:	2300      	movs	r3, #0
 80051bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051be:	4b81      	ldr	r3, [pc, #516]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 80051c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d10f      	bne.n	80051ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051ca:	2300      	movs	r3, #0
 80051cc:	60bb      	str	r3, [r7, #8]
 80051ce:	4b7d      	ldr	r3, [pc, #500]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 80051d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d2:	4a7c      	ldr	r2, [pc, #496]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 80051d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051d8:	6413      	str	r3, [r2, #64]	; 0x40
 80051da:	4b7a      	ldr	r3, [pc, #488]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 80051dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051e2:	60bb      	str	r3, [r7, #8]
 80051e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051e6:	2301      	movs	r3, #1
 80051e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ea:	4b77      	ldr	r3, [pc, #476]	; (80053c8 <HAL_RCC_OscConfig+0x474>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d118      	bne.n	8005228 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051f6:	4b74      	ldr	r3, [pc, #464]	; (80053c8 <HAL_RCC_OscConfig+0x474>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a73      	ldr	r2, [pc, #460]	; (80053c8 <HAL_RCC_OscConfig+0x474>)
 80051fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005200:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005202:	f7fd fc43 	bl	8002a8c <HAL_GetTick>
 8005206:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005208:	e008      	b.n	800521c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800520a:	f7fd fc3f 	bl	8002a8c <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	2b02      	cmp	r3, #2
 8005216:	d901      	bls.n	800521c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005218:	2303      	movs	r3, #3
 800521a:	e10c      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800521c:	4b6a      	ldr	r3, [pc, #424]	; (80053c8 <HAL_RCC_OscConfig+0x474>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005224:	2b00      	cmp	r3, #0
 8005226:	d0f0      	beq.n	800520a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d106      	bne.n	800523e <HAL_RCC_OscConfig+0x2ea>
 8005230:	4b64      	ldr	r3, [pc, #400]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 8005232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005234:	4a63      	ldr	r2, [pc, #396]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 8005236:	f043 0301 	orr.w	r3, r3, #1
 800523a:	6713      	str	r3, [r2, #112]	; 0x70
 800523c:	e01c      	b.n	8005278 <HAL_RCC_OscConfig+0x324>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	2b05      	cmp	r3, #5
 8005244:	d10c      	bne.n	8005260 <HAL_RCC_OscConfig+0x30c>
 8005246:	4b5f      	ldr	r3, [pc, #380]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 8005248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800524a:	4a5e      	ldr	r2, [pc, #376]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 800524c:	f043 0304 	orr.w	r3, r3, #4
 8005250:	6713      	str	r3, [r2, #112]	; 0x70
 8005252:	4b5c      	ldr	r3, [pc, #368]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 8005254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005256:	4a5b      	ldr	r2, [pc, #364]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 8005258:	f043 0301 	orr.w	r3, r3, #1
 800525c:	6713      	str	r3, [r2, #112]	; 0x70
 800525e:	e00b      	b.n	8005278 <HAL_RCC_OscConfig+0x324>
 8005260:	4b58      	ldr	r3, [pc, #352]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 8005262:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005264:	4a57      	ldr	r2, [pc, #348]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 8005266:	f023 0301 	bic.w	r3, r3, #1
 800526a:	6713      	str	r3, [r2, #112]	; 0x70
 800526c:	4b55      	ldr	r3, [pc, #340]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 800526e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005270:	4a54      	ldr	r2, [pc, #336]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 8005272:	f023 0304 	bic.w	r3, r3, #4
 8005276:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d015      	beq.n	80052ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005280:	f7fd fc04 	bl	8002a8c <HAL_GetTick>
 8005284:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005286:	e00a      	b.n	800529e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005288:	f7fd fc00 	bl	8002a8c <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	f241 3288 	movw	r2, #5000	; 0x1388
 8005296:	4293      	cmp	r3, r2
 8005298:	d901      	bls.n	800529e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800529a:	2303      	movs	r3, #3
 800529c:	e0cb      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800529e:	4b49      	ldr	r3, [pc, #292]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 80052a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052a2:	f003 0302 	and.w	r3, r3, #2
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d0ee      	beq.n	8005288 <HAL_RCC_OscConfig+0x334>
 80052aa:	e014      	b.n	80052d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052ac:	f7fd fbee 	bl	8002a8c <HAL_GetTick>
 80052b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052b2:	e00a      	b.n	80052ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052b4:	f7fd fbea 	bl	8002a8c <HAL_GetTick>
 80052b8:	4602      	mov	r2, r0
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	1ad3      	subs	r3, r2, r3
 80052be:	f241 3288 	movw	r2, #5000	; 0x1388
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d901      	bls.n	80052ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80052c6:	2303      	movs	r3, #3
 80052c8:	e0b5      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052ca:	4b3e      	ldr	r3, [pc, #248]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 80052cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ce:	f003 0302 	and.w	r3, r3, #2
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d1ee      	bne.n	80052b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052d6:	7dfb      	ldrb	r3, [r7, #23]
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d105      	bne.n	80052e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052dc:	4b39      	ldr	r3, [pc, #228]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 80052de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e0:	4a38      	ldr	r2, [pc, #224]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 80052e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	f000 80a1 	beq.w	8005434 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80052f2:	4b34      	ldr	r3, [pc, #208]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f003 030c 	and.w	r3, r3, #12
 80052fa:	2b08      	cmp	r3, #8
 80052fc:	d05c      	beq.n	80053b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	2b02      	cmp	r3, #2
 8005304:	d141      	bne.n	800538a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005306:	4b31      	ldr	r3, [pc, #196]	; (80053cc <HAL_RCC_OscConfig+0x478>)
 8005308:	2200      	movs	r2, #0
 800530a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800530c:	f7fd fbbe 	bl	8002a8c <HAL_GetTick>
 8005310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005312:	e008      	b.n	8005326 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005314:	f7fd fbba 	bl	8002a8c <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	2b02      	cmp	r3, #2
 8005320:	d901      	bls.n	8005326 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	e087      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005326:	4b27      	ldr	r3, [pc, #156]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d1f0      	bne.n	8005314 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	69da      	ldr	r2, [r3, #28]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a1b      	ldr	r3, [r3, #32]
 800533a:	431a      	orrs	r2, r3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005340:	019b      	lsls	r3, r3, #6
 8005342:	431a      	orrs	r2, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005348:	085b      	lsrs	r3, r3, #1
 800534a:	3b01      	subs	r3, #1
 800534c:	041b      	lsls	r3, r3, #16
 800534e:	431a      	orrs	r2, r3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005354:	061b      	lsls	r3, r3, #24
 8005356:	491b      	ldr	r1, [pc, #108]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 8005358:	4313      	orrs	r3, r2
 800535a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800535c:	4b1b      	ldr	r3, [pc, #108]	; (80053cc <HAL_RCC_OscConfig+0x478>)
 800535e:	2201      	movs	r2, #1
 8005360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005362:	f7fd fb93 	bl	8002a8c <HAL_GetTick>
 8005366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005368:	e008      	b.n	800537c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800536a:	f7fd fb8f 	bl	8002a8c <HAL_GetTick>
 800536e:	4602      	mov	r2, r0
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	1ad3      	subs	r3, r2, r3
 8005374:	2b02      	cmp	r3, #2
 8005376:	d901      	bls.n	800537c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e05c      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800537c:	4b11      	ldr	r3, [pc, #68]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d0f0      	beq.n	800536a <HAL_RCC_OscConfig+0x416>
 8005388:	e054      	b.n	8005434 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800538a:	4b10      	ldr	r3, [pc, #64]	; (80053cc <HAL_RCC_OscConfig+0x478>)
 800538c:	2200      	movs	r2, #0
 800538e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005390:	f7fd fb7c 	bl	8002a8c <HAL_GetTick>
 8005394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005396:	e008      	b.n	80053aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005398:	f7fd fb78 	bl	8002a8c <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d901      	bls.n	80053aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e045      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053aa:	4b06      	ldr	r3, [pc, #24]	; (80053c4 <HAL_RCC_OscConfig+0x470>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d1f0      	bne.n	8005398 <HAL_RCC_OscConfig+0x444>
 80053b6:	e03d      	b.n	8005434 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	699b      	ldr	r3, [r3, #24]
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d107      	bne.n	80053d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e038      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
 80053c4:	40023800 	.word	0x40023800
 80053c8:	40007000 	.word	0x40007000
 80053cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80053d0:	4b1b      	ldr	r3, [pc, #108]	; (8005440 <HAL_RCC_OscConfig+0x4ec>)
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d028      	beq.n	8005430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d121      	bne.n	8005430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d11a      	bne.n	8005430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053fa:	68fa      	ldr	r2, [r7, #12]
 80053fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005400:	4013      	ands	r3, r2
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005406:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005408:	4293      	cmp	r3, r2
 800540a:	d111      	bne.n	8005430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005416:	085b      	lsrs	r3, r3, #1
 8005418:	3b01      	subs	r3, #1
 800541a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800541c:	429a      	cmp	r2, r3
 800541e:	d107      	bne.n	8005430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800542a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800542c:	429a      	cmp	r2, r3
 800542e:	d001      	beq.n	8005434 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e000      	b.n	8005436 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3718      	adds	r7, #24
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	40023800 	.word	0x40023800

08005444 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b084      	sub	sp, #16
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d101      	bne.n	8005458 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e0cc      	b.n	80055f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005458:	4b68      	ldr	r3, [pc, #416]	; (80055fc <HAL_RCC_ClockConfig+0x1b8>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 0307 	and.w	r3, r3, #7
 8005460:	683a      	ldr	r2, [r7, #0]
 8005462:	429a      	cmp	r2, r3
 8005464:	d90c      	bls.n	8005480 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005466:	4b65      	ldr	r3, [pc, #404]	; (80055fc <HAL_RCC_ClockConfig+0x1b8>)
 8005468:	683a      	ldr	r2, [r7, #0]
 800546a:	b2d2      	uxtb	r2, r2
 800546c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800546e:	4b63      	ldr	r3, [pc, #396]	; (80055fc <HAL_RCC_ClockConfig+0x1b8>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0307 	and.w	r3, r3, #7
 8005476:	683a      	ldr	r2, [r7, #0]
 8005478:	429a      	cmp	r2, r3
 800547a:	d001      	beq.n	8005480 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e0b8      	b.n	80055f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0302 	and.w	r3, r3, #2
 8005488:	2b00      	cmp	r3, #0
 800548a:	d020      	beq.n	80054ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0304 	and.w	r3, r3, #4
 8005494:	2b00      	cmp	r3, #0
 8005496:	d005      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005498:	4b59      	ldr	r3, [pc, #356]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	4a58      	ldr	r2, [pc, #352]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 800549e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80054a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0308 	and.w	r3, r3, #8
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d005      	beq.n	80054bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054b0:	4b53      	ldr	r3, [pc, #332]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	4a52      	ldr	r2, [pc, #328]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 80054b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80054ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054bc:	4b50      	ldr	r3, [pc, #320]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	494d      	ldr	r1, [pc, #308]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 80054ca:	4313      	orrs	r3, r2
 80054cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0301 	and.w	r3, r3, #1
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d044      	beq.n	8005564 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d107      	bne.n	80054f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054e2:	4b47      	ldr	r3, [pc, #284]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d119      	bne.n	8005522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e07f      	b.n	80055f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d003      	beq.n	8005502 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054fe:	2b03      	cmp	r3, #3
 8005500:	d107      	bne.n	8005512 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005502:	4b3f      	ldr	r3, [pc, #252]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d109      	bne.n	8005522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e06f      	b.n	80055f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005512:	4b3b      	ldr	r3, [pc, #236]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 0302 	and.w	r3, r3, #2
 800551a:	2b00      	cmp	r3, #0
 800551c:	d101      	bne.n	8005522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e067      	b.n	80055f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005522:	4b37      	ldr	r3, [pc, #220]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	f023 0203 	bic.w	r2, r3, #3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	4934      	ldr	r1, [pc, #208]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 8005530:	4313      	orrs	r3, r2
 8005532:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005534:	f7fd faaa 	bl	8002a8c <HAL_GetTick>
 8005538:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800553a:	e00a      	b.n	8005552 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800553c:	f7fd faa6 	bl	8002a8c <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	f241 3288 	movw	r2, #5000	; 0x1388
 800554a:	4293      	cmp	r3, r2
 800554c:	d901      	bls.n	8005552 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e04f      	b.n	80055f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005552:	4b2b      	ldr	r3, [pc, #172]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	f003 020c 	and.w	r2, r3, #12
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	429a      	cmp	r2, r3
 8005562:	d1eb      	bne.n	800553c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005564:	4b25      	ldr	r3, [pc, #148]	; (80055fc <HAL_RCC_ClockConfig+0x1b8>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 0307 	and.w	r3, r3, #7
 800556c:	683a      	ldr	r2, [r7, #0]
 800556e:	429a      	cmp	r2, r3
 8005570:	d20c      	bcs.n	800558c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005572:	4b22      	ldr	r3, [pc, #136]	; (80055fc <HAL_RCC_ClockConfig+0x1b8>)
 8005574:	683a      	ldr	r2, [r7, #0]
 8005576:	b2d2      	uxtb	r2, r2
 8005578:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800557a:	4b20      	ldr	r3, [pc, #128]	; (80055fc <HAL_RCC_ClockConfig+0x1b8>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0307 	and.w	r3, r3, #7
 8005582:	683a      	ldr	r2, [r7, #0]
 8005584:	429a      	cmp	r2, r3
 8005586:	d001      	beq.n	800558c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e032      	b.n	80055f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0304 	and.w	r3, r3, #4
 8005594:	2b00      	cmp	r3, #0
 8005596:	d008      	beq.n	80055aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005598:	4b19      	ldr	r3, [pc, #100]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	4916      	ldr	r1, [pc, #88]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0308 	and.w	r3, r3, #8
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d009      	beq.n	80055ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055b6:	4b12      	ldr	r3, [pc, #72]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	691b      	ldr	r3, [r3, #16]
 80055c2:	00db      	lsls	r3, r3, #3
 80055c4:	490e      	ldr	r1, [pc, #56]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 80055c6:	4313      	orrs	r3, r2
 80055c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80055ca:	f000 f821 	bl	8005610 <HAL_RCC_GetSysClockFreq>
 80055ce:	4602      	mov	r2, r0
 80055d0:	4b0b      	ldr	r3, [pc, #44]	; (8005600 <HAL_RCC_ClockConfig+0x1bc>)
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	091b      	lsrs	r3, r3, #4
 80055d6:	f003 030f 	and.w	r3, r3, #15
 80055da:	490a      	ldr	r1, [pc, #40]	; (8005604 <HAL_RCC_ClockConfig+0x1c0>)
 80055dc:	5ccb      	ldrb	r3, [r1, r3]
 80055de:	fa22 f303 	lsr.w	r3, r2, r3
 80055e2:	4a09      	ldr	r2, [pc, #36]	; (8005608 <HAL_RCC_ClockConfig+0x1c4>)
 80055e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80055e6:	4b09      	ldr	r3, [pc, #36]	; (800560c <HAL_RCC_ClockConfig+0x1c8>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4618      	mov	r0, r3
 80055ec:	f7fd fa1e 	bl	8002a2c <HAL_InitTick>

  return HAL_OK;
 80055f0:	2300      	movs	r3, #0
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3710      	adds	r7, #16
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	bf00      	nop
 80055fc:	40023c00 	.word	0x40023c00
 8005600:	40023800 	.word	0x40023800
 8005604:	08006a08 	.word	0x08006a08
 8005608:	20000068 	.word	0x20000068
 800560c:	2000006c 	.word	0x2000006c

08005610 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005610:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005614:	b090      	sub	sp, #64	; 0x40
 8005616:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005618:	2300      	movs	r3, #0
 800561a:	637b      	str	r3, [r7, #52]	; 0x34
 800561c:	2300      	movs	r3, #0
 800561e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005620:	2300      	movs	r3, #0
 8005622:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005624:	2300      	movs	r3, #0
 8005626:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005628:	4b59      	ldr	r3, [pc, #356]	; (8005790 <HAL_RCC_GetSysClockFreq+0x180>)
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	f003 030c 	and.w	r3, r3, #12
 8005630:	2b08      	cmp	r3, #8
 8005632:	d00d      	beq.n	8005650 <HAL_RCC_GetSysClockFreq+0x40>
 8005634:	2b08      	cmp	r3, #8
 8005636:	f200 80a1 	bhi.w	800577c <HAL_RCC_GetSysClockFreq+0x16c>
 800563a:	2b00      	cmp	r3, #0
 800563c:	d002      	beq.n	8005644 <HAL_RCC_GetSysClockFreq+0x34>
 800563e:	2b04      	cmp	r3, #4
 8005640:	d003      	beq.n	800564a <HAL_RCC_GetSysClockFreq+0x3a>
 8005642:	e09b      	b.n	800577c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005644:	4b53      	ldr	r3, [pc, #332]	; (8005794 <HAL_RCC_GetSysClockFreq+0x184>)
 8005646:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005648:	e09b      	b.n	8005782 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800564a:	4b53      	ldr	r3, [pc, #332]	; (8005798 <HAL_RCC_GetSysClockFreq+0x188>)
 800564c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800564e:	e098      	b.n	8005782 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005650:	4b4f      	ldr	r3, [pc, #316]	; (8005790 <HAL_RCC_GetSysClockFreq+0x180>)
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005658:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800565a:	4b4d      	ldr	r3, [pc, #308]	; (8005790 <HAL_RCC_GetSysClockFreq+0x180>)
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005662:	2b00      	cmp	r3, #0
 8005664:	d028      	beq.n	80056b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005666:	4b4a      	ldr	r3, [pc, #296]	; (8005790 <HAL_RCC_GetSysClockFreq+0x180>)
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	099b      	lsrs	r3, r3, #6
 800566c:	2200      	movs	r2, #0
 800566e:	623b      	str	r3, [r7, #32]
 8005670:	627a      	str	r2, [r7, #36]	; 0x24
 8005672:	6a3b      	ldr	r3, [r7, #32]
 8005674:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005678:	2100      	movs	r1, #0
 800567a:	4b47      	ldr	r3, [pc, #284]	; (8005798 <HAL_RCC_GetSysClockFreq+0x188>)
 800567c:	fb03 f201 	mul.w	r2, r3, r1
 8005680:	2300      	movs	r3, #0
 8005682:	fb00 f303 	mul.w	r3, r0, r3
 8005686:	4413      	add	r3, r2
 8005688:	4a43      	ldr	r2, [pc, #268]	; (8005798 <HAL_RCC_GetSysClockFreq+0x188>)
 800568a:	fba0 1202 	umull	r1, r2, r0, r2
 800568e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005690:	460a      	mov	r2, r1
 8005692:	62ba      	str	r2, [r7, #40]	; 0x28
 8005694:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005696:	4413      	add	r3, r2
 8005698:	62fb      	str	r3, [r7, #44]	; 0x2c
 800569a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800569c:	2200      	movs	r2, #0
 800569e:	61bb      	str	r3, [r7, #24]
 80056a0:	61fa      	str	r2, [r7, #28]
 80056a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80056aa:	f7fa fde9 	bl	8000280 <__aeabi_uldivmod>
 80056ae:	4602      	mov	r2, r0
 80056b0:	460b      	mov	r3, r1
 80056b2:	4613      	mov	r3, r2
 80056b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056b6:	e053      	b.n	8005760 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056b8:	4b35      	ldr	r3, [pc, #212]	; (8005790 <HAL_RCC_GetSysClockFreq+0x180>)
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	099b      	lsrs	r3, r3, #6
 80056be:	2200      	movs	r2, #0
 80056c0:	613b      	str	r3, [r7, #16]
 80056c2:	617a      	str	r2, [r7, #20]
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80056ca:	f04f 0b00 	mov.w	fp, #0
 80056ce:	4652      	mov	r2, sl
 80056d0:	465b      	mov	r3, fp
 80056d2:	f04f 0000 	mov.w	r0, #0
 80056d6:	f04f 0100 	mov.w	r1, #0
 80056da:	0159      	lsls	r1, r3, #5
 80056dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80056e0:	0150      	lsls	r0, r2, #5
 80056e2:	4602      	mov	r2, r0
 80056e4:	460b      	mov	r3, r1
 80056e6:	ebb2 080a 	subs.w	r8, r2, sl
 80056ea:	eb63 090b 	sbc.w	r9, r3, fp
 80056ee:	f04f 0200 	mov.w	r2, #0
 80056f2:	f04f 0300 	mov.w	r3, #0
 80056f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80056fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80056fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005702:	ebb2 0408 	subs.w	r4, r2, r8
 8005706:	eb63 0509 	sbc.w	r5, r3, r9
 800570a:	f04f 0200 	mov.w	r2, #0
 800570e:	f04f 0300 	mov.w	r3, #0
 8005712:	00eb      	lsls	r3, r5, #3
 8005714:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005718:	00e2      	lsls	r2, r4, #3
 800571a:	4614      	mov	r4, r2
 800571c:	461d      	mov	r5, r3
 800571e:	eb14 030a 	adds.w	r3, r4, sl
 8005722:	603b      	str	r3, [r7, #0]
 8005724:	eb45 030b 	adc.w	r3, r5, fp
 8005728:	607b      	str	r3, [r7, #4]
 800572a:	f04f 0200 	mov.w	r2, #0
 800572e:	f04f 0300 	mov.w	r3, #0
 8005732:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005736:	4629      	mov	r1, r5
 8005738:	028b      	lsls	r3, r1, #10
 800573a:	4621      	mov	r1, r4
 800573c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005740:	4621      	mov	r1, r4
 8005742:	028a      	lsls	r2, r1, #10
 8005744:	4610      	mov	r0, r2
 8005746:	4619      	mov	r1, r3
 8005748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800574a:	2200      	movs	r2, #0
 800574c:	60bb      	str	r3, [r7, #8]
 800574e:	60fa      	str	r2, [r7, #12]
 8005750:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005754:	f7fa fd94 	bl	8000280 <__aeabi_uldivmod>
 8005758:	4602      	mov	r2, r0
 800575a:	460b      	mov	r3, r1
 800575c:	4613      	mov	r3, r2
 800575e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005760:	4b0b      	ldr	r3, [pc, #44]	; (8005790 <HAL_RCC_GetSysClockFreq+0x180>)
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	0c1b      	lsrs	r3, r3, #16
 8005766:	f003 0303 	and.w	r3, r3, #3
 800576a:	3301      	adds	r3, #1
 800576c:	005b      	lsls	r3, r3, #1
 800576e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005770:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005774:	fbb2 f3f3 	udiv	r3, r2, r3
 8005778:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800577a:	e002      	b.n	8005782 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800577c:	4b05      	ldr	r3, [pc, #20]	; (8005794 <HAL_RCC_GetSysClockFreq+0x184>)
 800577e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005780:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005784:	4618      	mov	r0, r3
 8005786:	3740      	adds	r7, #64	; 0x40
 8005788:	46bd      	mov	sp, r7
 800578a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800578e:	bf00      	nop
 8005790:	40023800 	.word	0x40023800
 8005794:	00f42400 	.word	0x00f42400
 8005798:	017d7840 	.word	0x017d7840

0800579c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800579c:	b480      	push	{r7}
 800579e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057a0:	4b03      	ldr	r3, [pc, #12]	; (80057b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80057a2:	681b      	ldr	r3, [r3, #0]
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr
 80057ae:	bf00      	nop
 80057b0:	20000068 	.word	0x20000068

080057b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80057b8:	f7ff fff0 	bl	800579c <HAL_RCC_GetHCLKFreq>
 80057bc:	4602      	mov	r2, r0
 80057be:	4b05      	ldr	r3, [pc, #20]	; (80057d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	0a9b      	lsrs	r3, r3, #10
 80057c4:	f003 0307 	and.w	r3, r3, #7
 80057c8:	4903      	ldr	r1, [pc, #12]	; (80057d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80057ca:	5ccb      	ldrb	r3, [r1, r3]
 80057cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	40023800 	.word	0x40023800
 80057d8:	08006a18 	.word	0x08006a18

080057dc <__errno>:
 80057dc:	4b01      	ldr	r3, [pc, #4]	; (80057e4 <__errno+0x8>)
 80057de:	6818      	ldr	r0, [r3, #0]
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	20000074 	.word	0x20000074

080057e8 <__libc_init_array>:
 80057e8:	b570      	push	{r4, r5, r6, lr}
 80057ea:	4d0d      	ldr	r5, [pc, #52]	; (8005820 <__libc_init_array+0x38>)
 80057ec:	4c0d      	ldr	r4, [pc, #52]	; (8005824 <__libc_init_array+0x3c>)
 80057ee:	1b64      	subs	r4, r4, r5
 80057f0:	10a4      	asrs	r4, r4, #2
 80057f2:	2600      	movs	r6, #0
 80057f4:	42a6      	cmp	r6, r4
 80057f6:	d109      	bne.n	800580c <__libc_init_array+0x24>
 80057f8:	4d0b      	ldr	r5, [pc, #44]	; (8005828 <__libc_init_array+0x40>)
 80057fa:	4c0c      	ldr	r4, [pc, #48]	; (800582c <__libc_init_array+0x44>)
 80057fc:	f000 fc9c 	bl	8006138 <_init>
 8005800:	1b64      	subs	r4, r4, r5
 8005802:	10a4      	asrs	r4, r4, #2
 8005804:	2600      	movs	r6, #0
 8005806:	42a6      	cmp	r6, r4
 8005808:	d105      	bne.n	8005816 <__libc_init_array+0x2e>
 800580a:	bd70      	pop	{r4, r5, r6, pc}
 800580c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005810:	4798      	blx	r3
 8005812:	3601      	adds	r6, #1
 8005814:	e7ee      	b.n	80057f4 <__libc_init_array+0xc>
 8005816:	f855 3b04 	ldr.w	r3, [r5], #4
 800581a:	4798      	blx	r3
 800581c:	3601      	adds	r6, #1
 800581e:	e7f2      	b.n	8005806 <__libc_init_array+0x1e>
 8005820:	08006a64 	.word	0x08006a64
 8005824:	08006a64 	.word	0x08006a64
 8005828:	08006a64 	.word	0x08006a64
 800582c:	08006a68 	.word	0x08006a68

08005830 <memset>:
 8005830:	4402      	add	r2, r0
 8005832:	4603      	mov	r3, r0
 8005834:	4293      	cmp	r3, r2
 8005836:	d100      	bne.n	800583a <memset+0xa>
 8005838:	4770      	bx	lr
 800583a:	f803 1b01 	strb.w	r1, [r3], #1
 800583e:	e7f9      	b.n	8005834 <memset+0x4>

08005840 <siprintf>:
 8005840:	b40e      	push	{r1, r2, r3}
 8005842:	b500      	push	{lr}
 8005844:	b09c      	sub	sp, #112	; 0x70
 8005846:	ab1d      	add	r3, sp, #116	; 0x74
 8005848:	9002      	str	r0, [sp, #8]
 800584a:	9006      	str	r0, [sp, #24]
 800584c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005850:	4809      	ldr	r0, [pc, #36]	; (8005878 <siprintf+0x38>)
 8005852:	9107      	str	r1, [sp, #28]
 8005854:	9104      	str	r1, [sp, #16]
 8005856:	4909      	ldr	r1, [pc, #36]	; (800587c <siprintf+0x3c>)
 8005858:	f853 2b04 	ldr.w	r2, [r3], #4
 800585c:	9105      	str	r1, [sp, #20]
 800585e:	6800      	ldr	r0, [r0, #0]
 8005860:	9301      	str	r3, [sp, #4]
 8005862:	a902      	add	r1, sp, #8
 8005864:	f000 f876 	bl	8005954 <_svfiprintf_r>
 8005868:	9b02      	ldr	r3, [sp, #8]
 800586a:	2200      	movs	r2, #0
 800586c:	701a      	strb	r2, [r3, #0]
 800586e:	b01c      	add	sp, #112	; 0x70
 8005870:	f85d eb04 	ldr.w	lr, [sp], #4
 8005874:	b003      	add	sp, #12
 8005876:	4770      	bx	lr
 8005878:	20000074 	.word	0x20000074
 800587c:	ffff0208 	.word	0xffff0208

08005880 <strcat>:
 8005880:	b510      	push	{r4, lr}
 8005882:	4602      	mov	r2, r0
 8005884:	7814      	ldrb	r4, [r2, #0]
 8005886:	4613      	mov	r3, r2
 8005888:	3201      	adds	r2, #1
 800588a:	2c00      	cmp	r4, #0
 800588c:	d1fa      	bne.n	8005884 <strcat+0x4>
 800588e:	3b01      	subs	r3, #1
 8005890:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005894:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005898:	2a00      	cmp	r2, #0
 800589a:	d1f9      	bne.n	8005890 <strcat+0x10>
 800589c:	bd10      	pop	{r4, pc}

0800589e <__ssputs_r>:
 800589e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058a2:	688e      	ldr	r6, [r1, #8]
 80058a4:	429e      	cmp	r6, r3
 80058a6:	4682      	mov	sl, r0
 80058a8:	460c      	mov	r4, r1
 80058aa:	4690      	mov	r8, r2
 80058ac:	461f      	mov	r7, r3
 80058ae:	d838      	bhi.n	8005922 <__ssputs_r+0x84>
 80058b0:	898a      	ldrh	r2, [r1, #12]
 80058b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80058b6:	d032      	beq.n	800591e <__ssputs_r+0x80>
 80058b8:	6825      	ldr	r5, [r4, #0]
 80058ba:	6909      	ldr	r1, [r1, #16]
 80058bc:	eba5 0901 	sub.w	r9, r5, r1
 80058c0:	6965      	ldr	r5, [r4, #20]
 80058c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80058c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80058ca:	3301      	adds	r3, #1
 80058cc:	444b      	add	r3, r9
 80058ce:	106d      	asrs	r5, r5, #1
 80058d0:	429d      	cmp	r5, r3
 80058d2:	bf38      	it	cc
 80058d4:	461d      	movcc	r5, r3
 80058d6:	0553      	lsls	r3, r2, #21
 80058d8:	d531      	bpl.n	800593e <__ssputs_r+0xa0>
 80058da:	4629      	mov	r1, r5
 80058dc:	f000 fb62 	bl	8005fa4 <_malloc_r>
 80058e0:	4606      	mov	r6, r0
 80058e2:	b950      	cbnz	r0, 80058fa <__ssputs_r+0x5c>
 80058e4:	230c      	movs	r3, #12
 80058e6:	f8ca 3000 	str.w	r3, [sl]
 80058ea:	89a3      	ldrh	r3, [r4, #12]
 80058ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058f0:	81a3      	strh	r3, [r4, #12]
 80058f2:	f04f 30ff 	mov.w	r0, #4294967295
 80058f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058fa:	6921      	ldr	r1, [r4, #16]
 80058fc:	464a      	mov	r2, r9
 80058fe:	f000 fabd 	bl	8005e7c <memcpy>
 8005902:	89a3      	ldrh	r3, [r4, #12]
 8005904:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005908:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800590c:	81a3      	strh	r3, [r4, #12]
 800590e:	6126      	str	r6, [r4, #16]
 8005910:	6165      	str	r5, [r4, #20]
 8005912:	444e      	add	r6, r9
 8005914:	eba5 0509 	sub.w	r5, r5, r9
 8005918:	6026      	str	r6, [r4, #0]
 800591a:	60a5      	str	r5, [r4, #8]
 800591c:	463e      	mov	r6, r7
 800591e:	42be      	cmp	r6, r7
 8005920:	d900      	bls.n	8005924 <__ssputs_r+0x86>
 8005922:	463e      	mov	r6, r7
 8005924:	6820      	ldr	r0, [r4, #0]
 8005926:	4632      	mov	r2, r6
 8005928:	4641      	mov	r1, r8
 800592a:	f000 fab5 	bl	8005e98 <memmove>
 800592e:	68a3      	ldr	r3, [r4, #8]
 8005930:	1b9b      	subs	r3, r3, r6
 8005932:	60a3      	str	r3, [r4, #8]
 8005934:	6823      	ldr	r3, [r4, #0]
 8005936:	4433      	add	r3, r6
 8005938:	6023      	str	r3, [r4, #0]
 800593a:	2000      	movs	r0, #0
 800593c:	e7db      	b.n	80058f6 <__ssputs_r+0x58>
 800593e:	462a      	mov	r2, r5
 8005940:	f000 fba4 	bl	800608c <_realloc_r>
 8005944:	4606      	mov	r6, r0
 8005946:	2800      	cmp	r0, #0
 8005948:	d1e1      	bne.n	800590e <__ssputs_r+0x70>
 800594a:	6921      	ldr	r1, [r4, #16]
 800594c:	4650      	mov	r0, sl
 800594e:	f000 fabd 	bl	8005ecc <_free_r>
 8005952:	e7c7      	b.n	80058e4 <__ssputs_r+0x46>

08005954 <_svfiprintf_r>:
 8005954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005958:	4698      	mov	r8, r3
 800595a:	898b      	ldrh	r3, [r1, #12]
 800595c:	061b      	lsls	r3, r3, #24
 800595e:	b09d      	sub	sp, #116	; 0x74
 8005960:	4607      	mov	r7, r0
 8005962:	460d      	mov	r5, r1
 8005964:	4614      	mov	r4, r2
 8005966:	d50e      	bpl.n	8005986 <_svfiprintf_r+0x32>
 8005968:	690b      	ldr	r3, [r1, #16]
 800596a:	b963      	cbnz	r3, 8005986 <_svfiprintf_r+0x32>
 800596c:	2140      	movs	r1, #64	; 0x40
 800596e:	f000 fb19 	bl	8005fa4 <_malloc_r>
 8005972:	6028      	str	r0, [r5, #0]
 8005974:	6128      	str	r0, [r5, #16]
 8005976:	b920      	cbnz	r0, 8005982 <_svfiprintf_r+0x2e>
 8005978:	230c      	movs	r3, #12
 800597a:	603b      	str	r3, [r7, #0]
 800597c:	f04f 30ff 	mov.w	r0, #4294967295
 8005980:	e0d1      	b.n	8005b26 <_svfiprintf_r+0x1d2>
 8005982:	2340      	movs	r3, #64	; 0x40
 8005984:	616b      	str	r3, [r5, #20]
 8005986:	2300      	movs	r3, #0
 8005988:	9309      	str	r3, [sp, #36]	; 0x24
 800598a:	2320      	movs	r3, #32
 800598c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005990:	f8cd 800c 	str.w	r8, [sp, #12]
 8005994:	2330      	movs	r3, #48	; 0x30
 8005996:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005b40 <_svfiprintf_r+0x1ec>
 800599a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800599e:	f04f 0901 	mov.w	r9, #1
 80059a2:	4623      	mov	r3, r4
 80059a4:	469a      	mov	sl, r3
 80059a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059aa:	b10a      	cbz	r2, 80059b0 <_svfiprintf_r+0x5c>
 80059ac:	2a25      	cmp	r2, #37	; 0x25
 80059ae:	d1f9      	bne.n	80059a4 <_svfiprintf_r+0x50>
 80059b0:	ebba 0b04 	subs.w	fp, sl, r4
 80059b4:	d00b      	beq.n	80059ce <_svfiprintf_r+0x7a>
 80059b6:	465b      	mov	r3, fp
 80059b8:	4622      	mov	r2, r4
 80059ba:	4629      	mov	r1, r5
 80059bc:	4638      	mov	r0, r7
 80059be:	f7ff ff6e 	bl	800589e <__ssputs_r>
 80059c2:	3001      	adds	r0, #1
 80059c4:	f000 80aa 	beq.w	8005b1c <_svfiprintf_r+0x1c8>
 80059c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059ca:	445a      	add	r2, fp
 80059cc:	9209      	str	r2, [sp, #36]	; 0x24
 80059ce:	f89a 3000 	ldrb.w	r3, [sl]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	f000 80a2 	beq.w	8005b1c <_svfiprintf_r+0x1c8>
 80059d8:	2300      	movs	r3, #0
 80059da:	f04f 32ff 	mov.w	r2, #4294967295
 80059de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059e2:	f10a 0a01 	add.w	sl, sl, #1
 80059e6:	9304      	str	r3, [sp, #16]
 80059e8:	9307      	str	r3, [sp, #28]
 80059ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80059ee:	931a      	str	r3, [sp, #104]	; 0x68
 80059f0:	4654      	mov	r4, sl
 80059f2:	2205      	movs	r2, #5
 80059f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059f8:	4851      	ldr	r0, [pc, #324]	; (8005b40 <_svfiprintf_r+0x1ec>)
 80059fa:	f7fa fbf1 	bl	80001e0 <memchr>
 80059fe:	9a04      	ldr	r2, [sp, #16]
 8005a00:	b9d8      	cbnz	r0, 8005a3a <_svfiprintf_r+0xe6>
 8005a02:	06d0      	lsls	r0, r2, #27
 8005a04:	bf44      	itt	mi
 8005a06:	2320      	movmi	r3, #32
 8005a08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a0c:	0711      	lsls	r1, r2, #28
 8005a0e:	bf44      	itt	mi
 8005a10:	232b      	movmi	r3, #43	; 0x2b
 8005a12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a16:	f89a 3000 	ldrb.w	r3, [sl]
 8005a1a:	2b2a      	cmp	r3, #42	; 0x2a
 8005a1c:	d015      	beq.n	8005a4a <_svfiprintf_r+0xf6>
 8005a1e:	9a07      	ldr	r2, [sp, #28]
 8005a20:	4654      	mov	r4, sl
 8005a22:	2000      	movs	r0, #0
 8005a24:	f04f 0c0a 	mov.w	ip, #10
 8005a28:	4621      	mov	r1, r4
 8005a2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a2e:	3b30      	subs	r3, #48	; 0x30
 8005a30:	2b09      	cmp	r3, #9
 8005a32:	d94e      	bls.n	8005ad2 <_svfiprintf_r+0x17e>
 8005a34:	b1b0      	cbz	r0, 8005a64 <_svfiprintf_r+0x110>
 8005a36:	9207      	str	r2, [sp, #28]
 8005a38:	e014      	b.n	8005a64 <_svfiprintf_r+0x110>
 8005a3a:	eba0 0308 	sub.w	r3, r0, r8
 8005a3e:	fa09 f303 	lsl.w	r3, r9, r3
 8005a42:	4313      	orrs	r3, r2
 8005a44:	9304      	str	r3, [sp, #16]
 8005a46:	46a2      	mov	sl, r4
 8005a48:	e7d2      	b.n	80059f0 <_svfiprintf_r+0x9c>
 8005a4a:	9b03      	ldr	r3, [sp, #12]
 8005a4c:	1d19      	adds	r1, r3, #4
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	9103      	str	r1, [sp, #12]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	bfbb      	ittet	lt
 8005a56:	425b      	neglt	r3, r3
 8005a58:	f042 0202 	orrlt.w	r2, r2, #2
 8005a5c:	9307      	strge	r3, [sp, #28]
 8005a5e:	9307      	strlt	r3, [sp, #28]
 8005a60:	bfb8      	it	lt
 8005a62:	9204      	strlt	r2, [sp, #16]
 8005a64:	7823      	ldrb	r3, [r4, #0]
 8005a66:	2b2e      	cmp	r3, #46	; 0x2e
 8005a68:	d10c      	bne.n	8005a84 <_svfiprintf_r+0x130>
 8005a6a:	7863      	ldrb	r3, [r4, #1]
 8005a6c:	2b2a      	cmp	r3, #42	; 0x2a
 8005a6e:	d135      	bne.n	8005adc <_svfiprintf_r+0x188>
 8005a70:	9b03      	ldr	r3, [sp, #12]
 8005a72:	1d1a      	adds	r2, r3, #4
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	9203      	str	r2, [sp, #12]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	bfb8      	it	lt
 8005a7c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a80:	3402      	adds	r4, #2
 8005a82:	9305      	str	r3, [sp, #20]
 8005a84:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005b50 <_svfiprintf_r+0x1fc>
 8005a88:	7821      	ldrb	r1, [r4, #0]
 8005a8a:	2203      	movs	r2, #3
 8005a8c:	4650      	mov	r0, sl
 8005a8e:	f7fa fba7 	bl	80001e0 <memchr>
 8005a92:	b140      	cbz	r0, 8005aa6 <_svfiprintf_r+0x152>
 8005a94:	2340      	movs	r3, #64	; 0x40
 8005a96:	eba0 000a 	sub.w	r0, r0, sl
 8005a9a:	fa03 f000 	lsl.w	r0, r3, r0
 8005a9e:	9b04      	ldr	r3, [sp, #16]
 8005aa0:	4303      	orrs	r3, r0
 8005aa2:	3401      	adds	r4, #1
 8005aa4:	9304      	str	r3, [sp, #16]
 8005aa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005aaa:	4826      	ldr	r0, [pc, #152]	; (8005b44 <_svfiprintf_r+0x1f0>)
 8005aac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ab0:	2206      	movs	r2, #6
 8005ab2:	f7fa fb95 	bl	80001e0 <memchr>
 8005ab6:	2800      	cmp	r0, #0
 8005ab8:	d038      	beq.n	8005b2c <_svfiprintf_r+0x1d8>
 8005aba:	4b23      	ldr	r3, [pc, #140]	; (8005b48 <_svfiprintf_r+0x1f4>)
 8005abc:	bb1b      	cbnz	r3, 8005b06 <_svfiprintf_r+0x1b2>
 8005abe:	9b03      	ldr	r3, [sp, #12]
 8005ac0:	3307      	adds	r3, #7
 8005ac2:	f023 0307 	bic.w	r3, r3, #7
 8005ac6:	3308      	adds	r3, #8
 8005ac8:	9303      	str	r3, [sp, #12]
 8005aca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005acc:	4433      	add	r3, r6
 8005ace:	9309      	str	r3, [sp, #36]	; 0x24
 8005ad0:	e767      	b.n	80059a2 <_svfiprintf_r+0x4e>
 8005ad2:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ad6:	460c      	mov	r4, r1
 8005ad8:	2001      	movs	r0, #1
 8005ada:	e7a5      	b.n	8005a28 <_svfiprintf_r+0xd4>
 8005adc:	2300      	movs	r3, #0
 8005ade:	3401      	adds	r4, #1
 8005ae0:	9305      	str	r3, [sp, #20]
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	f04f 0c0a 	mov.w	ip, #10
 8005ae8:	4620      	mov	r0, r4
 8005aea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005aee:	3a30      	subs	r2, #48	; 0x30
 8005af0:	2a09      	cmp	r2, #9
 8005af2:	d903      	bls.n	8005afc <_svfiprintf_r+0x1a8>
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d0c5      	beq.n	8005a84 <_svfiprintf_r+0x130>
 8005af8:	9105      	str	r1, [sp, #20]
 8005afa:	e7c3      	b.n	8005a84 <_svfiprintf_r+0x130>
 8005afc:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b00:	4604      	mov	r4, r0
 8005b02:	2301      	movs	r3, #1
 8005b04:	e7f0      	b.n	8005ae8 <_svfiprintf_r+0x194>
 8005b06:	ab03      	add	r3, sp, #12
 8005b08:	9300      	str	r3, [sp, #0]
 8005b0a:	462a      	mov	r2, r5
 8005b0c:	4b0f      	ldr	r3, [pc, #60]	; (8005b4c <_svfiprintf_r+0x1f8>)
 8005b0e:	a904      	add	r1, sp, #16
 8005b10:	4638      	mov	r0, r7
 8005b12:	f3af 8000 	nop.w
 8005b16:	1c42      	adds	r2, r0, #1
 8005b18:	4606      	mov	r6, r0
 8005b1a:	d1d6      	bne.n	8005aca <_svfiprintf_r+0x176>
 8005b1c:	89ab      	ldrh	r3, [r5, #12]
 8005b1e:	065b      	lsls	r3, r3, #25
 8005b20:	f53f af2c 	bmi.w	800597c <_svfiprintf_r+0x28>
 8005b24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b26:	b01d      	add	sp, #116	; 0x74
 8005b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b2c:	ab03      	add	r3, sp, #12
 8005b2e:	9300      	str	r3, [sp, #0]
 8005b30:	462a      	mov	r2, r5
 8005b32:	4b06      	ldr	r3, [pc, #24]	; (8005b4c <_svfiprintf_r+0x1f8>)
 8005b34:	a904      	add	r1, sp, #16
 8005b36:	4638      	mov	r0, r7
 8005b38:	f000 f87a 	bl	8005c30 <_printf_i>
 8005b3c:	e7eb      	b.n	8005b16 <_svfiprintf_r+0x1c2>
 8005b3e:	bf00      	nop
 8005b40:	08006a28 	.word	0x08006a28
 8005b44:	08006a32 	.word	0x08006a32
 8005b48:	00000000 	.word	0x00000000
 8005b4c:	0800589f 	.word	0x0800589f
 8005b50:	08006a2e 	.word	0x08006a2e

08005b54 <_printf_common>:
 8005b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b58:	4616      	mov	r6, r2
 8005b5a:	4699      	mov	r9, r3
 8005b5c:	688a      	ldr	r2, [r1, #8]
 8005b5e:	690b      	ldr	r3, [r1, #16]
 8005b60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b64:	4293      	cmp	r3, r2
 8005b66:	bfb8      	it	lt
 8005b68:	4613      	movlt	r3, r2
 8005b6a:	6033      	str	r3, [r6, #0]
 8005b6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b70:	4607      	mov	r7, r0
 8005b72:	460c      	mov	r4, r1
 8005b74:	b10a      	cbz	r2, 8005b7a <_printf_common+0x26>
 8005b76:	3301      	adds	r3, #1
 8005b78:	6033      	str	r3, [r6, #0]
 8005b7a:	6823      	ldr	r3, [r4, #0]
 8005b7c:	0699      	lsls	r1, r3, #26
 8005b7e:	bf42      	ittt	mi
 8005b80:	6833      	ldrmi	r3, [r6, #0]
 8005b82:	3302      	addmi	r3, #2
 8005b84:	6033      	strmi	r3, [r6, #0]
 8005b86:	6825      	ldr	r5, [r4, #0]
 8005b88:	f015 0506 	ands.w	r5, r5, #6
 8005b8c:	d106      	bne.n	8005b9c <_printf_common+0x48>
 8005b8e:	f104 0a19 	add.w	sl, r4, #25
 8005b92:	68e3      	ldr	r3, [r4, #12]
 8005b94:	6832      	ldr	r2, [r6, #0]
 8005b96:	1a9b      	subs	r3, r3, r2
 8005b98:	42ab      	cmp	r3, r5
 8005b9a:	dc26      	bgt.n	8005bea <_printf_common+0x96>
 8005b9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ba0:	1e13      	subs	r3, r2, #0
 8005ba2:	6822      	ldr	r2, [r4, #0]
 8005ba4:	bf18      	it	ne
 8005ba6:	2301      	movne	r3, #1
 8005ba8:	0692      	lsls	r2, r2, #26
 8005baa:	d42b      	bmi.n	8005c04 <_printf_common+0xb0>
 8005bac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005bb0:	4649      	mov	r1, r9
 8005bb2:	4638      	mov	r0, r7
 8005bb4:	47c0      	blx	r8
 8005bb6:	3001      	adds	r0, #1
 8005bb8:	d01e      	beq.n	8005bf8 <_printf_common+0xa4>
 8005bba:	6823      	ldr	r3, [r4, #0]
 8005bbc:	68e5      	ldr	r5, [r4, #12]
 8005bbe:	6832      	ldr	r2, [r6, #0]
 8005bc0:	f003 0306 	and.w	r3, r3, #6
 8005bc4:	2b04      	cmp	r3, #4
 8005bc6:	bf08      	it	eq
 8005bc8:	1aad      	subeq	r5, r5, r2
 8005bca:	68a3      	ldr	r3, [r4, #8]
 8005bcc:	6922      	ldr	r2, [r4, #16]
 8005bce:	bf0c      	ite	eq
 8005bd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bd4:	2500      	movne	r5, #0
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	bfc4      	itt	gt
 8005bda:	1a9b      	subgt	r3, r3, r2
 8005bdc:	18ed      	addgt	r5, r5, r3
 8005bde:	2600      	movs	r6, #0
 8005be0:	341a      	adds	r4, #26
 8005be2:	42b5      	cmp	r5, r6
 8005be4:	d11a      	bne.n	8005c1c <_printf_common+0xc8>
 8005be6:	2000      	movs	r0, #0
 8005be8:	e008      	b.n	8005bfc <_printf_common+0xa8>
 8005bea:	2301      	movs	r3, #1
 8005bec:	4652      	mov	r2, sl
 8005bee:	4649      	mov	r1, r9
 8005bf0:	4638      	mov	r0, r7
 8005bf2:	47c0      	blx	r8
 8005bf4:	3001      	adds	r0, #1
 8005bf6:	d103      	bne.n	8005c00 <_printf_common+0xac>
 8005bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c00:	3501      	adds	r5, #1
 8005c02:	e7c6      	b.n	8005b92 <_printf_common+0x3e>
 8005c04:	18e1      	adds	r1, r4, r3
 8005c06:	1c5a      	adds	r2, r3, #1
 8005c08:	2030      	movs	r0, #48	; 0x30
 8005c0a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c0e:	4422      	add	r2, r4
 8005c10:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c14:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c18:	3302      	adds	r3, #2
 8005c1a:	e7c7      	b.n	8005bac <_printf_common+0x58>
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	4622      	mov	r2, r4
 8005c20:	4649      	mov	r1, r9
 8005c22:	4638      	mov	r0, r7
 8005c24:	47c0      	blx	r8
 8005c26:	3001      	adds	r0, #1
 8005c28:	d0e6      	beq.n	8005bf8 <_printf_common+0xa4>
 8005c2a:	3601      	adds	r6, #1
 8005c2c:	e7d9      	b.n	8005be2 <_printf_common+0x8e>
	...

08005c30 <_printf_i>:
 8005c30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c34:	7e0f      	ldrb	r7, [r1, #24]
 8005c36:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c38:	2f78      	cmp	r7, #120	; 0x78
 8005c3a:	4691      	mov	r9, r2
 8005c3c:	4680      	mov	r8, r0
 8005c3e:	460c      	mov	r4, r1
 8005c40:	469a      	mov	sl, r3
 8005c42:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005c46:	d807      	bhi.n	8005c58 <_printf_i+0x28>
 8005c48:	2f62      	cmp	r7, #98	; 0x62
 8005c4a:	d80a      	bhi.n	8005c62 <_printf_i+0x32>
 8005c4c:	2f00      	cmp	r7, #0
 8005c4e:	f000 80d8 	beq.w	8005e02 <_printf_i+0x1d2>
 8005c52:	2f58      	cmp	r7, #88	; 0x58
 8005c54:	f000 80a3 	beq.w	8005d9e <_printf_i+0x16e>
 8005c58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c60:	e03a      	b.n	8005cd8 <_printf_i+0xa8>
 8005c62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c66:	2b15      	cmp	r3, #21
 8005c68:	d8f6      	bhi.n	8005c58 <_printf_i+0x28>
 8005c6a:	a101      	add	r1, pc, #4	; (adr r1, 8005c70 <_printf_i+0x40>)
 8005c6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c70:	08005cc9 	.word	0x08005cc9
 8005c74:	08005cdd 	.word	0x08005cdd
 8005c78:	08005c59 	.word	0x08005c59
 8005c7c:	08005c59 	.word	0x08005c59
 8005c80:	08005c59 	.word	0x08005c59
 8005c84:	08005c59 	.word	0x08005c59
 8005c88:	08005cdd 	.word	0x08005cdd
 8005c8c:	08005c59 	.word	0x08005c59
 8005c90:	08005c59 	.word	0x08005c59
 8005c94:	08005c59 	.word	0x08005c59
 8005c98:	08005c59 	.word	0x08005c59
 8005c9c:	08005de9 	.word	0x08005de9
 8005ca0:	08005d0d 	.word	0x08005d0d
 8005ca4:	08005dcb 	.word	0x08005dcb
 8005ca8:	08005c59 	.word	0x08005c59
 8005cac:	08005c59 	.word	0x08005c59
 8005cb0:	08005e0b 	.word	0x08005e0b
 8005cb4:	08005c59 	.word	0x08005c59
 8005cb8:	08005d0d 	.word	0x08005d0d
 8005cbc:	08005c59 	.word	0x08005c59
 8005cc0:	08005c59 	.word	0x08005c59
 8005cc4:	08005dd3 	.word	0x08005dd3
 8005cc8:	682b      	ldr	r3, [r5, #0]
 8005cca:	1d1a      	adds	r2, r3, #4
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	602a      	str	r2, [r5, #0]
 8005cd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e0a3      	b.n	8005e24 <_printf_i+0x1f4>
 8005cdc:	6820      	ldr	r0, [r4, #0]
 8005cde:	6829      	ldr	r1, [r5, #0]
 8005ce0:	0606      	lsls	r6, r0, #24
 8005ce2:	f101 0304 	add.w	r3, r1, #4
 8005ce6:	d50a      	bpl.n	8005cfe <_printf_i+0xce>
 8005ce8:	680e      	ldr	r6, [r1, #0]
 8005cea:	602b      	str	r3, [r5, #0]
 8005cec:	2e00      	cmp	r6, #0
 8005cee:	da03      	bge.n	8005cf8 <_printf_i+0xc8>
 8005cf0:	232d      	movs	r3, #45	; 0x2d
 8005cf2:	4276      	negs	r6, r6
 8005cf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cf8:	485e      	ldr	r0, [pc, #376]	; (8005e74 <_printf_i+0x244>)
 8005cfa:	230a      	movs	r3, #10
 8005cfc:	e019      	b.n	8005d32 <_printf_i+0x102>
 8005cfe:	680e      	ldr	r6, [r1, #0]
 8005d00:	602b      	str	r3, [r5, #0]
 8005d02:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005d06:	bf18      	it	ne
 8005d08:	b236      	sxthne	r6, r6
 8005d0a:	e7ef      	b.n	8005cec <_printf_i+0xbc>
 8005d0c:	682b      	ldr	r3, [r5, #0]
 8005d0e:	6820      	ldr	r0, [r4, #0]
 8005d10:	1d19      	adds	r1, r3, #4
 8005d12:	6029      	str	r1, [r5, #0]
 8005d14:	0601      	lsls	r1, r0, #24
 8005d16:	d501      	bpl.n	8005d1c <_printf_i+0xec>
 8005d18:	681e      	ldr	r6, [r3, #0]
 8005d1a:	e002      	b.n	8005d22 <_printf_i+0xf2>
 8005d1c:	0646      	lsls	r6, r0, #25
 8005d1e:	d5fb      	bpl.n	8005d18 <_printf_i+0xe8>
 8005d20:	881e      	ldrh	r6, [r3, #0]
 8005d22:	4854      	ldr	r0, [pc, #336]	; (8005e74 <_printf_i+0x244>)
 8005d24:	2f6f      	cmp	r7, #111	; 0x6f
 8005d26:	bf0c      	ite	eq
 8005d28:	2308      	moveq	r3, #8
 8005d2a:	230a      	movne	r3, #10
 8005d2c:	2100      	movs	r1, #0
 8005d2e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d32:	6865      	ldr	r5, [r4, #4]
 8005d34:	60a5      	str	r5, [r4, #8]
 8005d36:	2d00      	cmp	r5, #0
 8005d38:	bfa2      	ittt	ge
 8005d3a:	6821      	ldrge	r1, [r4, #0]
 8005d3c:	f021 0104 	bicge.w	r1, r1, #4
 8005d40:	6021      	strge	r1, [r4, #0]
 8005d42:	b90e      	cbnz	r6, 8005d48 <_printf_i+0x118>
 8005d44:	2d00      	cmp	r5, #0
 8005d46:	d04d      	beq.n	8005de4 <_printf_i+0x1b4>
 8005d48:	4615      	mov	r5, r2
 8005d4a:	fbb6 f1f3 	udiv	r1, r6, r3
 8005d4e:	fb03 6711 	mls	r7, r3, r1, r6
 8005d52:	5dc7      	ldrb	r7, [r0, r7]
 8005d54:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005d58:	4637      	mov	r7, r6
 8005d5a:	42bb      	cmp	r3, r7
 8005d5c:	460e      	mov	r6, r1
 8005d5e:	d9f4      	bls.n	8005d4a <_printf_i+0x11a>
 8005d60:	2b08      	cmp	r3, #8
 8005d62:	d10b      	bne.n	8005d7c <_printf_i+0x14c>
 8005d64:	6823      	ldr	r3, [r4, #0]
 8005d66:	07de      	lsls	r6, r3, #31
 8005d68:	d508      	bpl.n	8005d7c <_printf_i+0x14c>
 8005d6a:	6923      	ldr	r3, [r4, #16]
 8005d6c:	6861      	ldr	r1, [r4, #4]
 8005d6e:	4299      	cmp	r1, r3
 8005d70:	bfde      	ittt	le
 8005d72:	2330      	movle	r3, #48	; 0x30
 8005d74:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d78:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005d7c:	1b52      	subs	r2, r2, r5
 8005d7e:	6122      	str	r2, [r4, #16]
 8005d80:	f8cd a000 	str.w	sl, [sp]
 8005d84:	464b      	mov	r3, r9
 8005d86:	aa03      	add	r2, sp, #12
 8005d88:	4621      	mov	r1, r4
 8005d8a:	4640      	mov	r0, r8
 8005d8c:	f7ff fee2 	bl	8005b54 <_printf_common>
 8005d90:	3001      	adds	r0, #1
 8005d92:	d14c      	bne.n	8005e2e <_printf_i+0x1fe>
 8005d94:	f04f 30ff 	mov.w	r0, #4294967295
 8005d98:	b004      	add	sp, #16
 8005d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d9e:	4835      	ldr	r0, [pc, #212]	; (8005e74 <_printf_i+0x244>)
 8005da0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005da4:	6829      	ldr	r1, [r5, #0]
 8005da6:	6823      	ldr	r3, [r4, #0]
 8005da8:	f851 6b04 	ldr.w	r6, [r1], #4
 8005dac:	6029      	str	r1, [r5, #0]
 8005dae:	061d      	lsls	r5, r3, #24
 8005db0:	d514      	bpl.n	8005ddc <_printf_i+0x1ac>
 8005db2:	07df      	lsls	r7, r3, #31
 8005db4:	bf44      	itt	mi
 8005db6:	f043 0320 	orrmi.w	r3, r3, #32
 8005dba:	6023      	strmi	r3, [r4, #0]
 8005dbc:	b91e      	cbnz	r6, 8005dc6 <_printf_i+0x196>
 8005dbe:	6823      	ldr	r3, [r4, #0]
 8005dc0:	f023 0320 	bic.w	r3, r3, #32
 8005dc4:	6023      	str	r3, [r4, #0]
 8005dc6:	2310      	movs	r3, #16
 8005dc8:	e7b0      	b.n	8005d2c <_printf_i+0xfc>
 8005dca:	6823      	ldr	r3, [r4, #0]
 8005dcc:	f043 0320 	orr.w	r3, r3, #32
 8005dd0:	6023      	str	r3, [r4, #0]
 8005dd2:	2378      	movs	r3, #120	; 0x78
 8005dd4:	4828      	ldr	r0, [pc, #160]	; (8005e78 <_printf_i+0x248>)
 8005dd6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005dda:	e7e3      	b.n	8005da4 <_printf_i+0x174>
 8005ddc:	0659      	lsls	r1, r3, #25
 8005dde:	bf48      	it	mi
 8005de0:	b2b6      	uxthmi	r6, r6
 8005de2:	e7e6      	b.n	8005db2 <_printf_i+0x182>
 8005de4:	4615      	mov	r5, r2
 8005de6:	e7bb      	b.n	8005d60 <_printf_i+0x130>
 8005de8:	682b      	ldr	r3, [r5, #0]
 8005dea:	6826      	ldr	r6, [r4, #0]
 8005dec:	6961      	ldr	r1, [r4, #20]
 8005dee:	1d18      	adds	r0, r3, #4
 8005df0:	6028      	str	r0, [r5, #0]
 8005df2:	0635      	lsls	r5, r6, #24
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	d501      	bpl.n	8005dfc <_printf_i+0x1cc>
 8005df8:	6019      	str	r1, [r3, #0]
 8005dfa:	e002      	b.n	8005e02 <_printf_i+0x1d2>
 8005dfc:	0670      	lsls	r0, r6, #25
 8005dfe:	d5fb      	bpl.n	8005df8 <_printf_i+0x1c8>
 8005e00:	8019      	strh	r1, [r3, #0]
 8005e02:	2300      	movs	r3, #0
 8005e04:	6123      	str	r3, [r4, #16]
 8005e06:	4615      	mov	r5, r2
 8005e08:	e7ba      	b.n	8005d80 <_printf_i+0x150>
 8005e0a:	682b      	ldr	r3, [r5, #0]
 8005e0c:	1d1a      	adds	r2, r3, #4
 8005e0e:	602a      	str	r2, [r5, #0]
 8005e10:	681d      	ldr	r5, [r3, #0]
 8005e12:	6862      	ldr	r2, [r4, #4]
 8005e14:	2100      	movs	r1, #0
 8005e16:	4628      	mov	r0, r5
 8005e18:	f7fa f9e2 	bl	80001e0 <memchr>
 8005e1c:	b108      	cbz	r0, 8005e22 <_printf_i+0x1f2>
 8005e1e:	1b40      	subs	r0, r0, r5
 8005e20:	6060      	str	r0, [r4, #4]
 8005e22:	6863      	ldr	r3, [r4, #4]
 8005e24:	6123      	str	r3, [r4, #16]
 8005e26:	2300      	movs	r3, #0
 8005e28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e2c:	e7a8      	b.n	8005d80 <_printf_i+0x150>
 8005e2e:	6923      	ldr	r3, [r4, #16]
 8005e30:	462a      	mov	r2, r5
 8005e32:	4649      	mov	r1, r9
 8005e34:	4640      	mov	r0, r8
 8005e36:	47d0      	blx	sl
 8005e38:	3001      	adds	r0, #1
 8005e3a:	d0ab      	beq.n	8005d94 <_printf_i+0x164>
 8005e3c:	6823      	ldr	r3, [r4, #0]
 8005e3e:	079b      	lsls	r3, r3, #30
 8005e40:	d413      	bmi.n	8005e6a <_printf_i+0x23a>
 8005e42:	68e0      	ldr	r0, [r4, #12]
 8005e44:	9b03      	ldr	r3, [sp, #12]
 8005e46:	4298      	cmp	r0, r3
 8005e48:	bfb8      	it	lt
 8005e4a:	4618      	movlt	r0, r3
 8005e4c:	e7a4      	b.n	8005d98 <_printf_i+0x168>
 8005e4e:	2301      	movs	r3, #1
 8005e50:	4632      	mov	r2, r6
 8005e52:	4649      	mov	r1, r9
 8005e54:	4640      	mov	r0, r8
 8005e56:	47d0      	blx	sl
 8005e58:	3001      	adds	r0, #1
 8005e5a:	d09b      	beq.n	8005d94 <_printf_i+0x164>
 8005e5c:	3501      	adds	r5, #1
 8005e5e:	68e3      	ldr	r3, [r4, #12]
 8005e60:	9903      	ldr	r1, [sp, #12]
 8005e62:	1a5b      	subs	r3, r3, r1
 8005e64:	42ab      	cmp	r3, r5
 8005e66:	dcf2      	bgt.n	8005e4e <_printf_i+0x21e>
 8005e68:	e7eb      	b.n	8005e42 <_printf_i+0x212>
 8005e6a:	2500      	movs	r5, #0
 8005e6c:	f104 0619 	add.w	r6, r4, #25
 8005e70:	e7f5      	b.n	8005e5e <_printf_i+0x22e>
 8005e72:	bf00      	nop
 8005e74:	08006a39 	.word	0x08006a39
 8005e78:	08006a4a 	.word	0x08006a4a

08005e7c <memcpy>:
 8005e7c:	440a      	add	r2, r1
 8005e7e:	4291      	cmp	r1, r2
 8005e80:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e84:	d100      	bne.n	8005e88 <memcpy+0xc>
 8005e86:	4770      	bx	lr
 8005e88:	b510      	push	{r4, lr}
 8005e8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e92:	4291      	cmp	r1, r2
 8005e94:	d1f9      	bne.n	8005e8a <memcpy+0xe>
 8005e96:	bd10      	pop	{r4, pc}

08005e98 <memmove>:
 8005e98:	4288      	cmp	r0, r1
 8005e9a:	b510      	push	{r4, lr}
 8005e9c:	eb01 0402 	add.w	r4, r1, r2
 8005ea0:	d902      	bls.n	8005ea8 <memmove+0x10>
 8005ea2:	4284      	cmp	r4, r0
 8005ea4:	4623      	mov	r3, r4
 8005ea6:	d807      	bhi.n	8005eb8 <memmove+0x20>
 8005ea8:	1e43      	subs	r3, r0, #1
 8005eaa:	42a1      	cmp	r1, r4
 8005eac:	d008      	beq.n	8005ec0 <memmove+0x28>
 8005eae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005eb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005eb6:	e7f8      	b.n	8005eaa <memmove+0x12>
 8005eb8:	4402      	add	r2, r0
 8005eba:	4601      	mov	r1, r0
 8005ebc:	428a      	cmp	r2, r1
 8005ebe:	d100      	bne.n	8005ec2 <memmove+0x2a>
 8005ec0:	bd10      	pop	{r4, pc}
 8005ec2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ec6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005eca:	e7f7      	b.n	8005ebc <memmove+0x24>

08005ecc <_free_r>:
 8005ecc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005ece:	2900      	cmp	r1, #0
 8005ed0:	d044      	beq.n	8005f5c <_free_r+0x90>
 8005ed2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ed6:	9001      	str	r0, [sp, #4]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	f1a1 0404 	sub.w	r4, r1, #4
 8005ede:	bfb8      	it	lt
 8005ee0:	18e4      	addlt	r4, r4, r3
 8005ee2:	f000 f913 	bl	800610c <__malloc_lock>
 8005ee6:	4a1e      	ldr	r2, [pc, #120]	; (8005f60 <_free_r+0x94>)
 8005ee8:	9801      	ldr	r0, [sp, #4]
 8005eea:	6813      	ldr	r3, [r2, #0]
 8005eec:	b933      	cbnz	r3, 8005efc <_free_r+0x30>
 8005eee:	6063      	str	r3, [r4, #4]
 8005ef0:	6014      	str	r4, [r2, #0]
 8005ef2:	b003      	add	sp, #12
 8005ef4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005ef8:	f000 b90e 	b.w	8006118 <__malloc_unlock>
 8005efc:	42a3      	cmp	r3, r4
 8005efe:	d908      	bls.n	8005f12 <_free_r+0x46>
 8005f00:	6825      	ldr	r5, [r4, #0]
 8005f02:	1961      	adds	r1, r4, r5
 8005f04:	428b      	cmp	r3, r1
 8005f06:	bf01      	itttt	eq
 8005f08:	6819      	ldreq	r1, [r3, #0]
 8005f0a:	685b      	ldreq	r3, [r3, #4]
 8005f0c:	1949      	addeq	r1, r1, r5
 8005f0e:	6021      	streq	r1, [r4, #0]
 8005f10:	e7ed      	b.n	8005eee <_free_r+0x22>
 8005f12:	461a      	mov	r2, r3
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	b10b      	cbz	r3, 8005f1c <_free_r+0x50>
 8005f18:	42a3      	cmp	r3, r4
 8005f1a:	d9fa      	bls.n	8005f12 <_free_r+0x46>
 8005f1c:	6811      	ldr	r1, [r2, #0]
 8005f1e:	1855      	adds	r5, r2, r1
 8005f20:	42a5      	cmp	r5, r4
 8005f22:	d10b      	bne.n	8005f3c <_free_r+0x70>
 8005f24:	6824      	ldr	r4, [r4, #0]
 8005f26:	4421      	add	r1, r4
 8005f28:	1854      	adds	r4, r2, r1
 8005f2a:	42a3      	cmp	r3, r4
 8005f2c:	6011      	str	r1, [r2, #0]
 8005f2e:	d1e0      	bne.n	8005ef2 <_free_r+0x26>
 8005f30:	681c      	ldr	r4, [r3, #0]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	6053      	str	r3, [r2, #4]
 8005f36:	4421      	add	r1, r4
 8005f38:	6011      	str	r1, [r2, #0]
 8005f3a:	e7da      	b.n	8005ef2 <_free_r+0x26>
 8005f3c:	d902      	bls.n	8005f44 <_free_r+0x78>
 8005f3e:	230c      	movs	r3, #12
 8005f40:	6003      	str	r3, [r0, #0]
 8005f42:	e7d6      	b.n	8005ef2 <_free_r+0x26>
 8005f44:	6825      	ldr	r5, [r4, #0]
 8005f46:	1961      	adds	r1, r4, r5
 8005f48:	428b      	cmp	r3, r1
 8005f4a:	bf04      	itt	eq
 8005f4c:	6819      	ldreq	r1, [r3, #0]
 8005f4e:	685b      	ldreq	r3, [r3, #4]
 8005f50:	6063      	str	r3, [r4, #4]
 8005f52:	bf04      	itt	eq
 8005f54:	1949      	addeq	r1, r1, r5
 8005f56:	6021      	streq	r1, [r4, #0]
 8005f58:	6054      	str	r4, [r2, #4]
 8005f5a:	e7ca      	b.n	8005ef2 <_free_r+0x26>
 8005f5c:	b003      	add	sp, #12
 8005f5e:	bd30      	pop	{r4, r5, pc}
 8005f60:	200006cc 	.word	0x200006cc

08005f64 <sbrk_aligned>:
 8005f64:	b570      	push	{r4, r5, r6, lr}
 8005f66:	4e0e      	ldr	r6, [pc, #56]	; (8005fa0 <sbrk_aligned+0x3c>)
 8005f68:	460c      	mov	r4, r1
 8005f6a:	6831      	ldr	r1, [r6, #0]
 8005f6c:	4605      	mov	r5, r0
 8005f6e:	b911      	cbnz	r1, 8005f76 <sbrk_aligned+0x12>
 8005f70:	f000 f8bc 	bl	80060ec <_sbrk_r>
 8005f74:	6030      	str	r0, [r6, #0]
 8005f76:	4621      	mov	r1, r4
 8005f78:	4628      	mov	r0, r5
 8005f7a:	f000 f8b7 	bl	80060ec <_sbrk_r>
 8005f7e:	1c43      	adds	r3, r0, #1
 8005f80:	d00a      	beq.n	8005f98 <sbrk_aligned+0x34>
 8005f82:	1cc4      	adds	r4, r0, #3
 8005f84:	f024 0403 	bic.w	r4, r4, #3
 8005f88:	42a0      	cmp	r0, r4
 8005f8a:	d007      	beq.n	8005f9c <sbrk_aligned+0x38>
 8005f8c:	1a21      	subs	r1, r4, r0
 8005f8e:	4628      	mov	r0, r5
 8005f90:	f000 f8ac 	bl	80060ec <_sbrk_r>
 8005f94:	3001      	adds	r0, #1
 8005f96:	d101      	bne.n	8005f9c <sbrk_aligned+0x38>
 8005f98:	f04f 34ff 	mov.w	r4, #4294967295
 8005f9c:	4620      	mov	r0, r4
 8005f9e:	bd70      	pop	{r4, r5, r6, pc}
 8005fa0:	200006d0 	.word	0x200006d0

08005fa4 <_malloc_r>:
 8005fa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fa8:	1ccd      	adds	r5, r1, #3
 8005faa:	f025 0503 	bic.w	r5, r5, #3
 8005fae:	3508      	adds	r5, #8
 8005fb0:	2d0c      	cmp	r5, #12
 8005fb2:	bf38      	it	cc
 8005fb4:	250c      	movcc	r5, #12
 8005fb6:	2d00      	cmp	r5, #0
 8005fb8:	4607      	mov	r7, r0
 8005fba:	db01      	blt.n	8005fc0 <_malloc_r+0x1c>
 8005fbc:	42a9      	cmp	r1, r5
 8005fbe:	d905      	bls.n	8005fcc <_malloc_r+0x28>
 8005fc0:	230c      	movs	r3, #12
 8005fc2:	603b      	str	r3, [r7, #0]
 8005fc4:	2600      	movs	r6, #0
 8005fc6:	4630      	mov	r0, r6
 8005fc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fcc:	4e2e      	ldr	r6, [pc, #184]	; (8006088 <_malloc_r+0xe4>)
 8005fce:	f000 f89d 	bl	800610c <__malloc_lock>
 8005fd2:	6833      	ldr	r3, [r6, #0]
 8005fd4:	461c      	mov	r4, r3
 8005fd6:	bb34      	cbnz	r4, 8006026 <_malloc_r+0x82>
 8005fd8:	4629      	mov	r1, r5
 8005fda:	4638      	mov	r0, r7
 8005fdc:	f7ff ffc2 	bl	8005f64 <sbrk_aligned>
 8005fe0:	1c43      	adds	r3, r0, #1
 8005fe2:	4604      	mov	r4, r0
 8005fe4:	d14d      	bne.n	8006082 <_malloc_r+0xde>
 8005fe6:	6834      	ldr	r4, [r6, #0]
 8005fe8:	4626      	mov	r6, r4
 8005fea:	2e00      	cmp	r6, #0
 8005fec:	d140      	bne.n	8006070 <_malloc_r+0xcc>
 8005fee:	6823      	ldr	r3, [r4, #0]
 8005ff0:	4631      	mov	r1, r6
 8005ff2:	4638      	mov	r0, r7
 8005ff4:	eb04 0803 	add.w	r8, r4, r3
 8005ff8:	f000 f878 	bl	80060ec <_sbrk_r>
 8005ffc:	4580      	cmp	r8, r0
 8005ffe:	d13a      	bne.n	8006076 <_malloc_r+0xd2>
 8006000:	6821      	ldr	r1, [r4, #0]
 8006002:	3503      	adds	r5, #3
 8006004:	1a6d      	subs	r5, r5, r1
 8006006:	f025 0503 	bic.w	r5, r5, #3
 800600a:	3508      	adds	r5, #8
 800600c:	2d0c      	cmp	r5, #12
 800600e:	bf38      	it	cc
 8006010:	250c      	movcc	r5, #12
 8006012:	4629      	mov	r1, r5
 8006014:	4638      	mov	r0, r7
 8006016:	f7ff ffa5 	bl	8005f64 <sbrk_aligned>
 800601a:	3001      	adds	r0, #1
 800601c:	d02b      	beq.n	8006076 <_malloc_r+0xd2>
 800601e:	6823      	ldr	r3, [r4, #0]
 8006020:	442b      	add	r3, r5
 8006022:	6023      	str	r3, [r4, #0]
 8006024:	e00e      	b.n	8006044 <_malloc_r+0xa0>
 8006026:	6822      	ldr	r2, [r4, #0]
 8006028:	1b52      	subs	r2, r2, r5
 800602a:	d41e      	bmi.n	800606a <_malloc_r+0xc6>
 800602c:	2a0b      	cmp	r2, #11
 800602e:	d916      	bls.n	800605e <_malloc_r+0xba>
 8006030:	1961      	adds	r1, r4, r5
 8006032:	42a3      	cmp	r3, r4
 8006034:	6025      	str	r5, [r4, #0]
 8006036:	bf18      	it	ne
 8006038:	6059      	strne	r1, [r3, #4]
 800603a:	6863      	ldr	r3, [r4, #4]
 800603c:	bf08      	it	eq
 800603e:	6031      	streq	r1, [r6, #0]
 8006040:	5162      	str	r2, [r4, r5]
 8006042:	604b      	str	r3, [r1, #4]
 8006044:	4638      	mov	r0, r7
 8006046:	f104 060b 	add.w	r6, r4, #11
 800604a:	f000 f865 	bl	8006118 <__malloc_unlock>
 800604e:	f026 0607 	bic.w	r6, r6, #7
 8006052:	1d23      	adds	r3, r4, #4
 8006054:	1af2      	subs	r2, r6, r3
 8006056:	d0b6      	beq.n	8005fc6 <_malloc_r+0x22>
 8006058:	1b9b      	subs	r3, r3, r6
 800605a:	50a3      	str	r3, [r4, r2]
 800605c:	e7b3      	b.n	8005fc6 <_malloc_r+0x22>
 800605e:	6862      	ldr	r2, [r4, #4]
 8006060:	42a3      	cmp	r3, r4
 8006062:	bf0c      	ite	eq
 8006064:	6032      	streq	r2, [r6, #0]
 8006066:	605a      	strne	r2, [r3, #4]
 8006068:	e7ec      	b.n	8006044 <_malloc_r+0xa0>
 800606a:	4623      	mov	r3, r4
 800606c:	6864      	ldr	r4, [r4, #4]
 800606e:	e7b2      	b.n	8005fd6 <_malloc_r+0x32>
 8006070:	4634      	mov	r4, r6
 8006072:	6876      	ldr	r6, [r6, #4]
 8006074:	e7b9      	b.n	8005fea <_malloc_r+0x46>
 8006076:	230c      	movs	r3, #12
 8006078:	603b      	str	r3, [r7, #0]
 800607a:	4638      	mov	r0, r7
 800607c:	f000 f84c 	bl	8006118 <__malloc_unlock>
 8006080:	e7a1      	b.n	8005fc6 <_malloc_r+0x22>
 8006082:	6025      	str	r5, [r4, #0]
 8006084:	e7de      	b.n	8006044 <_malloc_r+0xa0>
 8006086:	bf00      	nop
 8006088:	200006cc 	.word	0x200006cc

0800608c <_realloc_r>:
 800608c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006090:	4680      	mov	r8, r0
 8006092:	4614      	mov	r4, r2
 8006094:	460e      	mov	r6, r1
 8006096:	b921      	cbnz	r1, 80060a2 <_realloc_r+0x16>
 8006098:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800609c:	4611      	mov	r1, r2
 800609e:	f7ff bf81 	b.w	8005fa4 <_malloc_r>
 80060a2:	b92a      	cbnz	r2, 80060b0 <_realloc_r+0x24>
 80060a4:	f7ff ff12 	bl	8005ecc <_free_r>
 80060a8:	4625      	mov	r5, r4
 80060aa:	4628      	mov	r0, r5
 80060ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060b0:	f000 f838 	bl	8006124 <_malloc_usable_size_r>
 80060b4:	4284      	cmp	r4, r0
 80060b6:	4607      	mov	r7, r0
 80060b8:	d802      	bhi.n	80060c0 <_realloc_r+0x34>
 80060ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80060be:	d812      	bhi.n	80060e6 <_realloc_r+0x5a>
 80060c0:	4621      	mov	r1, r4
 80060c2:	4640      	mov	r0, r8
 80060c4:	f7ff ff6e 	bl	8005fa4 <_malloc_r>
 80060c8:	4605      	mov	r5, r0
 80060ca:	2800      	cmp	r0, #0
 80060cc:	d0ed      	beq.n	80060aa <_realloc_r+0x1e>
 80060ce:	42bc      	cmp	r4, r7
 80060d0:	4622      	mov	r2, r4
 80060d2:	4631      	mov	r1, r6
 80060d4:	bf28      	it	cs
 80060d6:	463a      	movcs	r2, r7
 80060d8:	f7ff fed0 	bl	8005e7c <memcpy>
 80060dc:	4631      	mov	r1, r6
 80060de:	4640      	mov	r0, r8
 80060e0:	f7ff fef4 	bl	8005ecc <_free_r>
 80060e4:	e7e1      	b.n	80060aa <_realloc_r+0x1e>
 80060e6:	4635      	mov	r5, r6
 80060e8:	e7df      	b.n	80060aa <_realloc_r+0x1e>
	...

080060ec <_sbrk_r>:
 80060ec:	b538      	push	{r3, r4, r5, lr}
 80060ee:	4d06      	ldr	r5, [pc, #24]	; (8006108 <_sbrk_r+0x1c>)
 80060f0:	2300      	movs	r3, #0
 80060f2:	4604      	mov	r4, r0
 80060f4:	4608      	mov	r0, r1
 80060f6:	602b      	str	r3, [r5, #0]
 80060f8:	f7fc fc04 	bl	8002904 <_sbrk>
 80060fc:	1c43      	adds	r3, r0, #1
 80060fe:	d102      	bne.n	8006106 <_sbrk_r+0x1a>
 8006100:	682b      	ldr	r3, [r5, #0]
 8006102:	b103      	cbz	r3, 8006106 <_sbrk_r+0x1a>
 8006104:	6023      	str	r3, [r4, #0]
 8006106:	bd38      	pop	{r3, r4, r5, pc}
 8006108:	200006d4 	.word	0x200006d4

0800610c <__malloc_lock>:
 800610c:	4801      	ldr	r0, [pc, #4]	; (8006114 <__malloc_lock+0x8>)
 800610e:	f000 b811 	b.w	8006134 <__retarget_lock_acquire_recursive>
 8006112:	bf00      	nop
 8006114:	200006d8 	.word	0x200006d8

08006118 <__malloc_unlock>:
 8006118:	4801      	ldr	r0, [pc, #4]	; (8006120 <__malloc_unlock+0x8>)
 800611a:	f000 b80c 	b.w	8006136 <__retarget_lock_release_recursive>
 800611e:	bf00      	nop
 8006120:	200006d8 	.word	0x200006d8

08006124 <_malloc_usable_size_r>:
 8006124:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006128:	1f18      	subs	r0, r3, #4
 800612a:	2b00      	cmp	r3, #0
 800612c:	bfbc      	itt	lt
 800612e:	580b      	ldrlt	r3, [r1, r0]
 8006130:	18c0      	addlt	r0, r0, r3
 8006132:	4770      	bx	lr

08006134 <__retarget_lock_acquire_recursive>:
 8006134:	4770      	bx	lr

08006136 <__retarget_lock_release_recursive>:
 8006136:	4770      	bx	lr

08006138 <_init>:
 8006138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800613a:	bf00      	nop
 800613c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800613e:	bc08      	pop	{r3}
 8006140:	469e      	mov	lr, r3
 8006142:	4770      	bx	lr

08006144 <_fini>:
 8006144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006146:	bf00      	nop
 8006148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800614a:	bc08      	pop	{r3}
 800614c:	469e      	mov	lr, r3
 800614e:	4770      	bx	lr
