{'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['19:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4a9473dd10>]},
 'r_next': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['reset', 'r_reg', 'feedback_value', 'r_reg', 'r_reg']],
            'DLines': ['15:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4a947233d0>]},
 'r_reg': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['r_next']],
           'DLines': ['17:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a94731250>]}}
