{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365762137220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365762137221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 13:22:16 2013 " "Processing started: Fri Apr 12 13:22:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365762137221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365762137221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FIRBU_AM -c FIRBU_AM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FIRBU_AM -c FIRBU_AM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365762137221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1365762137744 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FIRBU_AM EP3C10E144C8 " "Selected device EP3C10E144C8 for design \"FIRBU_AM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1365762137849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1365762137935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1365762137935 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[0\] 1 200 0 0 " "Implementing clock multiplication of 1, clock division of 200, and phase shift of 0 degrees (0 ps) for pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllsdclocking_altpll.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/db/pllsdclocking_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2586 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1365762138002 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[1\] 9 20 0 0 " "Implementing clock multiplication of 9, clock division of 20, and phase shift of 0 degrees (0 ps) for pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pllsdclocking_altpll.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/db/pllsdclocking_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2587 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1365762138002 ""}  } { { "db/pllsdclocking_altpll.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/db/pllsdclocking_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2586 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1365762138002 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllADC:pllADCUnit\|altpll:altpll_component\|pllADC_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pllADC:pllADCUnit\|altpll:altpll_component\|pllADC_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllADC:pllADCUnit\|altpll:altpll_component\|pllADC_altpll:auto_generated\|wire_pll1_clk\[0\] 1 60 0 0 " "Implementing clock multiplication of 1, clock division of 60, and phase shift of 0 degrees (0 ps) for pllADC:pllADCUnit\|altpll:altpll_component\|pllADC_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/plladc_altpll.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/db/plladc_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2565 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1365762138004 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllADC:pllADCUnit\|altpll:altpll_component\|pllADC_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pllADC:pllADCUnit\|altpll:altpll_component\|pllADC_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/plladc_altpll.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/db/plladc_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2566 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1365762138004 ""}  } { { "db/plladc_altpll.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/db/plladc_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2565 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1365762138004 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1365762138411 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1365762138429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1365762138901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1365762138901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1365762138901 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1365762138901 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 14768 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1365762138936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 14770 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1365762138936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 14772 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1365762138936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 14774 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1365762138936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 14776 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1365762138936 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1365762138936 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1365762138941 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1365762138968 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 42 " "No exact pin location assignment(s) for 9 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_CLK2 " "Pin ADC_CLK2 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ADC_CLK2 } } } { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 38 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365762140000 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_INPUT2\[4\] " "Pin ADC_INPUT2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT2[4] } } } { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_INPUT2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 156 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365762140000 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_INPUT2\[3\] " "Pin ADC_INPUT2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT2[3] } } } { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_INPUT2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 155 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365762140000 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_INPUT2\[2\] " "Pin ADC_INPUT2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT2[2] } } } { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_INPUT2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 154 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365762140000 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_INPUT2\[1\] " "Pin ADC_INPUT2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT2[1] } } } { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_INPUT2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 153 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365762140000 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_INPUT2\[0\] " "Pin ADC_INPUT2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT2[0] } } } { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_INPUT2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365762140000 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_INPUT2\[5\] " "Pin ADC_INPUT2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT2[5] } } } { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_INPUT2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 157 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365762140000 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_INPUT2\[6\] " "Pin ADC_INPUT2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT2[6] } } } { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_INPUT2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 158 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365762140000 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_INPUT2\[7\] " "Pin ADC_INPUT2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT2[7] } } } { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_INPUT2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 159 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1365762140000 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1365762140000 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "320 " "TimeQuest Timing Analyzer is analyzing 320 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1365762141453 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365762141476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365762141476 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1365762141476 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1365762141476 ""}
{ "Info" "ISTA_SDC_FOUND" "FIRBU_AM.sdc " "Reading SDC File: 'FIRBU_AM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1365762141550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FIRBU_AM.sdc 26 CLK port " "Ignored filter at FIRBU_AM.sdc(26): CLK could not be matched with a port" {  } { { "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.sdc" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1365762141551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FIRBU_AM.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at FIRBU_AM.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"CLK\" -period 50.000ns \[get_ports \{CLK\}\] -waveform \{0.000 25.000\} " "create_clock -name \"CLK\" -period 50.000ns \[get_ports \{CLK\}\] -waveform \{0.000 25.000\}" {  } { { "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.sdc" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1365762141565 ""}  } { { "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.sdc" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1365762141565 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 16.666 -waveform \{0.000 8.333\} -name EXT_USB_CLK EXT_USB_CLK " "create_clock -period 16.666 -waveform \{0.000 8.333\} -name EXT_USB_CLK EXT_USB_CLK" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1365762141567 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name EXT_CLK EXT_CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name EXT_CLK EXT_CLK" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1365762141567 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SDTiming\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 200 -duty_cycle 50.00 -name \{SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{SDTiming\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 200 -duty_cycle 50.00 -name \{SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1365762141567 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SDTiming\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 9 -duty_cycle 50.00 -name \{SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{SDTiming\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 9 -duty_cycle 50.00 -name \{SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1365762141567 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllADCUnit\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{pllADCUnit\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pllADCUnit\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pllADCUnit\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{pllADCUnit\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pllADCUnit\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1365762141567 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllADCUnit\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pllADCUnit\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pllADCUnit\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pllADCUnit\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pllADCUnit\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pllADCUnit\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1365762141567 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1365762141567 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1365762141568 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "commandManagerUnit\|dataReaderUnit\|beginReading~0\|combout " "Node \"commandManagerUnit\|dataReaderUnit\|beginReading~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1365762141588 ""} { "Warning" "WSTA_SCC_NODE" "commandManagerUnit\|dataReaderUnit\|beginReading~0\|datab " "Node \"commandManagerUnit\|dataReaderUnit\|beginReading~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1365762141588 ""}  } { { "_sdCardFiles/dataReader.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/_sdCardFiles/dataReader.v" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1365762141588 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movingAverage:movingAverageUnit\|CLK_DIGITIZER " "Node: movingAverage:movingAverageUnit\|CLK_DIGITIZER was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141611 "|FIRBU_AM|movingAverage:movingAverageUnit|CLK_DIGITIZER"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST " "Node: RST was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141611 "|FIRBU_AM|RST"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|INIT_COMPLT " "Node: commandManager:commandManagerUnit\|INIT_COMPLT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141612 "|FIRBU_AM|commandManager:commandManagerUnit|INIT_COMPLT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WRITE_TYPE\[0\] " "Node: WRITE_TYPE\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141612 "|FIRBU_AM|WRITE_TYPE[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUT " "Node: BUT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141612 "|FIRBU_AM|BUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "peripheralController:peripheralControllerUnit\|CHANGE_REC_BUT " "Node: peripheralController:peripheralControllerUnit\|CHANGE_REC_BUT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141612 "|FIRBU_AM|peripheralController:peripheralControllerUnit|CHANGE_REC_BUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENA_FAT " "Node: ENA_FAT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141612 "|FIRBU_AM|ENA_FAT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|muteCounter:muteAfterCMD\|COMPLT " "Node: commandManager:commandManagerUnit\|muteCounter:muteAfterCMD\|COMPLT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141612 "|FIRBU_AM|commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|serialRespToParallelConverter:STP\|COMPLT " "Node: commandManager:commandManagerUnit\|serialRespToParallelConverter:STP\|COMPLT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141612 "|FIRBU_AM|commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|ADDONE_RC " "Node: commandManager:commandManagerUnit\|ADDONE_RC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141612 "|FIRBU_AM|commandManager:commandManagerUnit|ADDONE_RC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|ADDONE_BC " "Node: commandManager:commandManagerUnit\|ADDONE_BC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141613 "|FIRBU_AM|commandManager:commandManagerUnit|ADDONE_BC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|ADDONE_AC " "Node: commandManager:commandManagerUnit\|ADDONE_AC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141613 "|FIRBU_AM|commandManager:commandManagerUnit|ADDONE_AC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENA_AVG " "Node: ENA_AVG was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141613 "|FIRBU_AM|ENA_AVG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "USBTransceiver:USBTransceiverUnit\|state.transBlock11 " "Node: USBTransceiver:USBTransceiverUnit\|state.transBlock11 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141613 "|FIRBU_AM|USBTransceiver:USBTransceiverUnit|state.transBlock11"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digiBuffToSTWPump:digiBuffToSTWPumpUnit\|sectorToWritePumper:sectorToWritePumperUnit\|ENA_COUNTER " "Node: digiBuffToSTWPump:digiBuffToSTWPumpUnit\|sectorToWritePumper:sectorToWritePumperUnit\|ENA_COUNTER was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141614 "|FIRBU_AM|digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit\|WCLK_SW " "Node: sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit\|WCLK_SW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141614 "|FIRBU_AM|sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|WCLK_SW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digiBuffToSTWPump:digiBuffToSTWPumpUnit\|sectorToWritePumper:sectorToWritePumperUnit\|COMPLT_PUMPER " "Node: digiBuffToSTWPump:digiBuffToSTWPumpUnit\|sectorToWritePumper:sectorToWritePumperUnit\|COMPLT_PUMPER was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141614 "|FIRBU_AM|digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|COMPLT_PUMPER"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movingAverage:movingAverageUnit\|sectorToWriteDigitizer:sectorToWriteDigitizerUnit\|WADDR_DBUFF\[8\] " "Node: movingAverage:movingAverageUnit\|sectorToWriteDigitizer:sectorToWriteDigitizerUnit\|WADDR_DBUFF\[8\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365762141614 "|FIRBU_AM|movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[8]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1365762141739 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1365762141754 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365762141754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365762141754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365762141754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      EXT_CLK " "  20.000      EXT_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365762141754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666  EXT_USB_CLK " "  16.666  EXT_USB_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365762141754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 999.960 pllADCUnit\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 999.960 pllADCUnit\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365762141754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 pllADCUnit\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  16.666 pllADCUnit\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365762141754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "4000.000 SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "4000.000 SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365762141754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  44.444 SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  44.444 SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365762141754 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365762141754 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXT_CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node EXT_CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365762142369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RST " "Destination node RST" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2901 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365762142369 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1365762142369 ""}  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 14729 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365762142369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXT_USB_CLK~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node EXT_USB_CLK~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365762142369 ""}  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 32 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_USB_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 14731 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365762142369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllADC:pllADCUnit\|altpll:altpll_component\|pllADC_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pllADC:pllADCUnit\|altpll:altpll_component\|pllADC_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365762142370 ""}  } { { "db/plladc_altpll.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/db/plladc_altpll.v" 80 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2565 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365762142370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllADC:pllADCUnit\|altpll:altpll_component\|pllADC_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pllADC:pllADCUnit\|altpll:altpll_component\|pllADC_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365762142370 ""}  } { { "db/plladc_altpll.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/db/plladc_altpll.v" 80 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2565 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365762142370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365762142370 ""}  } { { "db/pllsdclocking_altpll.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/db/pllsdclocking_altpll.v" 80 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2586 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365762142370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365762142370 ""}  } { { "db/pllsdclocking_altpll.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/db/pllsdclocking_altpll.v" 80 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2586 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365762142370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SD_CLK~1  " "Automatically promoted node SD_CLK~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365762142371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.initMute " "Destination node state.initMute" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 124 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state.initMute" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.initMute } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2903 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365762142371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.initCard " "Destination node state.initCard" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 124 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state.initCard" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.initCard } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2904 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365762142371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "muteCounter:muteBetweenAllocationStatesUnit\|COMPLT " "Destination node muteCounter:muteBetweenAllocationStatesUnit\|COMPLT" {  } { { "_sdCardFiles/muteCounter.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/_sdCardFiles/muteCounter.v" 5 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muteCounter:muteBetweenAllocationStatesUnit|COMPLT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 319 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365762142371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.muteAfterWriteFAT2Tail " "Destination node state.muteAfterWriteFAT2Tail" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 124 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state.muteAfterWriteFAT2Tail" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.muteAfterWriteFAT2Tail } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2942 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365762142371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.writeFileUpdatedHeader " "Destination node state.writeFileUpdatedHeader" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 124 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state.writeFileUpdatedHeader" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.writeFileUpdatedHeader } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2943 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365762142371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.muteAfterWriteFAT1Tail " "Destination node state.muteAfterWriteFAT1Tail" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 124 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state.muteAfterWriteFAT1Tail" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.muteAfterWriteFAT1Tail } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2940 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365762142371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.writeFAT1Tail " "Destination node state.writeFAT1Tail" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 124 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state.writeFAT1Tail" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.writeFAT1Tail } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2939 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365762142371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.writeFAT2Tail " "Destination node state.writeFAT2Tail" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 124 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state.writeFAT2Tail" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.writeFAT2Tail } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2941 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365762142371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.writeBufStream " "Destination node state.writeBufStream" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 124 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state.writeBufStream" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.writeBufStream } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2935 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365762142371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.shutingDownAfterStopRec " "Destination node state.shutingDownAfterStopRec" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 124 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state.shutingDownAfterStopRec" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.shutingDownAfterStopRec } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 2936 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365762142371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1365762142371 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1365762142371 ""}  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 33 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 3883 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365762142371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365762142373 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 10981 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365762142373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "commandManager:commandManagerUnit\|nextState.beforeInit~0  " "Automatically promoted node commandManager:commandManagerUnit\|nextState.beforeInit~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365762142373 ""}  } { { "_sdCardFiles/commandManager.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/_sdCardFiles/commandManager.v" 272 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { commandManager:commandManagerUnit|nextState.beforeInit~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 7458 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365762142373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA\[0\]~0  " "Automatically promoted node DATA\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365762142374 ""}  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 746 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 0 { 0 ""} 0 7226 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365762142374 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1365762144279 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1365762144296 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1365762144298 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1365762144317 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1365762144342 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1365762144360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1365762144360 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1365762144376 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1365762145721 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1365762145740 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1365762145740 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 8 1 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 8 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1365762145772 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1365762145772 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1365762145772 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 13 4 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365762145773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365762145773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 6 5 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365762145773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 9 5 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365762145773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 1 13 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365762145773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 5 5 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365762145773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365762145773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 8 4 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1365762145773 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1365762145773 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1365762145773 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365762146037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1365762148436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365762154993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1365762155144 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1365762186783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:32 " "Fitter placement operations ending: elapsed time is 00:00:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365762186784 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1365762186791 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1365762191576 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1365762192011 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:07 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:07" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1365762194277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1365762196640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+02 ns 2.0% " "6e+02 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "" 0 -1 1365762226620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Store/Altera/MLP-16/FIRBU_AM_USB/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1365762228068 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1365762228068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:53 " "Fitter routing operations ending: elapsed time is 00:00:53" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365762250508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1365762250522 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1365762250522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1365762252468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1365762256067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1365762256147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1365762259548 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365762264379 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1365762265941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.fit.smsg " "Generated suppressed messages file C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1365762269685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "750 " "Peak virtual memory: 750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365762273511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 13:24:33 2013 " "Processing ended: Fri Apr 12 13:24:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365762273511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:17 " "Elapsed time: 00:02:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365762273511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365762273511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365762273511 ""}
