// Seed: 2659878821
module module_0 (
    output uwire id_0,
    output wire id_1,
    output wand id_2,
    input supply1 id_3,
    output wor id_4,
    output wire id_5,
    output tri0 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    input wire id_10,
    input wand id_11,
    input wand id_12,
    input tri id_13
    , id_19,
    output wand id_14,
    output supply1 id_15,
    input supply1 id_16,
    output wand id_17
);
  assign id_6 = id_11;
  id_20(
      .id_0(1), .id_1(1), .id_2(1'b0 && id_15), .id_3(id_9), .id_4(id_3)
  );
  wire id_21;
  integer id_22;
  assign id_5 = id_10;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output wor id_4,
    output wor id_5,
    input supply0 id_6,
    input wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply0 id_11
);
  integer id_13 = 1;
  module_0(
      id_0,
      id_5,
      id_8,
      id_7,
      id_8,
      id_8,
      id_10,
      id_9,
      id_10,
      id_9,
      id_1,
      id_1,
      id_6,
      id_2,
      id_8,
      id_0,
      id_7,
      id_8
  );
  assign id_5 = id_6 ^ 1;
endmodule
