#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 24 16:17:03 2024
# Process ID: 23704
# Current directory: D:/homework_space/FPGA/CPU8bit/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3104 D:\homework_space\FPGA\CPU8bit\cpu\cpu.xpr
# Log file: D:/homework_space/FPGA/CPU8bit/cpu/vivado.log
# Journal file: D:/homework_space/FPGA/CPU8bit/cpu\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2018.3/scripts/Vivado_init.tcl'
start_gui
open_project D:/homework_space/FPGA/CPU8bit/cpu/cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 736.391 ; gain = 86.617
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v
update_compile_order -fileset sim_1
add_files -norecurse D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_biu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_biu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_biu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_biu_behav xil_defaultlib.sim_biu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" Line 53. Module IO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" Line 28. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" Line 1. Module InstructionQueue doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.InstructionQueue
Compiling module xil_defaultlib.sim_biu
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_biu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_biu_behav -key {Behavioral:sim_1:Functional:sim_biu} -tclbatch {sim_biu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_biu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_biu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 790.562 ; gain = 4.707
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top sim_decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2458] undeclared symbol addr, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/sim_decoder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 24 16:19:11 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 791.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top sim_decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:26]
INFO: [VRFC 10-2458] undeclared symbol addr_wire_ou, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:26]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'memory_addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:38]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:26]
INFO: [VRFC 10-2458] undeclared symbol addr_wire_ou, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:26]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'memory_addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:38]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:26]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:26]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:34]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register cs is not permitted, left-hand side should be reg/integer/time/genvar [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:18]
ERROR: [VRFC 10-2865] module 'sim_decoder' ignored due to previous errors [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project D:/homework_space/FPGA/CPU8bit/cpu/cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register cs is not permitted, left-hand side should be reg/integer/time/genvar [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:18]
ERROR: [VRFC 10-2865] module 'sim_decoder' ignored due to previous errors [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cout' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:44]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v} 27
remove_bps -file {D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v} -line 27
add_bp {D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v} 27
remove_bps -file {D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v} -line 27
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <RegFlie> not found while processing module instance <m5> [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <RegFlie> not found while processing module instance <m5> [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1166.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1199.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
ERROR: [VRFC 10-2989] 'if_flag' is not declared [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v:59]
ERROR: [VRFC 10-2865] module 'decoder' ignored due to previous errors [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project D:/homework_space/FPGA/CPU8bit/cpu/cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
ERROR: [VRFC 10-2989] 'if_flag' is not declared [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v:59]
ERROR: [VRFC 10-2865] module 'decoder' ignored due to previous errors [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 15 into 'instruction' is out of bounds [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v:148]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 15 into 'instruction' is out of bounds [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v:148]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 15 into 'instruction' is out of bounds [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v:148]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1801.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1801.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1801.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.656 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v}
WARNING: [filemgmt 56-12] File 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v
update_compile_order -fileset sim_1
set_property top sim_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU8bit
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'addr_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" Line 53. Module IO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU8bit
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.sim_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cpu_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/sim_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 25 16:14:47 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cpu_behav -key {Behavioral:sim_1:Functional:sim_cpu} -tclbatch {sim_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1801.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top sim_decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top sim_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU8bit
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'addr_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" Line 53. Module IO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU8bit
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.sim_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cpu_behav -key {Behavioral:sim_1:Functional:sim_cpu} -tclbatch {sim_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU8bit
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'addr_wire' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" Line 53. Module IO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU8bit
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.sim_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cpu_behav -key {Behavioral:sim_1:Functional:sim_cpu} -tclbatch {sim_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU8bit
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" Line 53. Module IO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU8bit
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.sim_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cpu_behav -key {Behavioral:sim_1:Functional:sim_cpu} -tclbatch {sim_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
set_property top sim_decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/sim_decoder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 25 16:28:21 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2353.305 ; gain = 0.000
update_compile_order -fileset sources_1
current_sim simulation_119
update_compile_order -fileset sources_1
current_sim simulation_120
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
current_sim simulation_119
set_property top sim_biu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_biu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_biu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_biu_behav xil_defaultlib.sim_biu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_biu.v:67]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" Line 53. Module IO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" Line 30. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" Line 1. Module InstructionQueue doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.InstructionQueue
Compiling module xil_defaultlib.sim_biu
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_biu_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/sim_biu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 25 16:35:59 2024...
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_biu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_biu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_biu_behav xil_defaultlib.sim_biu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'instruction' [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_biu.v:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_biu_behav -key {Behavioral:sim_1:Functional:sim_biu} -tclbatch {sim_biu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_biu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_biu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
set_property top sim_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_119
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'addr_wire' on this module [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v:22]
ERROR: [VRFC 10-3180] cannot find port 'data_wire' on this module [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.sim_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cpu_behav -key {Behavioral:sim_1:Functional:sim_cpu} -tclbatch {sim_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.sim_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cpu_behav -key {Behavioral:sim_1:Functional:sim_cpu} -tclbatch {sim_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'addr_test' on this module [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v:22]
ERROR: [VRFC 10-3180] cannot find port 'data_test' on this module [D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_122
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" Line 53. Module IO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU8bit
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.sim_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cpu_behav -key {Behavioral:sim_1:Functional:sim_cpu} -tclbatch {sim_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_122
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 25 16:50:08 2024...
