Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/RAMB36E1.v" Line 1349: Timing violation in scope /tb_bram_combine/aaa/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1349_443 at time 1643 ps $setuphold (posedge CLKARDCLK,negedge RSTRAMARSTRAM,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,RSTRAMARSTRAM_delay)  $hold violation detected. Time: 1643 ps, Ref Event Time Stamp: 1555 ps, Data Event Time Stamp: 1643 ps, Limit: 453 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/RAMB36E1.v" Line 1349: Timing violation in scope /tb_bram_combine/aaa/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1349_443 at time 1643 ps $setuphold (posedge CLKARDCLK,negedge RSTRAMARSTRAM,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,RSTRAMARSTRAM_delay)  $hold violation detected. Time: 1643 ps, Ref Event Time Stamp: 1555 ps, Data Event Time Stamp: 1643 ps, Limit: 453 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/RAMB36E1.v" Line 1376: Timing violation in scope /tb_bram_combine/aaa/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1376_469 at time 1643 ps $setuphold (posedge CLKBWRCLK,negedge RSTRAMB,(0:0:0),(0:0:0),notifier_b,enbwren_clkb_p,enbwren_clkb_p,CLKBWRCLK_delay,RSTRAMB_delay)  $hold violation detected. Time: 1643 ps, Ref Event Time Stamp: 1555 ps, Data Event Time Stamp: 1643 ps, Limit: 453 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/RAMB36E1.v" Line 1376: Timing violation in scope /tb_bram_combine/aaa/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1376_469 at time 1643 ps $setuphold (posedge CLKBWRCLK,negedge RSTRAMB,(0:0:0),(0:0:0),notifier_b,enbwren_clkb_p,enbwren_clkb_p,CLKBWRCLK_delay,RSTRAMB_delay)  $hold violation detected. Time: 1643 ps, Ref Event Time Stamp: 1555 ps, Data Event Time Stamp: 1643 ps, Limit: 453 ps
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1001.555 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1001.555 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/RAMB36E1.v" Line 1363: Timing violation in scope /tb_bram_combine/aaa/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1363_456 at time 1101555 ps $setuphold (posedge CLKBWRCLK,posedge DIBDI,(0:0:0),(0:0:0),notifier_b,dibdi0_enable_p,dibdi0_enable_p,CLKBWRCLK_delay,DIBDI_delay)  $setup violation detected. Time: 1101555 ps, Data Event Time Stamp: 1100971 ps, Ref Event Time Stamp: 1101555 ps, Limit: 737 ps
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1101.555 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1101.555 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
