{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702225515204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702225515204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:25:15 2023 " "Processing started: Sun Dec 10 19:25:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702225515204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225515204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225515204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702225515506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702225515506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/full_adder_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/full_adder_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_Adder_1bit " "Found entity 1: full_Adder_1bit" {  } { { "FullAdder/full_Adder_1bit.v" "" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_Adder_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/full_adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/full_adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Found entity 1: full_adder_4bit" {  } { { "FullAdder/full_adder_4bit.v" "" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead/carry_lookahead_level1.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead/carry_lookahead_level1.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_Lookahead_Level1 " "Found entity 1: carry_Lookahead_Level1" {  } { { "carry_lookahead/carry_Lookahead_Level1.v" "" { Text "D:/Quartus_Workspace/Project2Merged/carry_lookahead/carry_Lookahead_Level1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/full_adder_lastbit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/full_adder_lastbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_lastBit " "Found entity 1: full_adder_lastBit" {  } { { "FullAdder/full_adder_lastBit.v" "" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_adder_lastBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux_not.v 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not " "Found entity 1: mux_not" {  } { { "MUX/mux_not.v" "" { Text "D:/Quartus_Workspace/Project2Merged/MUX/mux_not.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux_3x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux_3x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3x1 " "Found entity 1: mux_3x1" {  } { { "MUX/mux_3x1.v" "" { Text "D:/Quartus_Workspace/Project2Merged/MUX/mux_3x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/full_adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/full_adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_32bit " "Found entity 1: full_adder_32bit" {  } { { "FullAdder/full_adder_32bit.v" "" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead/secondlevel_p_g.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead/secondlevel_p_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondLevel_p_g " "Found entity 1: secondLevel_p_g" {  } { { "carry_lookahead/secondLevel_p_g.v" "" { Text "D:/Quartus_Workspace/Project2Merged/carry_lookahead/secondLevel_p_g.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead/firstlevel_p_g.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead/firstlevel_p_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 firstLevel_p_g " "Found entity 1: firstLevel_p_g" {  } { { "carry_lookahead/firstLevel_p_g.v" "" { Text "D:/Quartus_Workspace/Project2Merged/carry_lookahead/firstLevel_p_g.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead/carry_lookahead_level2.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead/carry_lookahead_level2.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_Lookahead_Level2 " "Found entity 1: carry_Lookahead_Level2" {  } { { "carry_lookahead/carry_Lookahead_Level2.v" "" { Text "D:/Quartus_Workspace/Project2Merged/carry_lookahead/carry_Lookahead_Level2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/full_adder_4bit_lastblock.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/full_adder_4bit_lastblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit_lastBlock " "Found entity 1: full_adder_4bit_lastBlock" {  } { { "FullAdder/full_adder_4bit_lastBlock.v" "" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_adder_4bit_lastBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "D:/Quartus_Workspace/Project2Merged/tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "D:/Quartus_Workspace/Project2Merged/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod/mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod/mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod/mod.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522325 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mod_cu.v(16) " "Verilog HDL information at mod_cu.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "mod/mod_cu.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_cu.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702225522326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod/mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod/mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod/mod_cu.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522327 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mod_dp.v(16) " "Verilog HDL information at mod_dp.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702225522327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod/mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod/mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/muxaktar.v 1 1 " "Found 1 design units, including 1 entities, in source file mux/muxaktar.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxAktar " "Found entity 1: muxAktar" {  } { { "MUX/muxAktar.v" "" { Text "D:/Quartus_Workspace/Project2Merged/MUX/muxAktar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225522329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225522329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alu " "Elaborating entity \"Alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702225522355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_32bit full_adder_32bit:fa1 " "Elaborating entity \"full_adder_32bit\" for hierarchy \"full_adder_32bit:fa1\"" {  } { { "Alu.v" "fa1" { Text "D:/Quartus_Workspace/Project2Merged/Alu.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firstLevel_p_g full_adder_32bit:fa1\|firstLevel_p_g:p_and_g " "Elaborating entity \"firstLevel_p_g\" for hierarchy \"full_adder_32bit:fa1\|firstLevel_p_g:p_and_g\"" {  } { { "FullAdder/full_adder_32bit.v" "p_and_g" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_adder_32bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_not full_adder_32bit:fa1\|firstLevel_p_g:p_and_g\|mux_not:mux_for_not0 " "Elaborating entity \"mux_not\" for hierarchy \"full_adder_32bit:fa1\|firstLevel_p_g:p_and_g\|mux_not:mux_for_not0\"" {  } { { "carry_lookahead/firstLevel_p_g.v" "mux_for_not0" { Text "D:/Quartus_Workspace/Project2Merged/carry_lookahead/firstLevel_p_g.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secondLevel_p_g full_adder_32bit:fa1\|secondLevel_p_g:pAndg " "Elaborating entity \"secondLevel_p_g\" for hierarchy \"full_adder_32bit:fa1\|secondLevel_p_g:pAndg\"" {  } { { "FullAdder/full_adder_32bit.v" "pAndg" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_adder_32bit.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_Lookahead_Level2 full_adder_32bit:fa1\|carry_Lookahead_Level2:cl2 " "Elaborating entity \"carry_Lookahead_Level2\" for hierarchy \"full_adder_32bit:fa1\|carry_Lookahead_Level2:cl2\"" {  } { { "FullAdder/full_adder_32bit.v" "cl2" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_adder_32bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_4bit full_adder_32bit:fa1\|full_adder_4bit:fullader2 " "Elaborating entity \"full_adder_4bit\" for hierarchy \"full_adder_32bit:fa1\|full_adder_4bit:fullader2\"" {  } { { "FullAdder/full_adder_32bit.v" "fullader2" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_adder_32bit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_Lookahead_Level1 full_adder_32bit:fa1\|full_adder_4bit:fullader2\|carry_Lookahead_Level1:cl1 " "Elaborating entity \"carry_Lookahead_Level1\" for hierarchy \"full_adder_32bit:fa1\|full_adder_4bit:fullader2\|carry_Lookahead_Level1:cl1\"" {  } { { "FullAdder/full_adder_4bit.v" "cl1" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_adder_4bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_Adder_1bit full_adder_32bit:fa1\|full_adder_4bit:fullader2\|full_Adder_1bit:fulladderB " "Elaborating entity \"full_Adder_1bit\" for hierarchy \"full_adder_32bit:fa1\|full_adder_4bit:fullader2\|full_Adder_1bit:fulladderB\"" {  } { { "FullAdder/full_adder_4bit.v" "fulladderB" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_adder_4bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3x1 full_adder_32bit:fa1\|full_adder_4bit:fullader2\|full_Adder_1bit:fulladderB\|mux_3x1:mux " "Elaborating entity \"mux_3x1\" for hierarchy \"full_adder_32bit:fa1\|full_adder_4bit:fullader2\|full_Adder_1bit:fulladderB\|mux_3x1:mux\"" {  } { { "FullAdder/full_Adder_1bit.v" "mux" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_Adder_1bit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_4bit_lastBlock full_adder_32bit:fa1\|full_adder_4bit_lastBlock:fullader8 " "Elaborating entity \"full_adder_4bit_lastBlock\" for hierarchy \"full_adder_32bit:fa1\|full_adder_4bit_lastBlock:fullader8\"" {  } { { "FullAdder/full_adder_32bit.v" "fullader8" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_adder_32bit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_lastBit full_adder_32bit:fa1\|full_adder_4bit_lastBlock:fullader8\|full_adder_lastBit:fulladder4 " "Elaborating entity \"full_adder_lastBit\" for hierarchy \"full_adder_32bit:fa1\|full_adder_4bit_lastBlock:fullader8\|full_adder_lastBit:fulladder4\"" {  } { { "FullAdder/full_adder_4bit_lastBlock.v" "fulladder4" { Text "D:/Quartus_Workspace/Project2Merged/FullAdder/full_adder_4bit_lastBlock.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:mod1 " "Elaborating entity \"mod\" for hierarchy \"mod:mod1\"" {  } { { "Alu.v" "mod1" { Text "D:/Quartus_Workspace/Project2Merged/Alu.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:mod1\|mod_cu:control_unit " "Elaborating entity \"mod_cu\" for hierarchy \"mod:mod1\|mod_cu:control_unit\"" {  } { { "mod/mod.v" "control_unit" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:mod1\|mod_dp:data_path_unit " "Elaborating entity \"mod_dp\" for hierarchy \"mod:mod1\|mod_dp:data_path_unit\"" {  } { { "mod/mod.v" "data_path_unit" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxAktar muxAktar:mux " "Elaborating entity \"muxAktar\" for hierarchy \"muxAktar:mux\"" {  } { { "Alu.v" "mux" { Text "D:/Quartus_Workspace/Project2Merged/Alu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225522443 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[0\] mod:mod1\|mod_dp:data_path_unit\|Temp\[0\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[0\]~1 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[0\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[0\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[0\]~1\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[1\] mod:mod1\|mod_dp:data_path_unit\|Temp\[1\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[1\]~5 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[1\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[1\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[1\]~5\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[2\] mod:mod1\|mod_dp:data_path_unit\|Temp\[2\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[2\]~9 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[2\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[2\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[2\]~9\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[3\] mod:mod1\|mod_dp:data_path_unit\|Temp\[3\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[3\]~13 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[3\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[3\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[3\]~13\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[4\] mod:mod1\|mod_dp:data_path_unit\|Temp\[4\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[4\]~17 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[4\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[4\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[4\]~17\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[5\] mod:mod1\|mod_dp:data_path_unit\|Temp\[5\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[5\]~21 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[5\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[5\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[5\]~21\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[6\] mod:mod1\|mod_dp:data_path_unit\|Temp\[6\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[6\]~25 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[6\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[6\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[6\]~25\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[7\] mod:mod1\|mod_dp:data_path_unit\|Temp\[7\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[7\]~29 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[7\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[7\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[7\]~29\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[8\] mod:mod1\|mod_dp:data_path_unit\|Temp\[8\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[8\]~33 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[8\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[8\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[8\]~33\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[9\] mod:mod1\|mod_dp:data_path_unit\|Temp\[9\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[9\]~37 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[9\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[9\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[9\]~37\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[10\] mod:mod1\|mod_dp:data_path_unit\|Temp\[10\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[10\]~41 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[10\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[10\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[10\]~41\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[11\] mod:mod1\|mod_dp:data_path_unit\|Temp\[11\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[11\]~45 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[11\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[11\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[11\]~45\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[12\] mod:mod1\|mod_dp:data_path_unit\|Temp\[12\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[12\]~49 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[12\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[12\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[12\]~49\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[13\] mod:mod1\|mod_dp:data_path_unit\|Temp\[13\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[13\]~53 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[13\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[13\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[13\]~53\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[14\] mod:mod1\|mod_dp:data_path_unit\|Temp\[14\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[14\]~57 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[14\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[14\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[14\]~57\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[15\] mod:mod1\|mod_dp:data_path_unit\|Temp\[15\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[15\]~61 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[15\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[15\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[15\]~61\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[16\] mod:mod1\|mod_dp:data_path_unit\|Temp\[16\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[16\]~65 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[16\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[16\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[16\]~65\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[17\] mod:mod1\|mod_dp:data_path_unit\|Temp\[17\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[17\]~69 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[17\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[17\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[17\]~69\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[18\] mod:mod1\|mod_dp:data_path_unit\|Temp\[18\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[18\]~73 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[18\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[18\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[18\]~73\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[19\] mod:mod1\|mod_dp:data_path_unit\|Temp\[19\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[19\]~77 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[19\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[19\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[19\]~77\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[20\] mod:mod1\|mod_dp:data_path_unit\|Temp\[20\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[20\]~81 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[20\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[20\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[20\]~81\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[21\] mod:mod1\|mod_dp:data_path_unit\|Temp\[21\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[21\]~85 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[21\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[21\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[21\]~85\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[22\] mod:mod1\|mod_dp:data_path_unit\|Temp\[22\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[22\]~89 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[22\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[22\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[22\]~89\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[23\] mod:mod1\|mod_dp:data_path_unit\|Temp\[23\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[23\]~93 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[23\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[23\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[23\]~93\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[24\] mod:mod1\|mod_dp:data_path_unit\|Temp\[24\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[24\]~97 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[24\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[24\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[24\]~97\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[25\] mod:mod1\|mod_dp:data_path_unit\|Temp\[25\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[25\]~101 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[25\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[25\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[25\]~101\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[26\] mod:mod1\|mod_dp:data_path_unit\|Temp\[26\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[26\]~105 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[26\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[26\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[26\]~105\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[27\] mod:mod1\|mod_dp:data_path_unit\|Temp\[27\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[27\]~109 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[27\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[27\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[27\]~109\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[28\] mod:mod1\|mod_dp:data_path_unit\|Temp\[28\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[28\]~113 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[28\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[28\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[28\]~113\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[29\] mod:mod1\|mod_dp:data_path_unit\|Temp\[29\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[29\]~117 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[29\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[29\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[29\]~117\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[30\] mod:mod1\|mod_dp:data_path_unit\|Temp\[30\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[30\]~121 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[30\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[30\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[30\]~121\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|Temp\[31\] mod:mod1\|mod_dp:data_path_unit\|Temp\[31\]~_emulated mod:mod1\|mod_dp:data_path_unit\|Temp\[31\]~125 " "Register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[31\]\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|Temp\[31\]~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|Temp\[31\]~125\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|Temp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod:mod1\|mod_dp:data_path_unit\|out_lt mod:mod1\|mod_dp:data_path_unit\|out_lt~_emulated mod:mod1\|mod_dp:data_path_unit\|out_lt~1 " "Register \"mod:mod1\|mod_dp:data_path_unit\|out_lt\" is converted into an equivalent circuit using register \"mod:mod1\|mod_dp:data_path_unit\|out_lt~_emulated\" and latch \"mod:mod1\|mod_dp:data_path_unit\|out_lt~1\"" {  } { { "mod/mod_dp.v" "" { Text "D:/Quartus_Workspace/Project2Merged/mod/mod_dp.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702225523069 "|Alu|mod:mod1|mod_dp:data_path_unit|out_lt"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702225523069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702225523477 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702225523916 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Workspace/Project2Merged/output_files/Project2.map.smsg " "Generated suppressed messages file D:/Quartus_Workspace/Project2Merged/output_files/Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225523944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702225524037 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225524037 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c_in " "No output dependent on input pin \"c_in\"" {  } { { "Alu.v" "" { Text "D:/Quartus_Workspace/Project2Merged/Alu.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702225524078 "|Alu|c_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702225524078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "495 " "Implemented 495 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702225524080 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702225524080 ""} { "Info" "ICUT_CUT_TM_LCELLS" "392 " "Implemented 392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702225524080 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702225524080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702225524112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:25:24 2023 " "Processing ended: Sun Dec 10 19:25:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702225524112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702225524112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702225524112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225524112 ""}
