{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631237002995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631237002995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 09 22:23:22 2021 " "Processing started: Thu Sep 09 22:23:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631237002995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631237002995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parte2 -c parte2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parte2 -c parte2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631237002995 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631237003328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "parte2.v 1 1 " "Using design file parte2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 parte2 " "Found entity 1: parte2" {  } { { "parte2.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_4/parte2/parte2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631237003399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1631237003399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus parte2.v(38) " "Verilog HDL Implicit Net warning at parte2.v(38): created implicit net for \"bus\"" {  } { { "parte2.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_4/parte2/parte2.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631237003400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busDado parte2.v(38) " "Verilog HDL Implicit Net warning at parte2.v(38): created implicit net for \"busDado\"" {  } { { "parte2.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_4/parte2/parte2.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631237003400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parte2 " "Elaborating entity \"parte2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631237003402 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busSnoopy parte2.v(7) " "Verilog HDL or VHDL warning at parte2.v(7): object \"busSnoopy\" assigned a value but never read" {  } { { "parte2.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_4/parte2/parte2.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631237003403 "|parte2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 parte2.v(35) " "Verilog HDL assignment warning at parte2.v(35): truncated value with size 32 to match size of target (2)" {  } { { "parte2.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_4/parte2/parte2.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631237003403 "|parte2"}
{ "Warning" "WSGN_SEARCH_FILE" "cache.v 1 1 " "Using design file cache.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_4/parte2/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631237003414 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1631237003414 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cache cache.v(12) " "Verilog HDL Parameter Declaration warning at cache.v(12): Parameter Declaration in module \"cache\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cache.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_4/parte2/cache.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1631237003414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:c1 " "Elaborating entity \"cache\" for hierarchy \"cache:c1\"" {  } { { "parte2.v" "c1" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_4/parte2/parte2.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631237003416 ""}
{ "Error" "EVRFX_VERI_PARAM_HAS_NO_VALUE" "readMiss cache.v(3) " "Verilog HDL error at cache.v(3): parameter \"readMiss\" has no initial or actual value" {  } { { "cache.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_4/parte2/cache.v" 3 0 0 } }  } 0 10996 "Verilog HDL error at %2!s!: parameter \"%1!s!\" has no initial or actual value" 0 0 "Quartus II" 0 -1 1631237003417 ""}
{ "Error" "EVRFX_VERI_PARAM_HAS_NO_VALUE" "readHit cache.v(3) " "Verilog HDL error at cache.v(3): parameter \"readHit\" has no initial or actual value" {  } { { "cache.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_4/parte2/cache.v" 3 0 0 } }  } 0 10996 "Verilog HDL error at %2!s!: parameter \"%1!s!\" has no initial or actual value" 0 0 "Quartus II" 0 -1 1631237003417 ""}
{ "Error" "EVRFX_VERI_PARAM_HAS_NO_VALUE" "writeBack cache.v(4) " "Verilog HDL error at cache.v(4): parameter \"writeBack\" has no initial or actual value" {  } { { "cache.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_4/parte2/cache.v" 4 0 0 } }  } 0 10996 "Verilog HDL error at %2!s!: parameter \"%1!s!\" has no initial or actual value" 0 0 "Quartus II" 0 -1 1631237003417 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cache:c1 " "Can't elaborate user hierarchy \"cache:c1\"" {  } { { "parte2.v" "c1" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_4/parte2/parte2.v" 38 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631237003417 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631237003476 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 09 22:23:23 2021 " "Processing ended: Thu Sep 09 22:23:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631237003476 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631237003476 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631237003476 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631237003476 ""}
