{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540454452214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540454452224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 16:00:52 2018 " "Processing started: Thu Oct 25 16:00:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540454452224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454452224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off motor -c motor " "Command: quartus_map --read_settings_files=on --write_settings_files=off motor -c motor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454452224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540454452779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540454452779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/motor/src/pwm_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/motor/src/pwm_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_drive " "Found entity 1: pwm_drive" {  } { { "../src/pwm_drive.v" "" { Text "E:/study/fpga/motor/src/pwm_drive.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454459643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454459643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/motor/src/motor_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/motor/src/motor_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_top " "Found entity 1: motor_top" {  } { { "../src/motor_top.v" "" { Text "E:/study/fpga/motor/src/motor_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454459645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454459645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/motor/src/filter_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/motor/src/filter_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_signal " "Found entity 1: filter_signal" {  } { { "../src/filter_signal.v" "" { Text "E:/study/fpga/motor/src/filter_signal.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454459646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454459646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_CNT time_cnt feed.v(53) " "Verilog HDL Declaration information at feed.v(53): object \"TIME_CNT\" differs only in case from object \"time_cnt\" in the same scope" {  } { { "../src/feed.v" "" { Text "E:/study/fpga/motor/src/feed.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540454459647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/motor/src/feed.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/motor/src/feed.v" { { "Info" "ISGN_ENTITY_NAME" "1 feed " "Found entity 1: feed" {  } { { "../src/feed.v" "" { Text "E:/study/fpga/motor/src/feed.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454459648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454459648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/motor/src/angle_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/motor/src/angle_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 angle_cal " "Found entity 1: angle_cal" {  } { { "../src/angle_cal.v" "" { Text "E:/study/fpga/motor/src/angle_cal.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454459649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454459649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_test.v 1 1 " "Found 1 design units, including 1 entities, in source file motor_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_test " "Found entity 1: motor_test" {  } { { "motor_test.v" "" { Text "E:/study/fpga/motor/quartus/motor_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454459651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454459651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "motor_test " "Elaborating entity \"motor_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540454459683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_top motor_top:motor_topEx01 " "Elaborating entity \"motor_top\" for hierarchy \"motor_top:motor_topEx01\"" {  } { { "motor_test.v" "motor_topEx01" { Text "E:/study/fpga/motor/quartus/motor_test.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540454459697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_drive motor_top:motor_topEx01\|pwm_drive:pwm_driveEx01 " "Elaborating entity \"pwm_drive\" for hierarchy \"motor_top:motor_topEx01\|pwm_drive:pwm_driveEx01\"" {  } { { "../src/motor_top.v" "pwm_driveEx01" { Text "E:/study/fpga/motor/src/motor_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540454459708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_drive.v(97) " "Verilog HDL assignment warning at pwm_drive.v(97): truncated value with size 32 to match size of target (1)" {  } { { "../src/pwm_drive.v" "" { Text "E:/study/fpga/motor/src/pwm_drive.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540454459709 "|motor_test|motor_top:motor_topEx01|pwm_drive:pwm_driveEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_signal motor_top:motor_topEx01\|filter_signal:filter_signalEx01 " "Elaborating entity \"filter_signal\" for hierarchy \"motor_top:motor_topEx01\|filter_signal:filter_signalEx01\"" {  } { { "../src/motor_top.v" "filter_signalEx01" { Text "E:/study/fpga/motor/src/motor_top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540454459718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "angle_cal motor_top:motor_topEx01\|angle_cal:angle_calEx01 " "Elaborating entity \"angle_cal\" for hierarchy \"motor_top:motor_topEx01\|angle_cal:angle_calEx01\"" {  } { { "../src/motor_top.v" "angle_calEx01" { Text "E:/study/fpga/motor/src/motor_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540454459727 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse_sig_rise angle_cal.v(34) " "Verilog HDL or VHDL warning at angle_cal.v(34): object \"pulse_sig_rise\" assigned a value but never read" {  } { { "../src/angle_cal.v" "" { Text "E:/study/fpga/motor/src/angle_cal.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540454459727 "|motor_test|motor_top:motor_topEx01|angle_cal:angle_calEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feed motor_top:motor_topEx01\|feed:feedEx01 " "Elaborating entity \"feed\" for hierarchy \"motor_top:motor_topEx01\|feed:feedEx01\"" {  } { { "../src/motor_top.v" "feedEx01" { Text "E:/study/fpga/motor/src/motor_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540454459744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bi24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bi24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bi24 " "Found entity 1: altsyncram_bi24" {  } { { "db/altsyncram_bi24.tdf" "" { Text "E:/study/fpga/motor/quartus/db/altsyncram_bi24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454461849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454461849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n0d " "Found entity 1: mux_n0d" {  } { { "db/mux_n0d.tdf" "" { Text "E:/study/fpga/motor/quartus/db/mux_n0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454462068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454462068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "E:/study/fpga/motor/quartus/db/decode_73g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454462154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454462154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vli.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vli.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vli " "Found entity 1: cntr_vli" {  } { { "db/cntr_vli.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cntr_vli.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454462272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454462272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_okc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_okc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_okc " "Found entity 1: cmpr_okc" {  } { { "db/cmpr_okc.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cmpr_okc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454462315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454462315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gdj " "Found entity 1: cntr_gdj" {  } { { "db/cntr_gdj.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cntr_gdj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454462381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454462381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aki " "Found entity 1: cntr_aki" {  } { { "db/cntr_aki.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cntr_aki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454462480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454462480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cmpr_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454462523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454462523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cntr_s6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454462590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454462590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "E:/study/fpga/motor/quartus/db/cmpr_hkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454462634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454462634 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540454463106 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1540454463225 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.10.25.16:01:05 Progress: Loading sldabeb58d4/alt_sld_fab_wrapper_hw.tcl " "2018.10.25.16:01:05 Progress: Loading sldabeb58d4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454465959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454467537 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454467634 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454468674 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454468808 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454468939 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454469084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454469089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454469096 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1540454469772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldabeb58d4/alt_sld_fab.v" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454469952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454469952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454470014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454470014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454470017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454470017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454470069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454470069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454470134 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454470134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454470134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/study/fpga/motor/quartus/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540454470188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454470188 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1540454470849 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1540454470849 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1540454470849 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1540454470849 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1540454470849 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1540454471613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540454471786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "784 " "Implemented 784 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540454472259 ""} { "Info" "ICUT_CUT_TM_OPINS" "181 " "Implemented 181 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540454472259 ""} { "Info" "ICUT_CUT_TM_LCELLS" "601 " "Implemented 601 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540454472259 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540454472259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/fpga/motor/quartus/output_files/motor.map.smsg " "Generated suppressed messages file E:/study/fpga/motor/quartus/output_files/motor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454472451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540454473159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 16:01:13 2018 " "Processing ended: Thu Oct 25 16:01:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540454473159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540454473159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540454473159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540454473159 ""}
