INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/minimario/Documents/6.111/ml_fpga/project_1/project_1.srcs/sources_1/new/relu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/minimario/Documents/6.111/ml_fpga/project_1/project_1.srcs/sim_1/new/relu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_tb
