{:input (genetic.crossover/dumb-crossover 1390650564 (genetic.mutation/change-names-remove-clause 74664796 (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire28_37_39_:missing , \\wire29_38_:missing_40 , wire30_45, wire31_49, wire32_48);\n  wire \\:missing_edge ;\n  wire \\wire10_:missing ;\n  wire \\wire11_41_:missing ;\n  wire \\wire11_:missing ;\n  wire wire12_13;\n  wire \\wire13_:missing ;\n  wire \\wire15_:missing ;\n  wire \\wire18_:missing_42 ;\n  wire \\wire19_:missing ;\n  wire wire22_41;\n  wire wire23;\n  wire wire24_41;\n  wire wire25;\n  input \\wire28_37_39_:missing ;\n  wire \\wire28_37_39_:missing ;\n  input \\wire29_38_:missing_40 ;\n  wire \\wire29_38_:missing_40 ;\n  wire \\wire2_:missing_23_25 ;\n  input wire30_45;\n  wire wire30_45;\n  output wire31_49;\n  wire wire31_49;\n  output wire32_48;\n  wire wire32_48;\n  wire wire33;\n  wire wire34_39;\n  wire \\wire34_:missing ;\n  wire wire35_41;\n  wire wire36_44_54;\n  wire wire36_53;\n  wire wire37_38;\n  wire \\wire38_:missing ;\n  wire \\wire3_:missing_26_27 ;\n  wire \\wire40_12_:missing_14 ;\n  wire \\wire40_12_:missing_16 ;\n  wire wire40_13_14_16;\n  wire wire40_21;\n  wire wire40_37_39;\n  wire \\wire40_46_:missing ;\n  wire wire40_47;\n  wire \\wire40_:missing_50_52 ;\n  wire wire41_42_43_45;\n  wire wire41_42_43_5;\n  wire wire41_48;\n  wire wire49_54;\n  wire wire50;\n  wire wire52;\n  wire wire53;\n  wire wire5_14;\n  wire wire5_15;\n  wire wire6_16;\n  wire \\wire7_:missing ;\n  wire wire8_24;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_17_19_20 ;\n  wire \\wire:missing_17_19_5 ;\n  wire \\wire:missing_41_55 ;\n  wire \\wire:missing_44_47 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5_15 = 2'h1 >> wire5_14;\n  assign wire5_14 = 4'h8 >> { wire40_13_14_16, \\wire40_12_:missing_14  };\n  assign \\wire15_:missing  = 4'h8 >> { wire5_15, \\wire:missing_edge  };\n  assign wire6_16 = 4'h8 >> { wire40_13_14_16, \\wire40_12_:missing_16  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_17_19_20 , \\wire:missing_17_19_5  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , \\wire18_:missing_42  };\n  assign \\wire19_:missing  = 4'h8 >> { \\wire:missing_17_19_20 , \\wire:missing_17_19_5  };\n  assign \\wire:missing_edge  = 2'h1 >> wire6_16;\n  assign \\wire:missing_edge  = 2'hx >> \\wire3_:missing_26_27 ;\n  assign \\wire34_:missing  = 2'h1 >> wire34_39;\n  assign \\wire:missing_edge  = 2'h1 >> wire35_41;\n  assign wire36_53 = 2'h1 >> wire36_44_54;\n  assign wire37_38 = 4'h6 >> { wire40_37_39, \\wire28_37_39_:missing  };\n  assign \\wire38_:missing  = 4'h6 >> { \\wire29_38_:missing_40 , wire37_38 };\n  assign wire34_39 = 4'h8 >> { wire40_37_39, \\wire28_37_39_:missing  };\n  assign \\wire7_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire40_12_:missing_14  = 4'h8 >> { \\wire29_38_:missing_40 , wire40_37_39 };\n  assign \\wire11_41_:missing  = 4'h6 >> { wire41_42_43_45, wire41_42_43_5 };\n  assign \\wire18_:missing_42  = 4'h8 >> { wire41_42_43_45, wire41_42_43_5 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire41_42_43_45, wire41_42_43_5 };\n  assign wire36_44_54 = 4'h8 >> { \\wire:missing_44_47 , \\wire:missing_edge  };\n  assign \\wire8_:missing  = 2'h1 >> wire8_24;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire10_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire11_:missing  = 2'hx >> \\wire11_41_:missing ;\n  assign wire12_13 = 4'h6 >> { \\wire40_12_:missing_16 , \\wire40_12_:missing_14  };\n  assign \\wire13_:missing  = 4'h6 >> { wire40_13_14_16, wire12_13 };\n  assign \\wire2_:missing_23_25  = 1'h0;\n  assign \\wire3_:missing_26_27  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire33 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_41_55 ;\n  assign wire49_54 = wire36_44_54;\n  assign wire53 = wire36_53;\n  assign wire52 = \\wire40_:missing_50_52 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire50 = \\wire40_:missing_50_52 ;\n  assign wire31_49 = wire49_54;\n  assign wire32_48 = wire41_48;\n  assign \\wire:missing_44_47  = wire40_47;\n  assign \\wire:missing_edge  = \\wire40_46_:missing ;\n  assign wire41_42_43_45 = wire30_45;\n  assign \\wire:missing_edge  = \\wire3_:missing_26_27 ;\n  assign wire25 = \\wire2_:missing_23_25 ;\n  assign wire8_24 = wire24_41;\n  assign wire23 = \\wire2_:missing_23_25 ;\n  assign \\wire:missing_edge  = wire22_41;\n  assign \\wire:missing_edge  = wire40_21;\n  assign \\wire:missing_17_19_20  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:3.1-114.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire28_37_39_:missing , \\wire29_38_:missing_40 , wire30_45, wire31_49, wire32_48);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:5.8-5.24\" *)\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:13.8-13.17\" *)\n  wire wire22_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:14.8-14.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:16.8-16.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:17.9-17.31\" *)\n  input \\wire28_37_39_:missing ;\n  wire \\wire28_37_39_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:19.9-19.31\" *)\n  input \\wire29_38_:missing_40 ;\n  wire \\wire29_38_:missing_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:21.8-21.29\" *)\n  wire \\wire2_:missing_23_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:22.9-22.18\" *)\n  input wire30_45;\n  wire wire30_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:24.10-24.19\" *)\n  output wire31_49;\n  wire wire31_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:26.10-26.19\" *)\n  output wire32_48;\n  wire wire32_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:28.8-28.14\" *)\n  wire wire33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:32.8-32.20\" *)\n  wire wire36_44_54;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:36.8-36.29\" *)\n  wire \\wire3_:missing_26_27 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:40.8-40.17\" *)\n  wire wire40_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:42.8-42.27\" *)\n  wire \\wire40_46_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:43.8-43.17\" *)\n  wire wire40_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:45.8-45.23\" *)\n  (* unused_bits = \"0\" *)\n  wire wire41_42_43_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:47.8-47.17\" *)\n  wire wire41_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:48.8-48.17\" *)\n  wire wire49_54;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:55.8-55.23\" *)\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:58.8-58.30\" *)\n  wire \\wire:missing_17_19_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:60.8-60.27\" *)\n  wire \\wire:missing_41_55 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:61.8-61.27\" *)\n  wire \\wire:missing_44_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6929CAA5.v:62.9-62.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire10_:missing  = 1'h1;\n  assign wire22_41 = 1'h0;\n  assign wire23 = 1'h0;\n  assign wire25 = 1'h0;\n  assign \\wire2_:missing_23_25  = 1'h0;\n  assign wire31_49 = 1'hx;\n  assign wire32_48 = 1'hx;\n  assign wire33 = 1'h0;\n  assign wire36_44_54 = 1'hx;\n  assign \\wire3_:missing_26_27  = 1'h1;\n  assign wire40_21 = 1'h0;\n  assign \\wire40_46_:missing  = 1'h0;\n  assign wire40_47 = 1'hx;\n  assign wire41_42_43_45 = wire30_45;\n  assign wire41_48 = 1'hx;\n  assign wire49_54 = 1'hx;\n  assign \\wire7_:missing  = 1'h1;\n  assign \\wire:missing_17_19_20  = 1'h0;\n  assign \\wire:missing_41_55  = 1'h0;\n  assign \\wire:missing_44_47  = 1'hx;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:17:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg/src/top.v'.\nSBY  2:17:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] Copy '/tmp/fuzzmount2DDF5D8C/6929CAA5.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg/src/6929CAA5.v'.\nSBY  2:17:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] Copy '/tmp/fuzzmount2DDF5D8C/6929CAA5.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg/src/6929CAA5.post.v'.\nSBY  2:17:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] engine_0: abc pdr\nSBY  2:17:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:17:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/6929CAA5.v:83$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/6929CAA5.v:83$42.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:17:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/6929CAA5.v:74$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/6929CAA5.v:74$33.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:17:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/6929CAA5.v:71$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/6929CAA5.v:71$30.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:17:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/6929CAA5.v:69$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/6929CAA5.v:69$28.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:17:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/6929CAA5.v:68$27_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/6929CAA5.v:68$27.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:17:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] base: Warning: Wire presynth.\\wire32_48 is used but has no driver.\nSBY  2:17:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] base: Warning: Wire presynth.\\wire:missing_44_47 is used but has no driver.\nSBY  2:17:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] base: finished (returncode=0)\nSBY  2:17:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:17:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] aig: Warning: Wire presynth.\\wire32_48 is used but has no driver.\nSBY  2:17:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] aig: Warning: Wire presynth.\\wire:missing_44_47 is used but has no driver.\nSBY  2:17:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] aig: finished (returncode=0)\nSBY  2:17:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:17:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:17:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] engine_0: Warning: The network has no constraints.\nSBY  2:17:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:17:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] engine_0: finished (returncode=0)\nSBY  2:17:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] engine_0: Status returned by engine: FAIL\nSBY  2:17:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:17:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:17:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:17:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg'.\nSBY  2:17:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfobwp_vg] DONE (FAIL, rc=2)\n", :err ""}}}