<stg><name>array_mult_Pipeline_ROWS_LOOP</name>


<trans_list>

<trans id="196" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:1 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %result_V_data_V, i4 %result_V_keep_V, i4 %result_V_strb_V, i1 0, i1 %result_V_last_V, i1 0, i1 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %result_V_last_V, i4 %result_V_strb_V, i4 %result_V_keep_V, i32 %result_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %in_b_load_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_21

]]></Node>
<StgValue><ssdm name="in_b_load_21_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %in_b_load_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_22

]]></Node>
<StgValue><ssdm name="in_b_load_22_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %in_b_load_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_20

]]></Node>
<StgValue><ssdm name="in_b_load_20_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %in_b_load_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_24

]]></Node>
<StgValue><ssdm name="in_b_load_24_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %in_b_load_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_23

]]></Node>
<StgValue><ssdm name="in_b_load_23_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %in_b_load_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_16

]]></Node>
<StgValue><ssdm name="in_b_load_16_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %in_b_load_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_17

]]></Node>
<StgValue><ssdm name="in_b_load_17_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %in_b_load_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_15

]]></Node>
<StgValue><ssdm name="in_b_load_15_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %in_b_load_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_19

]]></Node>
<StgValue><ssdm name="in_b_load_19_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %in_b_load_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_18

]]></Node>
<StgValue><ssdm name="in_b_load_18_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %in_b_load_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_11

]]></Node>
<StgValue><ssdm name="in_b_load_11_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %in_b_load_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_12

]]></Node>
<StgValue><ssdm name="in_b_load_12_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %in_b_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_10

]]></Node>
<StgValue><ssdm name="in_b_load_10_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %in_b_load_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_14

]]></Node>
<StgValue><ssdm name="in_b_load_14_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %in_b_load_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_13

]]></Node>
<StgValue><ssdm name="in_b_load_13_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %in_b_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_6

]]></Node>
<StgValue><ssdm name="in_b_load_6_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %in_b_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_7

]]></Node>
<StgValue><ssdm name="in_b_load_7_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %in_b_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_5

]]></Node>
<StgValue><ssdm name="in_b_load_5_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %in_b_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_9

]]></Node>
<StgValue><ssdm name="in_b_load_9_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %in_b_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_8

]]></Node>
<StgValue><ssdm name="in_b_load_8_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %in_b_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_1

]]></Node>
<StgValue><ssdm name="in_b_load_1_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %in_b_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_2

]]></Node>
<StgValue><ssdm name="in_b_load_2_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %in_b_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load

]]></Node>
<StgValue><ssdm name="in_b_load_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %in_b_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_4

]]></Node>
<StgValue><ssdm name="in_b_load_4_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %in_b_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_b_load_3

]]></Node>
<StgValue><ssdm name="in_b_load_3_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:28 %store_ln21 = store i3 0, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:29 %br_ln0 = br void %COLS_LOOP

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
COLS_LOOP:0 %i = load i3 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
COLS_LOOP:1 %icmp_ln30 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
COLS_LOOP:2 %add_ln30 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
COLS_LOOP:3 %br_ln30 = br i1 %icmp_ln30, void %COLS_LOOP.split, void %for.end52.exitStub

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="3">
<![CDATA[
COLS_LOOP.split:0 %zext_ln30 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
COLS_LOOP.split:4 %tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:5 %p_shl = zext i5 %tmp

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
COLS_LOOP.split:6 %mul_i_i250 = add i6 %p_shl, i6 %zext_ln30

]]></Node>
<StgValue><ssdm name="mul_i_i250"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="6">
<![CDATA[
COLS_LOOP.split:7 %zext_ln40 = zext i6 %mul_i_i250

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="6">
<![CDATA[
COLS_LOOP.split:8 %trunc_ln40 = trunc i6 %mul_i_i250

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
COLS_LOOP.split:17 %in_a_store_data_addr = getelementptr i32 %in_a_store_data, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="in_a_store_data_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:18 %in_a_store_data_load = load i5 %in_a_store_data_addr

]]></Node>
<StgValue><ssdm name="in_a_store_data_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
COLS_LOOP.split:83 %store_ln21 = store i3 %add_ln30, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:18 %in_a_store_data_load = load i5 %in_a_store_data_addr

]]></Node>
<StgValue><ssdm name="in_a_store_data_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
COLS_LOOP.split:23 %add_ln39_1 = add i5 %trunc_ln40, i5 2

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:24 %zext_ln39_1 = zext i5 %add_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
COLS_LOOP.split:25 %in_a_store_data_addr_2 = getelementptr i32 %in_a_store_data, i64 0, i64 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="in_a_store_data_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:26 %in_a_store_data_load_2 = load i5 %in_a_store_data_addr_2

]]></Node>
<StgValue><ssdm name="in_a_store_data_load_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
COLS_LOOP.split:27 %add_ln39_2 = add i5 %trunc_ln40, i5 3

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:28 %zext_ln39_2 = zext i5 %add_ln39_2

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
COLS_LOOP.split:29 %in_a_store_data_addr_3 = getelementptr i32 %in_a_store_data, i64 0, i64 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="in_a_store_data_addr_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:30 %in_a_store_data_load_3 = load i5 %in_a_store_data_addr_3

]]></Node>
<StgValue><ssdm name="in_a_store_data_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
COLS_LOOP.split:9 %add_ln40 = add i5 %trunc_ln40, i5 4

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:10 %zext_ln40_1 = zext i5 %add_ln40

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
COLS_LOOP.split:19 %add_ln39 = add i5 %trunc_ln40, i5 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:20 %zext_ln39 = zext i5 %add_ln39

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
COLS_LOOP.split:21 %in_a_store_data_addr_1 = getelementptr i32 %in_a_store_data, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="in_a_store_data_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:22 %in_a_store_data_load_1 = load i5 %in_a_store_data_addr_1

]]></Node>
<StgValue><ssdm name="in_a_store_data_load_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:26 %in_a_store_data_load_2 = load i5 %in_a_store_data_addr_2

]]></Node>
<StgValue><ssdm name="in_a_store_data_load_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:30 %in_a_store_data_load_3 = load i5 %in_a_store_data_addr_3

]]></Node>
<StgValue><ssdm name="in_a_store_data_load_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
COLS_LOOP.split:31 %in_a_store_data_addr_4 = getelementptr i32 %in_a_store_data, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="in_a_store_data_addr_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:32 %in_a_store_data_load_4 = load i5 %in_a_store_data_addr_4

]]></Node>
<StgValue><ssdm name="in_a_store_data_load_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:35 %mul_ln39_2 = mul i32 %in_a_store_data_load, i32 %in_b_load_read

]]></Node>
<StgValue><ssdm name="mul_ln39_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:45 %mul_ln39_7 = mul i32 %in_a_store_data_load, i32 %in_b_load_5_read

]]></Node>
<StgValue><ssdm name="mul_ln39_7"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:55 %mul_ln39_12 = mul i32 %in_a_store_data_load, i32 %in_b_load_10_read

]]></Node>
<StgValue><ssdm name="mul_ln39_12"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:65 %mul_ln39_17 = mul i32 %in_a_store_data_load, i32 %in_b_load_15_read

]]></Node>
<StgValue><ssdm name="mul_ln39_17"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:75 %mul_ln39_22 = mul i32 %in_a_store_data_load, i32 %in_b_load_20_read

]]></Node>
<StgValue><ssdm name="mul_ln39_22"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:22 %in_a_store_data_load_1 = load i5 %in_a_store_data_addr_1

]]></Node>
<StgValue><ssdm name="in_a_store_data_load_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:32 %in_a_store_data_load_4 = load i5 %in_a_store_data_addr_4

]]></Node>
<StgValue><ssdm name="in_a_store_data_load_4"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:33 %mul_ln39 = mul i32 %in_a_store_data_load_3, i32 %in_b_load_3_read

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:35 %mul_ln39_2 = mul i32 %in_a_store_data_load, i32 %in_b_load_read

]]></Node>
<StgValue><ssdm name="mul_ln39_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:36 %mul_ln39_3 = mul i32 %in_a_store_data_load_2, i32 %in_b_load_2_read

]]></Node>
<StgValue><ssdm name="mul_ln39_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:43 %mul_ln39_5 = mul i32 %in_a_store_data_load_3, i32 %in_b_load_8_read

]]></Node>
<StgValue><ssdm name="mul_ln39_5"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:45 %mul_ln39_7 = mul i32 %in_a_store_data_load, i32 %in_b_load_5_read

]]></Node>
<StgValue><ssdm name="mul_ln39_7"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:46 %mul_ln39_8 = mul i32 %in_a_store_data_load_2, i32 %in_b_load_7_read

]]></Node>
<StgValue><ssdm name="mul_ln39_8"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:53 %mul_ln39_10 = mul i32 %in_a_store_data_load_3, i32 %in_b_load_13_read

]]></Node>
<StgValue><ssdm name="mul_ln39_10"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:55 %mul_ln39_12 = mul i32 %in_a_store_data_load, i32 %in_b_load_10_read

]]></Node>
<StgValue><ssdm name="mul_ln39_12"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:65 %mul_ln39_17 = mul i32 %in_a_store_data_load, i32 %in_b_load_15_read

]]></Node>
<StgValue><ssdm name="mul_ln39_17"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:75 %mul_ln39_22 = mul i32 %in_a_store_data_load, i32 %in_b_load_20_read

]]></Node>
<StgValue><ssdm name="mul_ln39_22"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="94" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:33 %mul_ln39 = mul i32 %in_a_store_data_load_3, i32 %in_b_load_3_read

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:34 %mul_ln39_1 = mul i32 %in_a_store_data_load_4, i32 %in_b_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln39_1"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:36 %mul_ln39_3 = mul i32 %in_a_store_data_load_2, i32 %in_b_load_2_read

]]></Node>
<StgValue><ssdm name="mul_ln39_3"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:37 %mul_ln39_4 = mul i32 %in_a_store_data_load_1, i32 %in_b_load_1_read

]]></Node>
<StgValue><ssdm name="mul_ln39_4"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:43 %mul_ln39_5 = mul i32 %in_a_store_data_load_3, i32 %in_b_load_8_read

]]></Node>
<StgValue><ssdm name="mul_ln39_5"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:44 %mul_ln39_6 = mul i32 %in_a_store_data_load_4, i32 %in_b_load_9_read

]]></Node>
<StgValue><ssdm name="mul_ln39_6"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:46 %mul_ln39_8 = mul i32 %in_a_store_data_load_2, i32 %in_b_load_7_read

]]></Node>
<StgValue><ssdm name="mul_ln39_8"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:47 %mul_ln39_9 = mul i32 %in_a_store_data_load_1, i32 %in_b_load_6_read

]]></Node>
<StgValue><ssdm name="mul_ln39_9"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:53 %mul_ln39_10 = mul i32 %in_a_store_data_load_3, i32 %in_b_load_13_read

]]></Node>
<StgValue><ssdm name="mul_ln39_10"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:54 %mul_ln39_11 = mul i32 %in_a_store_data_load_4, i32 %in_b_load_14_read

]]></Node>
<StgValue><ssdm name="mul_ln39_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="104" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:34 %mul_ln39_1 = mul i32 %in_a_store_data_load_4, i32 %in_b_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln39_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:37 %mul_ln39_4 = mul i32 %in_a_store_data_load_1, i32 %in_b_load_1_read

]]></Node>
<StgValue><ssdm name="mul_ln39_4"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:44 %mul_ln39_6 = mul i32 %in_a_store_data_load_4, i32 %in_b_load_9_read

]]></Node>
<StgValue><ssdm name="mul_ln39_6"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:47 %mul_ln39_9 = mul i32 %in_a_store_data_load_1, i32 %in_b_load_6_read

]]></Node>
<StgValue><ssdm name="mul_ln39_9"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:54 %mul_ln39_11 = mul i32 %in_a_store_data_load_4, i32 %in_b_load_14_read

]]></Node>
<StgValue><ssdm name="mul_ln39_11"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:56 %mul_ln39_13 = mul i32 %in_a_store_data_load_2, i32 %in_b_load_12_read

]]></Node>
<StgValue><ssdm name="mul_ln39_13"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:57 %mul_ln39_14 = mul i32 %in_a_store_data_load_1, i32 %in_b_load_11_read

]]></Node>
<StgValue><ssdm name="mul_ln39_14"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:63 %mul_ln39_15 = mul i32 %in_a_store_data_load_3, i32 %in_b_load_18_read

]]></Node>
<StgValue><ssdm name="mul_ln39_15"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:64 %mul_ln39_16 = mul i32 %in_a_store_data_load_4, i32 %in_b_load_19_read

]]></Node>
<StgValue><ssdm name="mul_ln39_16"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:66 %mul_ln39_18 = mul i32 %in_a_store_data_load_2, i32 %in_b_load_17_read

]]></Node>
<StgValue><ssdm name="mul_ln39_18"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
COLS_LOOP.split:11 %in_a_store_last_addr = getelementptr i1 %in_a_store_last, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="in_a_store_last_addr"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:12 %mult_acc_last = load i5 %in_a_store_last_addr

]]></Node>
<StgValue><ssdm name="mult_acc_last"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
COLS_LOOP.split:13 %in_a_store_keep_addr = getelementptr i4 %in_a_store_keep, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="in_a_store_keep_addr"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:14 %mult_acc_keep = load i5 %in_a_store_keep_addr

]]></Node>
<StgValue><ssdm name="mult_acc_keep"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
COLS_LOOP.split:15 %in_a_store_strb_addr = getelementptr i4 %in_a_store_strb, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="in_a_store_strb_addr"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:16 %mult_acc_strb = load i5 %in_a_store_strb_addr

]]></Node>
<StgValue><ssdm name="mult_acc_strb"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:39 %add_ln39_4 = add i32 %mul_ln39, i32 %mul_ln39_1

]]></Node>
<StgValue><ssdm name="add_ln39_4"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:40 %add_ln39_5 = add i32 %add_ln39_4, i32 %mul_ln39_3

]]></Node>
<StgValue><ssdm name="add_ln39_5"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:49 %add_ln39_8 = add i32 %mul_ln39_5, i32 %mul_ln39_6

]]></Node>
<StgValue><ssdm name="add_ln39_8"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:50 %add_ln39_9 = add i32 %add_ln39_8, i32 %mul_ln39_8

]]></Node>
<StgValue><ssdm name="add_ln39_9"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:56 %mul_ln39_13 = mul i32 %in_a_store_data_load_2, i32 %in_b_load_12_read

]]></Node>
<StgValue><ssdm name="mul_ln39_13"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:57 %mul_ln39_14 = mul i32 %in_a_store_data_load_1, i32 %in_b_load_11_read

]]></Node>
<StgValue><ssdm name="mul_ln39_14"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:63 %mul_ln39_15 = mul i32 %in_a_store_data_load_3, i32 %in_b_load_18_read

]]></Node>
<StgValue><ssdm name="mul_ln39_15"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:64 %mul_ln39_16 = mul i32 %in_a_store_data_load_4, i32 %in_b_load_19_read

]]></Node>
<StgValue><ssdm name="mul_ln39_16"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:66 %mul_ln39_18 = mul i32 %in_a_store_data_load_2, i32 %in_b_load_17_read

]]></Node>
<StgValue><ssdm name="mul_ln39_18"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:67 %mul_ln39_19 = mul i32 %in_a_store_data_load_1, i32 %in_b_load_16_read

]]></Node>
<StgValue><ssdm name="mul_ln39_19"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:73 %mul_ln39_20 = mul i32 %in_a_store_data_load_3, i32 %in_b_load_23_read

]]></Node>
<StgValue><ssdm name="mul_ln39_20"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:74 %mul_ln39_21 = mul i32 %in_a_store_data_load_4, i32 %in_b_load_24_read

]]></Node>
<StgValue><ssdm name="mul_ln39_21"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:76 %mul_ln39_23 = mul i32 %in_a_store_data_load_2, i32 %in_b_load_22_read

]]></Node>
<StgValue><ssdm name="mul_ln39_23"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:77 %mul_ln39_24 = mul i32 %in_a_store_data_load_1, i32 %in_b_load_21_read

]]></Node>
<StgValue><ssdm name="mul_ln39_24"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0">
<![CDATA[
for.end52.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="134" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:12 %mult_acc_last = load i5 %in_a_store_last_addr

]]></Node>
<StgValue><ssdm name="mult_acc_last"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:14 %mult_acc_keep = load i5 %in_a_store_keep_addr

]]></Node>
<StgValue><ssdm name="mult_acc_keep"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="5">
<![CDATA[
COLS_LOOP.split:16 %mult_acc_strb = load i5 %in_a_store_strb_addr

]]></Node>
<StgValue><ssdm name="mult_acc_strb"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:38 %add_ln39_3 = add i32 %mul_ln39_4, i32 %mul_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:41 %mult_acc_data = add i32 %add_ln39_5, i32 %add_ln39_3

]]></Node>
<StgValue><ssdm name="mult_acc_data"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
COLS_LOOP.split:42 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %result_V_data_V, i4 %result_V_keep_V, i4 %result_V_strb_V, i1 %result_V_last_V, i32 %mult_acc_data, i4 %mult_acc_keep, i4 %mult_acc_strb, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:48 %add_ln39_7 = add i32 %mul_ln39_9, i32 %mul_ln39_7

]]></Node>
<StgValue><ssdm name="add_ln39_7"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:51 %mult_acc_data_1 = add i32 %add_ln39_9, i32 %add_ln39_7

]]></Node>
<StgValue><ssdm name="mult_acc_data_1"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:59 %add_ln39_12 = add i32 %mul_ln39_10, i32 %mul_ln39_11

]]></Node>
<StgValue><ssdm name="add_ln39_12"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:60 %add_ln39_13 = add i32 %add_ln39_12, i32 %mul_ln39_13

]]></Node>
<StgValue><ssdm name="add_ln39_13"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:67 %mul_ln39_19 = mul i32 %in_a_store_data_load_1, i32 %in_b_load_16_read

]]></Node>
<StgValue><ssdm name="mul_ln39_19"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:69 %add_ln39_16 = add i32 %mul_ln39_15, i32 %mul_ln39_16

]]></Node>
<StgValue><ssdm name="add_ln39_16"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:70 %add_ln39_17 = add i32 %add_ln39_16, i32 %mul_ln39_18

]]></Node>
<StgValue><ssdm name="add_ln39_17"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:73 %mul_ln39_20 = mul i32 %in_a_store_data_load_3, i32 %in_b_load_23_read

]]></Node>
<StgValue><ssdm name="mul_ln39_20"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:74 %mul_ln39_21 = mul i32 %in_a_store_data_load_4, i32 %in_b_load_24_read

]]></Node>
<StgValue><ssdm name="mul_ln39_21"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:76 %mul_ln39_23 = mul i32 %in_a_store_data_load_2, i32 %in_b_load_22_read

]]></Node>
<StgValue><ssdm name="mul_ln39_23"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:77 %mul_ln39_24 = mul i32 %in_a_store_data_load_1, i32 %in_b_load_21_read

]]></Node>
<StgValue><ssdm name="mul_ln39_24"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="151" st_id="9" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1" op_9_bw="0">
<![CDATA[
COLS_LOOP.split:52 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %result_V_data_V, i4 %result_V_keep_V, i4 %result_V_strb_V, i1 %result_V_last_V, i32 %mult_acc_data_1, i4 %mult_acc_keep, i4 %mult_acc_strb, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:58 %add_ln39_11 = add i32 %mul_ln39_14, i32 %mul_ln39_12

]]></Node>
<StgValue><ssdm name="add_ln39_11"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:61 %mult_acc_data_2 = add i32 %add_ln39_13, i32 %add_ln39_11

]]></Node>
<StgValue><ssdm name="mult_acc_data_2"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:68 %add_ln39_15 = add i32 %mul_ln39_19, i32 %mul_ln39_17

]]></Node>
<StgValue><ssdm name="add_ln39_15"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:71 %mult_acc_data_3 = add i32 %add_ln39_17, i32 %add_ln39_15

]]></Node>
<StgValue><ssdm name="mult_acc_data_3"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:79 %add_ln39_20 = add i32 %mul_ln39_20, i32 %mul_ln39_21

]]></Node>
<StgValue><ssdm name="add_ln39_20"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:80 %add_ln39_21 = add i32 %add_ln39_20, i32 %mul_ln39_23

]]></Node>
<StgValue><ssdm name="add_ln39_21"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="158" st_id="10" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1" op_9_bw="0">
<![CDATA[
COLS_LOOP.split:62 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %result_V_data_V, i4 %result_V_keep_V, i4 %result_V_strb_V, i1 %result_V_last_V, i32 %mult_acc_data_2, i4 %mult_acc_keep, i4 %mult_acc_strb, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:78 %add_ln39_19 = add i32 %mul_ln39_24, i32 %mul_ln39_22

]]></Node>
<StgValue><ssdm name="add_ln39_19"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
COLS_LOOP.split:81 %mult_acc_data_4 = add i32 %add_ln39_21, i32 %add_ln39_19

]]></Node>
<StgValue><ssdm name="mult_acc_data_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="161" st_id="11" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1" op_9_bw="0">
<![CDATA[
COLS_LOOP.split:72 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %result_V_data_V, i4 %result_V_keep_V, i4 %result_V_strb_V, i1 %result_V_last_V, i32 %mult_acc_data_3, i4 %mult_acc_keep, i4 %mult_acc_strb, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
COLS_LOOP.split:1 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
COLS_LOOP.split:2 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
COLS_LOOP.split:3 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1" op_9_bw="0">
<![CDATA[
COLS_LOOP.split:82 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %result_V_data_V, i4 %result_V_keep_V, i4 %result_V_strb_V, i1 %result_V_last_V, i32 %mult_acc_data_4, i4 %mult_acc_keep, i4 %mult_acc_strb, i1 %mult_acc_last

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
COLS_LOOP.split:84 %br_ln30 = br void %COLS_LOOP

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
