// Seed: 968821346
module module_0 (
    output tri id_0,
    input wor id_1,
    input supply1 id_2,
    output supply0 id_3
    , id_6,
    output supply1 id_4
);
  localparam id_7 = 1;
  localparam id_8 = id_7 - id_7;
  wire id_9;
  always id_6 <= id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd91,
    parameter id_5 = 32'd80
) (
    input wire _id_0#(._id_5(1 / "")) [id_0 : -1 'b0],
    input supply1 id_1,
    output supply1 id_2,
    input uwire id_3
);
  parameter id_6 = 1;
  wire [id_5 : id_0] id_7, id_8, id_9;
  assign id_2 = -1 ? id_0 : id_0;
  logic id_10;
  ;
  assign id_2 = -1;
  union packed {logic id_11;} id_12;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
  assign id_12 = "";
  initial id_12.id_11 <= id_8;
  always $unsigned(46);
  ;
endmodule
