# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../projectWateringSystem.srcs/sources_1/new/WateringSystem.vhd" \
"../../../../projectWateringSystem.srcs/sim_1/new/WS_TB.vhd" \

# Do not sort compile order
nosort
