Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Jan  6 11:25:48 2022
| Host         : DESKTOP-J29Q5DH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_Loopback_Top_timing_summary_routed.rpt -pb UART_Loopback_Top_timing_summary_routed.pb -rpx UART_Loopback_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_Loopback_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.850        0.000                      0                  139        0.099        0.000                      0                  139        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.850        0.000                      0                  139        0.099        0.000                      0                  139        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_Clk_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.024ns (27.147%)  route 2.748ns (72.853%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.725     5.328    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  UART_RX_Inst/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.800     6.584    UART_RX_Inst/r_Clk_Count_reg_n_0_[2]
    SLICE_X6Y98          LUT4 (Prop_lut4_I1_O)        0.116     6.700 r  UART_RX_Inst/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.797     7.496    UART_RX_Inst/r_Clk_Count[9]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.328     7.824 r  UART_RX_Inst/r_Clk_Count[9]_i_4/O
                         net (fo=1, routed)           0.436     8.260    UART_RX_Inst/r_Clk_Count[9]_i_4_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.124     8.384 r  UART_RX_Inst/r_Clk_Count[9]_i_2/O
                         net (fo=10, routed)          0.715     9.100    UART_RX_Inst/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.588    15.010    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[4]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.950    UART_RX_Inst/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_Clk_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 1.056ns (28.542%)  route 2.644ns (71.458%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.709     5.311    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  UART_RX_Inst/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          0.856     6.623    UART_RX_Inst/r_Clk_Count_reg_n_0_[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.148     6.771 r  UART_RX_Inst/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.797     7.568    UART_RX_Inst/r_Clk_Count[9]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.328     7.896 r  UART_RX_Inst/r_Clk_Count[9]_i_4/O
                         net (fo=1, routed)           0.436     8.332    UART_RX_Inst/r_Clk_Count[9]_i_4_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.124     8.456 r  UART_RX_Inst/r_Clk_Count[9]_i_2/O
                         net (fo=10, routed)          0.555     9.011    UART_RX_Inst/r_Clk_Count[9]_i_2_n_0
    SLICE_X4Y99          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.604    15.027    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[7]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    14.966    UART_RX_Inst/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_Clk_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 1.056ns (28.624%)  route 2.633ns (71.376%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.709     5.311    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  UART_RX_Inst/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          0.856     6.623    UART_RX_Inst/r_Clk_Count_reg_n_0_[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.148     6.771 r  UART_RX_Inst/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.797     7.568    UART_RX_Inst/r_Clk_Count[9]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.328     7.896 r  UART_RX_Inst/r_Clk_Count[9]_i_4/O
                         net (fo=1, routed)           0.436     8.332    UART_RX_Inst/r_Clk_Count[9]_i_4_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.124     8.456 r  UART_RX_Inst/r_Clk_Count[9]_i_2/O
                         net (fo=10, routed)          0.544     9.000    UART_RX_Inst/r_Clk_Count[9]_i_2_n_0
    SLICE_X4Y97          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.604    15.027    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[6]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y97          FDRE (Setup_fdre_C_CE)      -0.205    14.966    UART_RX_Inst/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_Clk_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 1.056ns (28.624%)  route 2.633ns (71.376%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.709     5.311    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  UART_RX_Inst/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          0.856     6.623    UART_RX_Inst/r_Clk_Count_reg_n_0_[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.148     6.771 r  UART_RX_Inst/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.797     7.568    UART_RX_Inst/r_Clk_Count[9]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.328     7.896 r  UART_RX_Inst/r_Clk_Count[9]_i_4/O
                         net (fo=1, routed)           0.436     8.332    UART_RX_Inst/r_Clk_Count[9]_i_4_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.124     8.456 r  UART_RX_Inst/r_Clk_Count[9]_i_2/O
                         net (fo=10, routed)          0.544     9.000    UART_RX_Inst/r_Clk_Count[9]_i_2_n_0
    SLICE_X4Y97          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.604    15.027    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[8]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y97          FDRE (Setup_fdre_C_CE)      -0.205    14.966    UART_RX_Inst/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_Clk_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 1.056ns (28.624%)  route 2.633ns (71.376%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.709     5.311    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  UART_RX_Inst/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          0.856     6.623    UART_RX_Inst/r_Clk_Count_reg_n_0_[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.148     6.771 r  UART_RX_Inst/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.797     7.568    UART_RX_Inst/r_Clk_Count[9]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.328     7.896 r  UART_RX_Inst/r_Clk_Count[9]_i_4/O
                         net (fo=1, routed)           0.436     8.332    UART_RX_Inst/r_Clk_Count[9]_i_4_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.124     8.456 r  UART_RX_Inst/r_Clk_Count[9]_i_2/O
                         net (fo=10, routed)          0.544     9.000    UART_RX_Inst/r_Clk_Count[9]_i_2_n_0
    SLICE_X4Y97          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.604    15.027    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[9]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y97          FDRE (Setup_fdre_C_CE)      -0.205    14.966    UART_RX_Inst/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.056ns (28.850%)  route 2.604ns (71.150%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.709     5.311    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  UART_RX_Inst/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          0.856     6.623    UART_RX_Inst/r_Clk_Count_reg_n_0_[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.148     6.771 r  UART_RX_Inst/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.797     7.568    UART_RX_Inst/r_Clk_Count[9]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.328     7.896 r  UART_RX_Inst/r_Clk_Count[9]_i_4/O
                         net (fo=1, routed)           0.436     8.332    UART_RX_Inst/r_Clk_Count[9]_i_4_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.124     8.456 r  UART_RX_Inst/r_Clk_Count[9]_i_2/O
                         net (fo=10, routed)          0.516     8.972    UART_RX_Inst/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y98          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.604    15.027    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[0]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.966    UART_RX_Inst/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_Clk_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.056ns (28.850%)  route 2.604ns (71.150%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.709     5.311    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  UART_RX_Inst/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          0.856     6.623    UART_RX_Inst/r_Clk_Count_reg_n_0_[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.148     6.771 r  UART_RX_Inst/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.797     7.568    UART_RX_Inst/r_Clk_Count[9]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.328     7.896 r  UART_RX_Inst/r_Clk_Count[9]_i_4/O
                         net (fo=1, routed)           0.436     8.332    UART_RX_Inst/r_Clk_Count[9]_i_4_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.124     8.456 r  UART_RX_Inst/r_Clk_Count[9]_i_2/O
                         net (fo=10, routed)          0.516     8.972    UART_RX_Inst/r_Clk_Count[9]_i_2_n_0
    SLICE_X4Y98          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.604    15.027    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[2]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.966    UART_RX_Inst/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.056ns (28.850%)  route 2.604ns (71.150%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.709     5.311    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  UART_RX_Inst/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          0.856     6.623    UART_RX_Inst/r_Clk_Count_reg_n_0_[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.148     6.771 r  UART_RX_Inst/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.797     7.568    UART_RX_Inst/r_Clk_Count[9]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.328     7.896 r  UART_RX_Inst/r_Clk_Count[9]_i_4/O
                         net (fo=1, routed)           0.436     8.332    UART_RX_Inst/r_Clk_Count[9]_i_4_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.124     8.456 r  UART_RX_Inst/r_Clk_Count[9]_i_2/O
                         net (fo=10, routed)          0.516     8.972    UART_RX_Inst/r_Clk_Count[9]_i_2_n_0
    SLICE_X4Y98          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.604    15.027    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[3]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.966    UART_RX_Inst/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_RX_Byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.828ns (22.441%)  route 2.862ns (77.559%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.725     5.328    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  UART_RX_Inst/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          1.014     6.798    UART_RX_Inst/r_Clk_Count_reg_n_0_[2]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.124     6.922 f  UART_RX_Inst/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.576     7.498    UART_RX_Inst/r_SM_Main[2]_i_3_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.622 f  UART_RX_Inst/r_SM_Main[2]_i_2/O
                         net (fo=25, routed)          0.659     8.281    UART_RX_Inst/r_SM_Main[2]_i_2_n_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I4_O)        0.124     8.405 r  UART_RX_Inst/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.612     9.017    UART_RX_Inst/r_RX_Byte[3]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.605    15.028    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[3]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y96          FDRE (Setup_fdre_C_CE)      -0.205    15.046    UART_RX_Inst/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_Clk_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.024ns (28.581%)  route 2.559ns (71.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.725     5.328    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  UART_RX_Inst/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.800     6.584    UART_RX_Inst/r_Clk_Count_reg_n_0_[2]
    SLICE_X6Y98          LUT4 (Prop_lut4_I1_O)        0.116     6.700 r  UART_RX_Inst/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.797     7.496    UART_RX_Inst/r_Clk_Count[9]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.328     7.824 r  UART_RX_Inst/r_Clk_Count[9]_i_4/O
                         net (fo=1, routed)           0.436     8.260    UART_RX_Inst/r_Clk_Count[9]_i_4_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.124     8.384 r  UART_RX_Inst/r_Clk_Count[9]_i_2/O
                         net (fo=10, routed)          0.526     8.910    UART_RX_Inst/r_Clk_Count[9]_i_2_n_0
    SLICE_X4Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.588    15.010    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[1]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.950    UART_RX_Inst/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  6.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 UART_RX_Inst/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_Clk_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.910%)  route 0.269ns (59.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  UART_RX_Inst/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  UART_RX_Inst/r_SM_Main_reg[1]/Q
                         net (fo=27, routed)          0.269     1.933    UART_RX_Inst/r_SM_Main_reg_n_0_[1]
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.045     1.978 r  UART_RX_Inst/r_Clk_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.978    UART_RX_Inst/r_Clk_Count[5]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.868     2.034    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[5]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     1.879    UART_RX_Inst/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 UART_RX_Inst/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_Clk_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.820%)  route 0.270ns (59.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  UART_RX_Inst/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  UART_RX_Inst/r_SM_Main_reg[1]/Q
                         net (fo=27, routed)          0.270     1.934    UART_RX_Inst/r_SM_Main_reg_n_0_[1]
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.979 r  UART_RX_Inst/r_Clk_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.979    UART_RX_Inst/r_Clk_Count[1]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.868     2.034    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[1]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092     1.880    UART_RX_Inst/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RX_Inst/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_Clk_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.194%)  route 0.328ns (63.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  UART_RX_Inst/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  UART_RX_Inst/r_SM_Main_reg[1]/Q
                         net (fo=27, routed)          0.328     1.992    UART_RX_Inst/r_SM_Main_reg_n_0_[1]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.045     2.037 r  UART_RX_Inst/r_Clk_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.037    UART_RX_Inst/r_Clk_Count[4]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.868     2.034    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.091     1.879    UART_RX_Inst/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 UART_RX_Inst/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  UART_RX_Inst/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.128     1.816    UART_TX_Inst/D[4]
    SLICE_X3Y95          FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    UART_TX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[4]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.072     1.611    UART_TX_Inst/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UART_TX_Inst/r_Clk_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_Clk_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    UART_TX_Inst/i_Clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  UART_TX_Inst/r_Clk_Count_reg[6]/Q
                         net (fo=5, routed)           0.173     1.837    UART_TX_Inst/r_Clk_Count_reg[6]
    SLICE_X6Y94          LUT5 (Prop_lut5_I3_O)        0.046     1.883 r  UART_TX_Inst/r_Clk_Count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.883    UART_TX_Inst/r_Clk_Count[8]
    SLICE_X6Y94          FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.874     2.039    UART_TX_Inst/i_Clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[8]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.131     1.666    UART_TX_Inst/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 UART_TX_Inst/r_Clk_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_Clk_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    UART_TX_Inst/i_Clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  UART_TX_Inst/r_Clk_Count_reg[6]/Q
                         net (fo=5, routed)           0.172     1.836    UART_TX_Inst/r_Clk_Count_reg[6]
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.045     1.881 r  UART_TX_Inst/r_Clk_Count[9]_i_3__0/O
                         net (fo=1, routed)           0.000     1.881    UART_TX_Inst/r_Clk_Count[9]
    SLICE_X6Y94          FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.874     2.039    UART_TX_Inst/i_Clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[9]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121     1.656    UART_TX_Inst/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 UART_RX_Inst/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.500%)  route 0.191ns (57.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  UART_RX_Inst/r_RX_Byte_reg[2]/Q
                         net (fo=2, routed)           0.191     1.854    UART_TX_Inst/D[2]
    SLICE_X3Y95          FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    UART_TX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[2]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.066     1.628    UART_TX_Inst/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 UART_TX_Inst/r_Clk_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_Clk_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.751%)  route 0.173ns (48.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    UART_TX_Inst/i_Clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  UART_TX_Inst/r_Clk_Count_reg[6]/Q
                         net (fo=5, routed)           0.173     1.837    UART_TX_Inst/r_Clk_Count_reg[6]
    SLICE_X6Y94          LUT4 (Prop_lut4_I1_O)        0.045     1.882 r  UART_TX_Inst/r_Clk_Count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.882    UART_TX_Inst/r_Clk_Count[7]
    SLICE_X6Y94          FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.874     2.039    UART_TX_Inst/i_Clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[7]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120     1.655    UART_TX_Inst/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UART_RX_Inst/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.880%)  route 0.153ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  UART_RX_Inst/r_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.153     1.818    UART_TX_Inst/D[3]
    SLICE_X3Y95          FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    UART_TX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[3]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.051     1.590    UART_TX_Inst/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 UART_TX_Inst/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.211%)  route 0.145ns (43.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    UART_TX_Inst/i_Clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  UART_TX_Inst/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  UART_TX_Inst/r_Bit_Index_reg[0]/Q
                         net (fo=6, routed)           0.145     1.808    UART_TX_Inst/r_Bit_Index_reg_n_0_[0]
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  UART_TX_Inst/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    UART_TX_Inst/r_Bit_Index[0]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  UART_TX_Inst/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.874     2.039    UART_TX_Inst/i_Clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  UART_TX_Inst/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.092     1.614    UART_TX_Inst/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y98     UART_RX_Inst/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    UART_RX_Inst/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     UART_RX_Inst/r_Clk_Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     UART_RX_Inst/r_Clk_Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    UART_RX_Inst/r_Clk_Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    UART_RX_Inst/r_Clk_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y98     UART_RX_Inst/r_Clk_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y98     UART_RX_Inst/r_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    UART_RX_Inst/r_Clk_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    UART_RX_Inst/r_Clk_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     UART_RX_Inst/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y98     UART_RX_Inst/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y98     UART_RX_Inst/r_Clk_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    UART_RX_Inst/r_Clk_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    UART_RX_Inst/r_Clk_Count_reg[1]/C



