
\
Command: %s
1870*	planAhead20
.read_checkpoint vc709_reference_nic_routed.dcpZ12-2866
L
-Analyzing %s Unisim elements for replacement
17*netlist2
678Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
K
Netlist was created with %s %s291*project2
Vivado2
2013.2Z1-479
Ž
Loading clock regions from %s
13*device2W
U/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xmlZ21-13

Loading clock buffers from %s
11*device2X
V/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xmlZ21-11
Š
&Loading clock placement rules from %s
318*place2J
H/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xmlZ30-318
ˆ
)Loading package pin functions from %s...
17*device2F
D/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xmlZ21-17
Œ
Loading package from %s
16*device2[
Y/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xmlZ21-16
}
Loading io standards from %s
15*device2G
E/opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xmlZ21-15
‰
+Loading device configuration modes from %s
14*device2E
C/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xmlZ21-14
1
Pushed %s inverter(s).
98*opt2
1Z31-138
M
 Attempting to get a license: %s
78*common2
Internal_bitstreamZ17-78
K
Failed to get a license: %s
295*common2
Internal_bitstreamZ17-301
Ú
Parsing XDC File [%s]
179*designutils2£
 /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/impl_1/.Xil/Vivado-11367-nf-test104.cl.cam.ac.uk/dcp/vc709_reference_nic_early.xdcZ20-179
ã
Finished Parsing XDC File [%s]
178*designutils2£
 /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/impl_1/.Xil/Vivado-11367-nf-test104.cl.cam.ac.uk/dcp/vc709_reference_nic_early.xdcZ20-178
Ô
Parsing XDC File [%s]
179*designutils2
š/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/impl_1/.Xil/Vivado-11367-nf-test104.cl.cam.ac.uk/dcp/vc709_reference_nic.xdcZ20-179
â
%Done setting XDC timing constraints.
35*timing2—
’/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc2
558@Z38-35
Ô
DImplicit search of objects for pattern '%s' matched to '%s' objects.1744*	planAhead2
clk_divide_reg[1]_i_1/O2
pin2Á
¼/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2
228@Z12-2286
€
Deriving generated clocks
2*timing2Á
¼/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2
1748@Z38-2
Ž
No ports matched '%s'.
584*	planAhead2
emcclk2Á
¼/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2
1938@Z12-584
š
"'%s' expects at least one object.
55*common2
set_property2Á
¼/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2
1938@Z17-55
Ž
No ports matched '%s'.
584*	planAhead2
emcclk2Á
¼/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2
1948@Z12-584
š
"'%s' expects at least one object.
55*common2
set_property2Á
¼/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2
1948@Z17-55
Ý
Finished Parsing XDC File [%s]
178*designutils2
š/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/impl_1/.Xil/Vivado-11367-nf-test104.cl.cam.ac.uk/dcp/vc709_reference_nic.xdcZ20-178
6
Reading XDEF placement.
206*designutilsZ20-206
4
Reading XDEF routing.
207*designutilsZ20-207
¤
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
Read XDEF File: 2

00:00:052

00:00:052

1314.4922
38.562Z17-268
3
Restoring placement.
754*designutilsZ20-754
—
ORestored %s out of %s XDEF sites from archive | CPU: %s secs | Memory: %s MB |
403*designutils2
88942
88942
	13.6900002
	80.128319Z20-403
Å
!Unisim Transformation Summary:
%s111*project2ˆ
…  A total of 606 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 45 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 552 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  WIRE => IBUF: 1 instances
Z1-111
1
%Phase 0 | Netlist Checksum: 0e2a1ab2
*common
§
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
read_checkpoint: 2

00:01:182

00:01:162

1347.3122

1197.617Z17-268
x
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
Implementation2
	xc7vx690tZ17-347
h
0Got license for feature '%s' and/or device '%s'
310*common2
Implementation2
	xc7vx690tZ17-349
]
,Running DRC as a precondition to command %s
1349*	planAhead2
write_bitstreamZ12-1349
5
Running DRC with %s threads
24*drc2
4Z23-27
Z
DRC finished with %s
1905*	planAhead2%
#0 Errors, 20 Warnings, 8 AdvisoriesZ12-3199
`
BPlease refer to the DRC report (report_drc) for more information.
1906*	planAheadZ12-3200
6
Loading data files...
1271*designutilsZ12-1165
5
Loading site data...
1273*designutilsZ12-1167
6
Loading route data...
1272*designutilsZ12-1166
6
Processing options...
1362*designutilsZ12-1514
3
Creating bitmap...
1249*designutilsZ12-1141
.
Creating bitstream...
7*	bitstreamZ40-7
L
%Bitstream compression saved %s bits.
26*	bitstream2
	178117888Z40-26
O
Writing bitstream %s...
11*	bitstream2
./vc709_reference_nic.bitZ40-11
=
Bitgen Completed Successfully.
1606*	planAheadZ12-1842
¦
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
write_bitstream: 2

00:03:472

00:03:382

1824.0162	
476.703Z17-268


End Record