--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml vhdl_wrapper_for_verilog.twx
vhdl_wrapper_for_verilog.ncd -o vhdl_wrapper_for_verilog.twr
vhdl_wrapper_for_verilog.pcf -ucf atlys.ucf

Design file:              vhdl_wrapper_for_verilog.ncd
Physical constraint file: vhdl_wrapper_for_verilog.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+-----------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                               | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                              | Phase  |
------------+------------+------------+------------+------------+-----------------------------------------------+--------+
DDR2RZQ     |    3.934(R)|      SLOW  |   -1.325(R)|      SLOW  |ddr_wrapper/ddr_interface/u_ddr2/c3_mcb_drp_clk|   0.000|
DDR2ZIO     |    3.651(R)|      SLOW  |   -0.755(R)|      SLOW  |ddr_wrapper/ddr_interface/u_ddr2/c3_mcb_drp_clk|   0.000|
------------+------------+------------+------------+------------+-----------------------------------------------+--------+

Setup/Hold to clock fx2Clk_in
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
fx2Data_io<0>|    2.340(R)|      SLOW  |   -0.044(R)|      SLOW  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<1>|    2.558(R)|      SLOW  |   -0.809(R)|      SLOW  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<2>|    2.149(R)|      SLOW  |   -0.221(R)|      SLOW  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<3>|    2.328(R)|      SLOW  |   -0.072(R)|      SLOW  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<4>|    2.005(R)|      SLOW  |    0.034(R)|      SLOW  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<5>|    2.165(R)|      SLOW  |   -0.132(R)|      SLOW  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<6>|    2.107(R)|      SLOW  |   -0.199(R)|      SLOW  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<7>|    2.092(R)|      SLOW  |    0.186(R)|      SLOW  |fx2Clk_in_BUFGP   |   0.000|
fx2GotData_in|    8.987(R)|      SLOW  |   -3.294(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
fx2GotRoom_in|    4.080(R)|      SLOW  |   -1.052(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+-------------------------------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                                 | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                                | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------------------------------+--------+
DDR2A<0>    |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2A<1>    |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2A<2>    |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2A<3>    |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2A<4>    |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2A<5>    |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2A<6>    |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2A<7>    |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2A<8>    |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2A<9>    |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2A<10>   |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2A<11>   |        12.047(R)|      SLOW  |         5.461(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2A<12>   |        12.047(R)|      SLOW  |         5.461(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2BA<0>   |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2BA<1>   |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2BA<2>   |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2CASN    |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2CKE     |        12.047(R)|      SLOW  |         5.461(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2CLK_N   |        12.149(R)|      SLOW  |         5.525(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2CLK_P   |        12.088(R)|      SLOW  |         5.500(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2DQ<0>   |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<1>   |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<2>   |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<3>   |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<4>   |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<5>   |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<6>   |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<7>   |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<8>   |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<9>   |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<10>  |        12.200(R)|      SLOW  |         5.562(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<11>  |        12.200(R)|      SLOW  |         5.562(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<12>  |        12.200(R)|      SLOW  |         5.562(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<13>  |        12.200(R)|      SLOW  |         5.562(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<14>  |        12.191(R)|      SLOW  |         5.553(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2DQ<15>  |        12.191(R)|      SLOW  |         5.553(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2LDM     |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2LDQS_N  |        12.211(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2LDQS_P  |        12.211(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2ODT     |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2RASN    |        12.068(R)|      SLOW  |         5.482(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2RZQ     |        19.905(R)|      SLOW  |         8.678(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_mcb_drp_clk  |   0.000|
DDR2UDM     |        12.209(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x_180|   0.000|
DDR2UDQS_N  |        12.211(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2UDQS_P  |        12.211(R)|      SLOW  |         5.571(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2WEN     |        12.059(R)|      SLOW  |         5.473(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_sysclk_2x    |   0.000|
DDR2ZIO     |        19.520(R)|      SLOW  |         8.500(R)|      FAST  |ddr_wrapper/ddr_interface/u_ddr2/c3_mcb_drp_clk  |   0.000|
leds<0>     |        20.431(R)|      SLOW  |         9.775(R)|      FAST  |ddr_wrapper/c3_clk0                              |   0.000|
leds<1>     |        20.217(R)|      SLOW  |         9.630(R)|      FAST  |ddr_wrapper/c3_clk0                              |   0.000|
leds<2>     |        20.043(R)|      SLOW  |         9.522(R)|      FAST  |ddr_wrapper/c3_clk0                              |   0.000|
leds<3>     |        20.742(R)|      SLOW  |         9.877(R)|      FAST  |ddr_wrapper/c3_clk0                              |   0.000|
leds<4>     |        19.576(R)|      SLOW  |         9.204(R)|      FAST  |ddr_wrapper/c3_clk0                              |   0.000|
leds<5>     |        19.416(R)|      SLOW  |         8.884(R)|      FAST  |ddr_wrapper/c3_clk0                              |   0.000|
leds<6>     |        21.247(R)|      SLOW  |        10.145(R)|      FAST  |ddr_wrapper/c3_clk0                              |   0.000|
leds<7>     |        20.835(R)|      SLOW  |         9.824(R)|      FAST  |ddr_wrapper/c3_clk0                              |   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------------------------------+--------+

Clock fx2Clk_in to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
fx2Addr_out<0>|        19.607(R)|      SLOW  |         9.410(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<0> |        19.219(R)|      SLOW  |         5.516(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<1> |        19.831(R)|      SLOW  |         5.984(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<2> |        18.792(R)|      SLOW  |         6.245(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<3> |        20.459(R)|      SLOW  |         6.352(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<4> |        21.546(R)|      SLOW  |         6.685(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<5> |        22.297(R)|      SLOW  |         6.975(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<6> |        21.016(R)|      SLOW  |         6.713(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
fx2Data_io<7> |        17.785(R)|      SLOW  |         6.774(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
fx2OE_out     |        20.161(R)|      SLOW  |         9.961(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
fx2PktEnd_out |        18.684(R)|      SLOW  |         8.423(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
fx2Read_out   |        19.928(R)|      SLOW  |         9.814(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
fx2Write_out  |        20.180(R)|      SLOW  |         9.788(R)|      FAST  |fx2Clk_in_BUFGP   |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.880|    1.370|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.087|         |         |         |
fx2Clk_in      |    8.942|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
fx2GotData_in  |fx2OE_out      |   17.639|
fx2GotData_in  |fx2Read_out    |   17.406|
fx2GotRoom_in  |fx2Data_io<0>  |   15.672|
fx2GotRoom_in  |fx2Data_io<1>  |   16.257|
fx2GotRoom_in  |fx2Data_io<2>  |   15.267|
fx2GotRoom_in  |fx2Data_io<3>  |   15.401|
fx2GotRoom_in  |fx2Data_io<4>  |   14.788|
fx2GotRoom_in  |fx2Data_io<5>  |   15.208|
fx2GotRoom_in  |fx2Data_io<6>  |   14.691|
fx2GotRoom_in  |fx2Data_io<7>  |   14.806|
fx2GotRoom_in  |fx2Write_out   |   12.740|
sw<0>          |fx2Data_io<0>  |   16.036|
sw<1>          |fx2Data_io<1>  |   17.695|
sw<2>          |fx2Data_io<2>  |   17.656|
sw<3>          |fx2Data_io<3>  |   21.471|
sw<4>          |fx2Data_io<4>  |   20.041|
sw<5>          |fx2Data_io<5>  |   19.567|
sw<6>          |fx2Data_io<6>  |   18.040|
sw<7>          |fx2Data_io<7>  |   13.894|
---------------+---------------+---------+


Analysis completed Mon Jun  2 18:53:17 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 452 MB



