verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../edit_my_ader_v1_0.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../edit_my_ader_v1_0.gen/sources_1/bd/design_1/ipshared/f805/hdl" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ipshared/33f8/hdl/my_adder_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/33f8/hdl/my_adder_v1_0.v" \
"../../../bd/design_1/ipshared/33f8/src/my_adder.v" \
"../../../bd/design_1/ip/design_1_my_adder_0_0/sim/design_1_my_adder_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
