
*** Running vivado
    with args -log PmodOLEDCtrl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodOLEDCtrl.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PmodOLEDCtrl.tcl -notrace
Command: synth_design -top PmodOLEDCtrl -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28689 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1295.730 ; gain = 81.883 ; free physical = 258 ; free virtual = 6112
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PmodOLEDCtrl' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:33]
INFO: [Synth 8-3491] module 'OledInit' declared at '/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:19' bound to instance 'Init' of component 'OledInit' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:83]
INFO: [Synth 8-638] synthesizing module 'OledInit' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:33]
INFO: [Synth 8-3491] module 'SpiCtrl' declared at '/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:21' bound to instance 'SPI_COMP' of component 'SpiCtrl' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:105]
INFO: [Synth 8-638] synthesizing module 'SpiCtrl' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'SpiCtrl' (1#1) [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:32]
INFO: [Synth 8-3491] module 'Delay' declared at '/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:19' bound to instance 'DELAY_COMP' of component 'Delay' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Delay' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Delay' (2#1) [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'OledInit' (3#1) [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:33]
INFO: [Synth 8-3491] module 'OledEx' declared at '/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:23' bound to instance 'Example' of component 'OledEx' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:84]
INFO: [Synth 8-638] synthesizing module 'OledEx' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:34]
INFO: [Synth 8-3491] module 'SpiCtrl' declared at '/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:21' bound to instance 'SPI_COMP' of component 'SpiCtrl' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:156]
INFO: [Synth 8-3491] module 'Delay' declared at '/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:19' bound to instance 'DELAY_COMP' of component 'Delay' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:167]
INFO: [Synth 8-3491] module 'charLib' declared at '/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.runs/synth_1/.Xil/Vivado-28632-andres-X555LA/realtime/charLib_stub.vhdl:5' bound to instance 'CHAR_LIB_COMP' of component 'charLib' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:175]
INFO: [Synth 8-638] synthesizing module 'charLib' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.runs/synth_1/.Xil/Vivado-28632-andres-X555LA/realtime/charLib_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'OledEx' (4#1) [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:34]
INFO: [Synth 8-226] default block is never used [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'PmodOLEDCtrl' (5#1) [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1347.355 ; gain = 133.508 ; free physical = 267 ; free virtual = 6115
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.355 ; gain = 133.508 ; free physical = 269 ; free virtual = 6118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.355 ; gain = 133.508 ; free physical = 269 ; free virtual = 6118
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/ip/charLib/charLib/charLib_in_context.xdc] for cell 'Example/CHAR_LIB_COMP'
Finished Parsing XDC File [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/ip/charLib/charLib/charLib_in_context.xdc] for cell 'Example/CHAR_LIB_COMP'
Parsing XDC File [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/constrs_1/imports/XDC/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/constrs_1/imports/XDC/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/constrs_1/imports/XDC/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PmodOLEDCtrl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PmodOLEDCtrl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1700.309 ; gain = 0.000 ; free physical = 128 ; free virtual = 5844
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Example/CHAR_LIB_COMP' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 230 ; free virtual = 5929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 230 ; free virtual = 5929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Example/CHAR_LIB_COMP. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 230 ; free virtual = 5929
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SpiCtrl'
INFO: [Synth 8-5544] ROM "SPI_FIN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Delay'
INFO: [Synth 8-5544] ROM "ms_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "temp_delay_ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,15][7:0]' into 'current_screen_reg[3,14][7:0]' [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,15] was removed.  [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:194]
INFO: [Synth 8-5546] ROM "FIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'PmodOLEDCtrl'
INFO: [Synth 8-5544] ROM "init_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "example_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    send |                              001 |                              001
                   hold1 |                              010 |                              010
                   hold2 |                              011 |                              011
                   hold3 |                              100 |                              100
                   hold4 |                              101 |                              101
                    done |                              110 |                              110
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'SpiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    hold |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
          oledinitialize |                             0010 |                               01
             oledexample |                             0100 |                               10
                    done |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'PmodOLEDCtrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 210 ; free virtual = 5922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 68    
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	  30 Input     12 Bit        Muxes := 1     
	  30 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  30 Input      8 Bit        Muxes := 64    
	   4 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  30 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	  28 Input      1 Bit        Muxes := 10    
	  30 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PmodOLEDCtrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module SpiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 1     
Module Delay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module OledInit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 10    
Module OledEx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 65    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  30 Input     12 Bit        Muxes := 1     
	  30 Input     11 Bit        Muxes := 1     
	  30 Input      8 Bit        Muxes := 64    
	   4 Input      8 Bit        Muxes := 16    
	  30 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  30 Input      2 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,15][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,15][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,15][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,14][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,14][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,14][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,14][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,13][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,13][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,13][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,13][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,12][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,12][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,12][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,12][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,11][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,11][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,11][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,11][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,10][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,10][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,10][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,10][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,9][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,9][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,9][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,8][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,8][0]' (FDE) to 'Example/current_screen_reg[1,9][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,8][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,8][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,7][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,7][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,7][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,7][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,6][0]' (FDE) to 'Example/current_screen_reg[1,9][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,6][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,6][0]' (FDE) to 'Example/current_screen_reg[1,9][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,6][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,5][0]' (FDE) to 'Example/current_screen_reg[0,5][3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,5][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,5][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,4][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,4][0]' (FDE) to 'Example/current_screen_reg[1,9][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,4][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,3][0]' (FDE) to 'Example/current_screen_reg[0,3][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,3][0]' (FDE) to 'Example/current_screen_reg[1,3][3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,3][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,3][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][0]' (FDE) to 'Example/current_screen_reg[1,9][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,2][0]' (FDE) to 'Example/current_screen_reg[1,9][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,2][0]' (FDE) to 'Example/current_screen_reg[1,9][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,2][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,1][0]' (FDE) to 'Example/current_screen_reg[1,1][3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,1][0]' (FDE) to 'Example/current_screen_reg[2,1][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,1][0]' (FDE) to 'Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,0][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,0][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,0][0]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,15][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,15][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,15][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,14][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,14][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,14][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,14][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,13][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,13][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,13][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,13][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,12][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,12][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,12][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,12][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,11][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,11][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,11][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,11][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,10][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,10][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,10][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,10][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,9][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,9][1]' (FDE) to 'Example/current_screen_reg[1,9][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,9][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,9][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,8][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,8][1]' (FDE) to 'Example/current_screen_reg[1,8][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,8][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,8][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,7][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,7][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,7][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,7][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,6][1]' (FDE) to 'Example/current_screen_reg[1,9][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,6][1]' (FDE) to 'Example/current_screen_reg[1,9][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[2,6][1]' (FDE) to 'Example/current_screen_reg[0,15][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,6][1]' (FDE) to 'Example/current_screen_reg[0,15][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Example/current_screen_reg[3,0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/current_screen_reg[3,0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/temp_delay_ms_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Example/temp_delay_ms_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/after_char_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Init/temp_dc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/temp_char_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/temp_addr_reg[10] )
WARNING: [Synth 8-3332] Sequential element (Init/temp_dc_reg) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (Example/after_char_state_reg[1]) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (Example/temp_delay_ms_reg[9]) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (Example/temp_delay_ms_reg[4]) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (Example/temp_char_reg[7]) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (Example/temp_addr_reg[10]) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3,0][5]) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3,0][7]) is unused and will be removed from module PmodOLEDCtrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:03 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 184 ; free virtual = 5903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+---------------------+---------------+----------------+
|Module Name  | RTL Object          | Depth x Width | Implemented As | 
+-------------+---------------------+---------------+----------------+
|OledInit     | after_state         | 32x1          | LUT            | 
|OledInit     | after_state         | 32x5          | LUT            | 
|OledInit     | temp_spi_data       | 32x1          | LUT            | 
|OledInit     | temp_spi_data       | 32x8          | LUT            | 
|OledEx       | after_state         | 32x1          | LUT            | 
|OledEx       | temp_addr           | 32x1          | LUT            | 
|PmodOLEDCtrl | Init/after_state    | 32x5          | LUT            | 
|PmodOLEDCtrl | Init/temp_spi_data  | 32x8          | LUT            | 
|PmodOLEDCtrl | Init/after_state    | 32x1          | LUT            | 
|PmodOLEDCtrl | Init/temp_spi_data  | 32x1          | LUT            | 
|PmodOLEDCtrl | Example/after_state | 32x1          | LUT            | 
|PmodOLEDCtrl | Example/temp_addr   | 32x1          | LUT            | 
+-------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 113 ; free virtual = 5725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:23 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 110 ; free virtual = 5722
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:23 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 128 ; free virtual = 5719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:25 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 129 ; free virtual = 5718
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:25 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 129 ; free virtual = 5718
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:25 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 129 ; free virtual = 5718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:25 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 129 ; free virtual = 5718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:25 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 129 ; free virtual = 5718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:25 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 129 ; free virtual = 5718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |charLib       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |charLib_bbox_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |    18|
|4     |LUT1           |    15|
|5     |LUT2           |    21|
|6     |LUT3           |    39|
|7     |LUT4           |    30|
|8     |LUT5           |    59|
|9     |LUT6           |    71|
|10    |MUXF7          |    10|
|11    |MUXF8          |     2|
|12    |FDRE           |   190|
|13    |FDSE           |     7|
|14    |IBUF           |     2|
|15    |OBUF           |     7|
+------+---------------+------+

Report Instance Areas: 
+------+---------------+----------+------+
|      |Instance       |Module    |Cells |
+------+---------------+----------+------+
|1     |top            |          |   480|
|2     |  Example      |OledEx    |   298|
|3     |    DELAY_COMP |Delay_0   |    59|
|4     |    SPI_COMP   |SpiCtrl_1 |    50|
|5     |  Init         |OledInit  |   168|
|6     |    DELAY_COMP |Delay     |    63|
|7     |    SPI_COMP   |SpiCtrl   |    52|
+------+---------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:25 . Memory (MB): peak = 1700.309 ; gain = 486.461 ; free physical = 129 ; free virtual = 5718
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1700.309 ; gain = 133.508 ; free physical = 187 ; free virtual = 5776
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:25 . Memory (MB): peak = 1700.316 ; gain = 486.461 ; free physical = 187 ; free virtual = 5776
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
157 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:27 . Memory (MB): peak = 1700.316 ; gain = 498.039 ; free physical = 175 ; free virtual = 5770
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.runs/synth_1/PmodOLEDCtrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PmodOLEDCtrl_utilization_synth.rpt -pb PmodOLEDCtrl_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1724.320 ; gain = 0.000 ; free physical = 163 ; free virtual = 5770
INFO: [Common 17-206] Exiting Vivado at Sun Oct 14 14:56:04 2018...
