# Primitive-RISC-V
Example of primitive single clock cycle RISC-V processor.

Architecture of processor based on:
![image](https://github.com/user-attachments/assets/618a5477-ddd7-4a22-80d5-e74d05265a0d)

---

Result's of simulation base modules:
MUX 2:1
![mux_2_1_waveform](https://github.com/user-attachments/assets/bcbe9de8-0c03-4c12-8f4a-a2886447684e)

---

ADDER
![adder_waveform](https://github.com/user-attachments/assets/9dbab0e0-8573-4644-9e3d-23a010301310)

---

PC
![pc_waveform](https://github.com/user-attachments/assets/34fa43cd-8d58-42e0-92d7-c28a83bac988)

---



