{"vcs1":{"timestamp_begin":1747727659.561754760, "rt":10.60, "ut":10.75, "st":0.64}}
{"vcselab":{"timestamp_begin":1747727670.227203387, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747727670.644568804, "rt":0.38, "ut":0.17, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747727658.972268292}
{"VCS_COMP_START_TIME": 1747727658.972268292}
{"VCS_COMP_END_TIME": 1747727671.147655309}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 494368}}
{"vcselab": {"peak_mem": 183888}}
