

================================================================
== Vitis HLS Report for 'yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS'
================================================================
* Date:           Tue Nov 19 23:15:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_max_pool_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2076679|  2076679|  20.767 ms|  20.767 ms|  2076679|  2076679|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_window_max_pool_fu_743  |window_max_pool  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_window_max_pool_fu_744  |window_max_pool  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5  |  2076677|  2076677|         9|          3|          1|  692224|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    961|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|      98|    469|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    477|    -|
|Register         |        -|    -|    1086|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1184|   1939|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+---------------------+---------+----+----+-----+-----+
    |          Instance          |        Module       | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------+---------------------+---------+----+----+-----+-----+
    |mul_4ns_10ns_12_1_1_U9      |mul_4ns_10ns_12_1_1  |        0|   0|   0|   63|    0|
    |mul_9ns_2ns_11_1_1_U5       |mul_9ns_2ns_11_1_1   |        0|   0|   0|   51|    0|
    |mul_9ns_2ns_11_1_1_U6       |mul_9ns_2ns_11_1_1   |        0|   0|   0|   51|    0|
    |mul_9ns_2ns_11_1_1_U7       |mul_9ns_2ns_11_1_1   |        0|   0|   0|   51|    0|
    |mul_9ns_2ns_11_1_1_U8       |mul_9ns_2ns_11_1_1   |        0|   0|   0|   51|    0|
    |grp_window_max_pool_fu_743  |window_max_pool      |        0|   0|  49|  101|    0|
    |grp_window_max_pool_fu_744  |window_max_pool      |        0|   0|  49|  101|    0|
    +----------------------------+---------------------+---------+----+----+-----+-----+
    |Total                       |                     |        0|   0|  98|  469|    0|
    +----------------------------+---------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_1_fu_1642_p2            |         +|   0|  0|  20|          15|           1|
    |add_ln1027_2_fu_1654_p2            |         +|   0|  0|  24|          17|           1|
    |add_ln1027_3_fu_1217_p2            |         +|   0|  0|  33|          26|           1|
    |add_ln1027_fu_1630_p2              |         +|   0|  0|  14|           6|           1|
    |add_ln144_1_fu_1748_p2             |         +|   0|  0|  12|          11|           1|
    |add_ln144_2_fu_1781_p2             |         +|   0|  0|  12|          11|           1|
    |add_ln144_fu_1711_p2               |         +|   0|  0|  12|          11|           1|
    |add_ln39_fu_1850_p2                |         +|   0|  0|  13|           4|           1|
    |add_ln871_fu_1803_p2               |         +|   0|  0|  12|          12|          12|
    |add_ln984_1_fu_1825_p2             |         +|   0|  0|  12|          12|          12|
    |add_ln984_fu_1808_p2               |         +|   0|  0|  12|          12|          12|
    |col_idx_fu_1000_p2                 |         +|   0|  0|  12|          11|          11|
    |col_idx_mid1_fu_1453_p2            |         +|   0|  0|  12|          11|          11|
    |col_stride_3_fu_1427_p2            |         +|   0|  0|  10|           2|           1|
    |conv_count_fu_1175_p2              |         +|   0|  0|  12|          12|           2|
    |conv_count_mid125_fu_1353_p2       |         +|   0|  0|  12|          12|           2|
    |conv_count_mid1_fu_1463_p2         |         +|   0|  0|  12|          12|           2|
    |out_col_3_fu_1117_p2               |         +|   0|  0|  14|           9|           1|
    |out_row_3_fu_904_p2                |         +|   0|  0|  14|           9|           1|
    |row_idx_fu_963_p2                  |         +|   0|  0|  12|          11|          11|
    |row_idx_mid1_fu_1093_p2            |         +|   0|  0|  12|          11|          11|
    |row_stride_3_fu_1077_p2            |         +|   0|  0|  10|           2|           1|
    |and_ln105_fu_1620_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter1_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter1_stage2  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state8_pp0_iter2_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op203_read_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op269_load_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op290_load_state6     |       and|   0|  0|   2|           1|           1|
    |last_fu_1625_p2                    |       and|   0|  0|   2|           1|           1|
    |cmp51_not_fu_1181_p2               |      icmp|   0|  0|  11|          11|           1|
    |cmp51_not_mid129_fu_1359_p2        |      icmp|   0|  0|  11|          11|           1|
    |cmp51_not_mid1_fu_1473_p2          |      icmp|   0|  0|  11|          11|           1|
    |cmp_not_fu_972_p2                  |      icmp|   0|  0|  11|          11|           1|
    |cmp_not_mid1178_fu_1038_p2         |      icmp|   0|  0|  11|          11|           1|
    |cmp_not_mid1_fu_1269_p2            |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln1019_fu_1615_p2             |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln1027_3_fu_899_p2            |      icmp|   0|  0|  16|          26|          26|
    |icmp_ln1027_4_fu_910_p2            |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1027_5_fu_1055_p2           |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1027_6_fu_1066_p2           |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln1027_7_fu_932_p2            |      icmp|   0|  0|  12|          15|          15|
    |notlhs1_fu_983_p2                  |      icmp|   0|  0|   8|           3|           3|
    |notlhs1_mid1_fu_1298_p2            |      icmp|   0|  0|   8|           3|           3|
    |notlhs_fu_885_p2                   |      icmp|   0|  0|  11|          10|          10|
    |notlhs_mid1_fu_919_p2              |      icmp|   0|  0|  11|          10|          10|
    |notrhs2_fu_1009_p2                 |      icmp|   0|  0|   8|           3|           3|
    |notrhs2_mid1_fu_1518_p2            |      icmp|   0|  0|   8|           3|           3|
    |notrhs_fu_991_p2                   |      icmp|   0|  0|  11|          10|          10|
    |notrhs_mid1_fu_1154_p2             |      icmp|   0|  0|  11|          10|          10|
    |ult63_fu_1191_p2                   |      icmp|   0|  0|  11|          11|          11|
    |ult65_fu_1044_p2                   |      icmp|   0|  0|  11|          11|          11|
    |ult67_fu_1281_p2                   |      icmp|   0|  0|  11|          11|          11|
    |ult69_fu_1370_p2                   |      icmp|   0|  0|  11|          11|          11|
    |ult71_fu_1485_p2                   |      icmp|   0|  0|  11|          11|          11|
    |ult_fu_978_p2                      |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |brmerge1679_fu_1201_p2             |        or|   0|  0|   2|           1|           1|
    |brmerge1679_mid1114_fu_1316_p2     |        or|   0|  0|   2|           1|           1|
    |brmerge1679_mid1216_fu_1244_p2     |        or|   0|  0|   2|           1|           1|
    |brmerge1679_mid139_fu_1380_p2      |        or|   0|  0|   2|           1|           1|
    |brmerge1679_mid1_fu_1496_p2        |        or|   0|  0|   2|           1|           1|
    |brmerge1683_fu_1212_p2             |        or|   0|  0|   2|           1|           1|
    |brmerge1683_mid147_fu_1405_p2      |        or|   0|  0|   2|           1|           1|
    |brmerge1683_mid1_fu_1529_p2        |        or|   0|  0|   2|           1|           1|
    |brmerge_fu_1186_p2                 |        or|   0|  0|   2|           1|           1|
    |brmerge_mid131_fu_1364_p2          |        or|   0|  0|   2|           1|           1|
    |brmerge_mid1_fu_1479_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln1027_1_fu_944_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1027_2_fu_1334_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1027_3_fu_1123_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1027_4_fu_1128_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1027_5_fu_1432_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1027_6_fu_1437_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1027_fu_1256_p2               |        or|   0|  0|   2|           1|           1|
    |tmp_fu_1207_p2                     |        or|   0|  0|   2|           1|           1|
    |tmp_mid145_fu_1399_p2              |        or|   0|  0|   2|           1|           1|
    |tmp_mid1_fu_1523_p2                |        or|   0|  0|   2|           1|           1|
    |conv_count_2_fu_1701_p3            |    select|   0|  0|  12|           1|           1|
    |select_ln1027_10_fu_937_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_11_fu_1261_p3        |    select|   0|  0|   9|           1|           9|
    |select_ln1027_12_fu_1083_p3        |    select|   0|  0|   9|           1|           1|
    |select_ln1027_13_fu_1274_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_14_fu_1291_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_15_fu_1303_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_16_fu_1310_p3        |    select|   0|  0|  11|           1|           1|
    |select_ln1027_17_fu_1099_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_18_fu_1717_p3        |    select|   0|  0|  12|           1|           1|
    |select_ln1027_19_fu_1321_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_1_fu_1032_p3         |    select|   0|  0|  11|           1|          11|
    |select_ln1027_20_fu_1328_p3        |    select|   0|  0|  11|           1|           1|
    |select_ln1027_21_fu_1724_p3        |    select|   0|  0|  11|           1|           1|
    |select_ln1027_22_fu_1105_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_23_fu_1111_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_24_fu_1339_p3        |    select|   0|  0|   2|           1|           2|
    |select_ln1027_25_fu_1133_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_26_fu_1344_p3        |    select|   0|  0|  11|           1|          11|
    |select_ln1027_27_fu_1159_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_28_fu_1737_p3        |    select|   0|  0|  12|           1|          12|
    |select_ln1027_29_fu_1386_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_2_fu_924_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln1027_30_fu_1393_p3        |    select|   0|  0|  11|           1|          11|
    |select_ln1027_31_fu_1410_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_32_fu_1754_p3        |    select|   0|  0|  11|           1|          11|
    |select_ln1027_33_fu_1417_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_34_fu_1422_p3        |    select|   0|  0|   9|           1|           9|
    |select_ln1027_35_fu_1442_p3        |    select|   0|  0|   4|           1|           1|
    |select_ln1027_36_fu_1767_p3        |    select|   0|  0|  12|           1|          12|
    |select_ln1027_37_fu_1502_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_38_fu_1510_p3        |    select|   0|  0|  11|           1|          11|
    |select_ln1027_39_fu_1535_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_3_fu_1222_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_40_fu_1787_p3        |    select|   0|  0|  11|           1|          11|
    |select_ln1027_41_fu_1798_p3        |    select|   0|  0|   2|           1|           2|
    |select_ln1027_42_fu_1635_p3        |    select|   0|  0|   6|           1|           1|
    |select_ln1027_43_fu_1647_p3        |    select|   0|  0|  15|           1|           1|
    |select_ln1027_44_fu_1659_p3        |    select|   0|  0|  17|           1|           1|
    |select_ln1027_4_fu_1232_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_5_fu_1239_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_6_fu_1049_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_7_fu_1249_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_8_fu_1060_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_9_fu_1071_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_fu_1017_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln984_1_fu_1731_p3          |    select|   0|  0|  12|           1|           1|
    |select_ln984_2_fu_1761_p3          |    select|   0|  0|  12|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |rev62_fu_1167_p2                   |       xor|   0|  0|   2|           1|           2|
    |rev64_fu_1195_p2                   |       xor|   0|  0|   2|           1|           2|
    |rev66_fu_1227_p2                   |       xor|   0|  0|   2|           1|           2|
    |rev68_fu_1285_p2                   |       xor|   0|  0|   2|           1|           2|
    |rev70_fu_1374_p2                   |       xor|   0|  0|   2|           1|           2|
    |rev72_fu_1490_p2                   |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 961|         586|         492|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |                             Name                            | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                    |  20|          4|    1|          4|
    |ap_done_int                                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                                      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                             |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695  |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707  |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719  |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731  |  14|          3|   16|         48|
    |col_stride_fu_224                                            |   9|          2|    2|          4|
    |grp_window_max_pool_fu_743_p_read1                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_743_p_read2                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_743_p_read3                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_743_p_read4                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_744_p_read1                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_744_p_read2                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_744_p_read3                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_744_p_read4                           |  14|          3|   16|         48|
    |inStream_TDATA_blk_n                                         |   9|          2|    1|          2|
    |indvar_flatten136_fu_244                                     |   9|          2|   17|         34|
    |indvar_flatten242_fu_252                                     |   9|          2|   26|         52|
    |indvar_flatten57_fu_236                                      |   9|          2|   15|         30|
    |indvar_flatten_fu_228                                        |   9|          2|    6|         12|
    |input_ch_idx_fu_220                                          |   9|          2|    4|          8|
    |line_buff_group_0_val_V_2_address0                           |  20|          4|   12|         48|
    |line_buff_group_0_val_V_address0                             |  14|          3|   12|         36|
    |line_buff_group_1_val_V_2_address0                           |  20|          4|   12|         48|
    |line_buff_group_1_val_V_address0                             |  14|          3|   12|         36|
    |line_buff_group_2_val_V_2_address0                           |  20|          4|   12|         48|
    |line_buff_group_2_val_V_address0                             |  14|          3|   12|         36|
    |line_buff_group_3_val_V_2_address0                           |  20|          4|   12|         48|
    |line_buff_group_3_val_V_address0                             |  14|          3|   12|         36|
    |outStream_TDATA_blk_n                                        |   9|          2|    1|          2|
    |out_col_fu_232                                               |   9|          2|    9|         18|
    |out_row_fu_248                                               |   9|          2|    9|         18|
    |row_stride_fu_240                                            |   9|          2|    2|          4|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                        | 477|        102|  387|       1112|
    +-------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |add_ln871_reg_2446                                           |  12|   0|   12|          0|
    |add_ln984_1_reg_2456                                         |  12|   0|   12|          0|
    |ap_CS_fsm                                                    |   3|   0|    3|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731  |  16|   0|   16|          0|
    |brmerge_mid131_reg_2344                                      |   1|   0|    1|          0|
    |brmerge_mid1_reg_2371                                        |   1|   0|    1|          0|
    |brmerge_reg_2334                                             |   1|   0|    1|          0|
    |cmp_not_mid1178_reg_2254                                     |   1|   0|    1|          0|
    |cmp_not_reg_2214                                             |   1|   0|    1|          0|
    |col_idx_reg_2231                                             |  11|   0|   11|          0|
    |col_stride_3_reg_2356                                        |   2|   0|    2|          0|
    |col_stride_fu_224                                            |   2|   0|    2|          0|
    |conv3_i_i_i2821607_reg_2140                                  |  11|   0|   11|          0|
    |conv3_i_i_i3291609_mid1_reg_2315                             |  11|   0|   11|          0|
    |conv3_i_i_i3291609_reg_2146                                  |  11|   0|   11|          0|
    |conv_count_mid125_reg_2339                                   |  12|   0|   12|          0|
    |conv_count_mid1_reg_2366                                     |  12|   0|   12|          0|
    |conv_count_reg_2329                                          |  12|   0|   12|          0|
    |curr_input_dest_V_fu_272                                     |   6|   0|    6|          0|
    |curr_input_dest_V_load_reg_2676                              |   6|   0|    6|          0|
    |curr_input_id_V_fu_268                                       |   5|   0|    5|          0|
    |curr_input_id_V_load_reg_2671                                |   5|   0|    5|          0|
    |curr_input_keep_V_fu_256                                     |   8|   0|    8|          0|
    |curr_input_keep_V_load_reg_2656                              |   8|   0|    8|          0|
    |curr_input_strb_V_fu_260                                     |   8|   0|    8|          0|
    |curr_input_strb_V_load_reg_2661                              |   8|   0|    8|          0|
    |curr_input_user_V_fu_264                                     |   2|   0|    2|          0|
    |curr_input_user_V_load_reg_2666                              |   2|   0|    2|          0|
    |icmp_ln1027_3_reg_2152                                       |   1|   0|    1|          0|
    |icmp_ln1027_4_reg_2162                                       |   1|   0|    1|          0|
    |indvar_flatten136_fu_244                                     |  17|   0|   17|          0|
    |indvar_flatten136_load_reg_2125                              |  17|   0|   17|          0|
    |indvar_flatten242_fu_252                                     |  26|   0|   26|          0|
    |indvar_flatten242_load_reg_2135                              |  26|   0|   26|          0|
    |indvar_flatten57_fu_236                                      |  15|   0|   15|          0|
    |indvar_flatten57_load_reg_2120                               |  15|   0|   15|          0|
    |indvar_flatten_fu_228                                        |   6|   0|    6|          0|
    |indvar_flatten_load_reg_2209                                 |   6|   0|    6|          0|
    |input_ch_idx_fu_220                                          |   4|   0|    4|          0|
    |input_ch_idx_load_reg_2244                                   |   4|   0|    4|          0|
    |input_h_cast_cast_reg_2107                                   |   9|   0|   11|          2|
    |input_w_cast_cast_reg_2100                                   |   9|   0|   11|          2|
    |kernel_window_val_V_10_reg_2561                              |  16|   0|   16|          0|
    |kernel_window_val_V_11_reg_2641                              |  16|   0|   16|          0|
    |kernel_window_val_V_12_reg_2566                              |  16|   0|   16|          0|
    |kernel_window_val_V_13_reg_2646                              |  16|   0|   16|          0|
    |kernel_window_val_V_14_reg_2571                              |  16|   0|   16|          0|
    |kernel_window_val_V_15_reg_2651                              |  16|   0|   16|          0|
    |kernel_window_val_V_1_reg_2616                               |  16|   0|   16|          0|
    |kernel_window_val_V_2_reg_2541                               |  16|   0|   16|          0|
    |kernel_window_val_V_3_reg_2621                               |  16|   0|   16|          0|
    |kernel_window_val_V_4_reg_2546                               |  16|   0|   16|          0|
    |kernel_window_val_V_5_reg_2626                               |  16|   0|   16|          0|
    |kernel_window_val_V_6_reg_2551                               |  16|   0|   16|          0|
    |kernel_window_val_V_7_reg_2631                               |  16|   0|   16|          0|
    |kernel_window_val_V_8_reg_2556                               |  16|   0|   16|          0|
    |kernel_window_val_V_9_reg_2636                               |  16|   0|   16|          0|
    |kernel_window_val_V_reg_2536                                 |  16|   0|   16|          0|
    |last_reg_2441                                                |   1|   0|    1|          0|
    |last_reg_2441_pp0_iter2_reg                                  |   1|   0|    1|          0|
    |line_buff_group_0_val_V_addr_reg_2576                        |  12|   0|   12|          0|
    |line_buff_group_1_val_V_addr_reg_2586                        |  12|   0|   12|          0|
    |line_buff_group_2_val_V_addr_reg_2596                        |  12|   0|   12|          0|
    |line_buff_group_3_val_V_addr_reg_2606                        |  12|   0|   12|          0|
    |mul_ln871_reg_2389                                           |  12|   0|   12|          0|
    |notlhs1_reg_2225                                             |   1|   0|    1|          0|
    |notrhs2_reg_2239                                             |   1|   0|    1|          0|
    |or_ln1027_1_reg_2198                                         |   1|   0|    1|          0|
    |or_ln1027_4_reg_2304                                         |   1|   0|    1|          0|
    |out_col_1_reg_2114                                           |   9|   0|    9|          0|
    |out_col_3_reg_2299                                           |   9|   0|    9|          0|
    |out_col_fu_232                                               |   9|   0|    9|          0|
    |out_row_1_reg_2130                                           |   9|   0|    9|          0|
    |out_row_3_reg_2156                                           |   9|   0|    9|          0|
    |out_row_fu_248                                               |   9|   0|    9|          0|
    |row_idx_mid1_reg_2275                                        |  11|   0|   11|          0|
    |row_stride_3_reg_2264                                        |   2|   0|    2|          0|
    |row_stride_fu_240                                            |   2|   0|    2|          0|
    |select_ln1027_10_reg_2184                                    |   1|   0|    1|          0|
    |select_ln1027_12_reg_2270                                    |   9|   0|    9|          0|
    |select_ln1027_22_reg_2281                                    |   1|   0|    1|          0|
    |select_ln1027_23_reg_2286                                    |   1|   0|    1|          0|
    |select_ln1027_25_reg_2309                                    |   2|   0|    2|          0|
    |select_ln1027_27_reg_2324                                    |   1|   0|    1|          0|
    |select_ln1027_2_reg_2179                                     |   1|   0|    1|          0|
    |select_ln1027_33_reg_2349                                    |   1|   0|    1|          0|
    |select_ln1027_35_reg_2361                                    |   4|   0|    4|          0|
    |select_ln1027_37_reg_2376                                    |   1|   0|    1|          0|
    |select_ln1027_38_reg_2380                                    |  11|   0|   11|          0|
    |select_ln1027_39_reg_2385                                    |   1|   0|    1|          0|
    |select_ln1027_39_reg_2385_pp0_iter2_reg                      |   1|   0|    1|          0|
    |select_ln1027_reg_2249                                       |   2|   0|    2|          0|
    |stride_cast2_cast_reg_2092                                   |   2|   0|   11|          9|
    |tmp_data_sub_data_0_V_1_reg_2421                             |  16|   0|   16|          0|
    |tmp_data_sub_data_1_V_1_reg_2426                             |  16|   0|   16|          0|
    |tmp_data_sub_data_2_V_1_reg_2431                             |  16|   0|   16|          0|
    |tmp_data_sub_data_3_V_1_reg_2436                             |  16|   0|   16|          0|
    |tmp_dest_V_reg_2416                                          |   6|   0|    6|          0|
    |tmp_id_V_reg_2411                                            |   5|   0|    5|          0|
    |tmp_keep_V_reg_2396                                          |   8|   0|    8|          0|
    |tmp_strb_V_reg_2401                                          |   8|   0|    8|          0|
    |tmp_user_V_reg_2406                                          |   2|   0|    2|          0|
    |ult65_reg_2259                                               |   1|   0|    1|          0|
    |ult_reg_2220                                                 |   1|   0|    1|          0|
    |val_output_0_V_reg_2681                                      |  16|   0|   16|          0|
    |val_output_1_V_reg_2686                                      |  16|   0|   16|          0|
    |icmp_ln1027_3_reg_2152                                       |  64|  32|    1|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |1086|  32| 1036|         13|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS|  return value|
|stride_cast2                        |   in|    2|     ap_none|                                                                      stride_cast2|        scalar|
|sub_i_i87                           |   in|   10|     ap_none|                                                                         sub_i_i87|        scalar|
|input_h_cast                        |   in|    9|     ap_none|                                                                      input_h_cast|        scalar|
|sub_i_i270                          |   in|    3|     ap_none|                                                                        sub_i_i270|        scalar|
|sub_i_i56                           |   in|   10|     ap_none|                                                                         sub_i_i56|        scalar|
|input_w_cast                        |   in|    9|     ap_none|                                                                      input_w_cast|        scalar|
|mul_ln4_3                           |   in|   26|     ap_none|                                                                         mul_ln4_3|        scalar|
|mul_ln4_2                           |   in|   17|     ap_none|                                                                         mul_ln4_2|        scalar|
|notlhs1_mid1182                     |   in|    1|     ap_none|                                                                   notlhs1_mid1182|        scalar|
|notrhs_mid1192                      |   in|    1|     ap_none|                                                                    notrhs_mid1192|        scalar|
|cmp_i_i606_not_mid1214              |   in|    1|     ap_none|                                                            cmp_i_i606_not_mid1214|        scalar|
|input_fold_ch                       |   in|    4|     ap_none|                                                                     input_fold_ch|        scalar|
|icmp_ln1027                         |   in|    1|     ap_none|                                                                       icmp_ln1027|        scalar|
|mul_ln4                             |   in|    6|     ap_none|                                                                           mul_ln4|        scalar|
|icmp_ln1027_1                       |   in|    1|     ap_none|                                                                     icmp_ln1027_1|        scalar|
|mul_ln4_1                           |   in|   15|     ap_none|                                                                         mul_ln4_1|        scalar|
|icmp_ln1027_2                       |   in|    1|     ap_none|                                                                     icmp_ln1027_2|        scalar|
|line_buff_group_0_val_V_address0    |  out|   12|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_ce0         |  out|    1|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_q0          |   in|   16|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_address1    |  out|   12|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_ce1         |  out|    1|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_we1         |  out|    1|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_d1          |  out|   16|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_2_address0  |  out|   12|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_0_val_V_2_ce0       |  out|    1|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_0_val_V_2_q0        |   in|   16|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_0_val_V_2_address1  |  out|   12|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_0_val_V_2_ce1       |  out|    1|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_0_val_V_2_we1       |  out|    1|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_0_val_V_2_d1        |  out|   16|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_1_val_V_address0    |  out|   12|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_ce0         |  out|    1|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_q0          |   in|   16|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_address1    |  out|   12|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_ce1         |  out|    1|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_we1         |  out|    1|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_d1          |  out|   16|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_2_address0  |  out|   12|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_1_val_V_2_ce0       |  out|    1|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_1_val_V_2_q0        |   in|   16|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_1_val_V_2_address1  |  out|   12|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_1_val_V_2_ce1       |  out|    1|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_1_val_V_2_we1       |  out|    1|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_1_val_V_2_d1        |  out|   16|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_2_val_V_address0    |  out|   12|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_ce0         |  out|    1|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_q0          |   in|   16|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_address1    |  out|   12|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_ce1         |  out|    1|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_we1         |  out|    1|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_d1          |  out|   16|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_2_address0  |  out|   12|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_2_val_V_2_ce0       |  out|    1|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_2_val_V_2_q0        |   in|   16|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_2_val_V_2_address1  |  out|   12|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_2_val_V_2_ce1       |  out|    1|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_2_val_V_2_we1       |  out|    1|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_2_val_V_2_d1        |  out|   16|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_3_val_V_address0    |  out|   12|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_ce0         |  out|    1|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_q0          |   in|   16|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_address1    |  out|   12|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_ce1         |  out|    1|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_we1         |  out|    1|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_d1          |  out|   16|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_2_address0  |  out|   12|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|line_buff_group_3_val_V_2_ce0       |  out|    1|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|line_buff_group_3_val_V_2_q0        |   in|   16|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|line_buff_group_3_val_V_2_address1  |  out|   12|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|line_buff_group_3_val_V_2_ce1       |  out|    1|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|line_buff_group_3_val_V_2_we1       |  out|    1|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|line_buff_group_3_val_V_2_d1        |  out|   16|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|inStream_TDATA                      |   in|   64|        axis|                                                                 inStream_V_data_V|       pointer|
|inStream_TVALID                     |   in|    1|        axis|                                                                 inStream_V_data_V|       pointer|
|inStream_TREADY                     |  out|    1|        axis|                                                                 inStream_V_dest_V|       pointer|
|inStream_TDEST                      |   in|    6|        axis|                                                                 inStream_V_dest_V|       pointer|
|inStream_TKEEP                      |   in|    8|        axis|                                                                 inStream_V_keep_V|       pointer|
|inStream_TSTRB                      |   in|    8|        axis|                                                                 inStream_V_strb_V|       pointer|
|inStream_TUSER                      |   in|    2|        axis|                                                                 inStream_V_user_V|       pointer|
|inStream_TLAST                      |   in|    1|        axis|                                                                 inStream_V_last_V|       pointer|
|inStream_TID                        |   in|    5|        axis|                                                                   inStream_V_id_V|       pointer|
|sub_i_i                             |   in|    5|     ap_none|                                                                           sub_i_i|        scalar|
|outStream_TDATA                     |  out|   64|        axis|                                                                outStream_V_data_V|       pointer|
|outStream_TREADY                    |   in|    1|        axis|                                                                outStream_V_data_V|       pointer|
|outStream_TVALID                    |  out|    1|        axis|                                                                outStream_V_dest_V|       pointer|
|outStream_TDEST                     |  out|    6|        axis|                                                                outStream_V_dest_V|       pointer|
|outStream_TKEEP                     |  out|    8|        axis|                                                                outStream_V_keep_V|       pointer|
|outStream_TSTRB                     |  out|    8|        axis|                                                                outStream_V_strb_V|       pointer|
|outStream_TUSER                     |  out|    2|        axis|                                                                outStream_V_user_V|       pointer|
|outStream_TLAST                     |  out|    1|        axis|                                                                outStream_V_last_V|       pointer|
|outStream_TID                       |  out|    5|        axis|                                                                  outStream_V_id_V|       pointer|
+------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

