
Project_PruebaBMP01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd4c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  0800bf00  0800bf00  0000cf00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c378  0800c378  0000e21c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c378  0800c378  0000d378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c380  0800c380  0000e21c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c380  0800c380  0000d380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c384  0800c384  0000d384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  0800c388  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e21c  2**0
                  CONTENTS
 10 .bss          00000b88  2000021c  2000021c  0000e21c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000da4  20000da4  0000e21c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e21c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a8d6  00000000  00000000  0000e24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000371b  00000000  00000000  00028b22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016d8  00000000  00000000  0002c240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011d7  00000000  00000000  0002d918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027e7d  00000000  00000000  0002eaef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cc99  00000000  00000000  0005696c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e7f30  00000000  00000000  00073605  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015b535  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007618  00000000  00000000  0015b578  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006f  00000000  00000000  00162b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000021c 	.word	0x2000021c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800bee4 	.word	0x0800bee4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000220 	.word	0x20000220
 80001ec:	0800bee4 	.word	0x0800bee4

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb4:	b5b0      	push	{r4, r5, r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fba:	f002 f83f 	bl	800303c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fbe:	f000 fa4d 	bl	800145c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	  Motor_SetDirection(&Coolers, MOTOR_DIR_FORWARD);
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	485d      	ldr	r0, [pc, #372]	@ (800113c <main+0x188>)
 8000fc6:	f001 fef8 	bl	8002dba <Motor_SetDirection>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fca:	f001 fc15 	bl	80027f8 <MX_GPIO_Init>
  MX_ETH_Init();
 8000fce:	f000 faaf 	bl	8001530 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000fd2:	f000 fc27 	bl	8001824 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000fd6:	f000 fc79 	bl	80018cc <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8000fda:	f000 faf7 	bl	80015cc <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8000fde:	f000 fc4b 	bl	8001878 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8000fe2:	f000 fbd1 	bl	8001788 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000fe6:	f000 fb31 	bl	800164c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	  Motor_Init(&Coolers,&htim1,TIM_CHANNEL_4,IN1_PORT, IN1_PIN,IN2_PORT, IN2_PIN);
 8000fea:	2302      	movs	r3, #2
 8000fec:	9302      	str	r3, [sp, #8]
 8000fee:	4b54      	ldr	r3, [pc, #336]	@ (8001140 <main+0x18c>)
 8000ff0:	9301      	str	r3, [sp, #4]
 8000ff2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	4b52      	ldr	r3, [pc, #328]	@ (8001144 <main+0x190>)
 8000ffa:	220c      	movs	r2, #12
 8000ffc:	4952      	ldr	r1, [pc, #328]	@ (8001148 <main+0x194>)
 8000ffe:	484f      	ldr	r0, [pc, #316]	@ (800113c <main+0x188>)
 8001000:	f001 fe9c 	bl	8002d3c <Motor_Init>
	  HAL_DHT11_Init(&dht11, GPIOB, GPIO_PIN_11, &htim3);
 8001004:	4b51      	ldr	r3, [pc, #324]	@ (800114c <main+0x198>)
 8001006:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800100a:	4951      	ldr	r1, [pc, #324]	@ (8001150 <main+0x19c>)
 800100c:	4851      	ldr	r0, [pc, #324]	@ (8001154 <main+0x1a0>)
 800100e:	f001 fd2d 	bl	8002a6c <HAL_DHT11_Init>
	  HC05_Init(&BLT, &BLTUART);
 8001012:	4951      	ldr	r1, [pc, #324]	@ (8001158 <main+0x1a4>)
 8001014:	4851      	ldr	r0, [pc, #324]	@ (800115c <main+0x1a8>)
 8001016:	f001 ff3f 	bl	8002e98 <HC05_Init>
	  bmp180_init(&I2C,&bmp);
 800101a:	4951      	ldr	r1, [pc, #324]	@ (8001160 <main+0x1ac>)
 800101c:	4851      	ldr	r0, [pc, #324]	@ (8001164 <main+0x1b0>)
 800101e:	f001 f8ad 	bl	800217c <bmp180_init>
	  HC05_StartReception(&BLT);
 8001022:	484e      	ldr	r0, [pc, #312]	@ (800115c <main+0x1a8>)
 8001024:	f001 ff4e 	bl	8002ec4 <HC05_StartReception>
	  delayInit(&delayDHT, TIME_DHT);
 8001028:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800102c:	484e      	ldr	r0, [pc, #312]	@ (8001168 <main+0x1b4>)
 800102e:	f001 fba9 	bl	8002784 <delayInit>
	  delayInit(&delayBMP, TIME_BMP);
 8001032:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001036:	484d      	ldr	r0, [pc, #308]	@ (800116c <main+0x1b8>)
 8001038:	f001 fba4 	bl	8002784 <delayInit>
	  delayInit(&delayBLT, TIME_BLT);
 800103c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001040:	484b      	ldr	r0, [pc, #300]	@ (8001170 <main+0x1bc>)
 8001042:	f001 fb9f 	bl	8002784 <delayInit>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001046:	2100      	movs	r1, #0
 8001048:	4840      	ldr	r0, [pc, #256]	@ (800114c <main+0x198>)
 800104a:	f004 ffe5 	bl	8006018 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

  while (HC05_Available(&BLT))
 800104e:	e0a2      	b.n	8001196 <main+0x1e2>
{
  uint8_t byte = HC05_Read(&BLT);
 8001050:	4842      	ldr	r0, [pc, #264]	@ (800115c <main+0x1a8>)
 8001052:	f001 ff90 	bl	8002f76 <HC05_Read>
 8001056:	4603      	mov	r3, r0
 8001058:	71fb      	strb	r3, [r7, #7]

  if (byte == '\r')
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	2b0d      	cmp	r3, #13
 800105e:	f000 8099 	beq.w	8001194 <main+0x1e0>
      continue;
  if (byte == '\n')  // Fin de comando
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	2b0a      	cmp	r3, #10
 8001066:	d156      	bne.n	8001116 <main+0x162>
  {
      cmd_buffer[cmd_index] = '\0';  // Terminar string
 8001068:	4b42      	ldr	r3, [pc, #264]	@ (8001174 <main+0x1c0>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	461a      	mov	r2, r3
 800106e:	4b42      	ldr	r3, [pc, #264]	@ (8001178 <main+0x1c4>)
 8001070:	2100      	movs	r1, #0
 8001072:	5499      	strb	r1, [r3, r2]

      if (strcmp(cmd_buffer, "MODE:AUTO") == 0)
 8001074:	4941      	ldr	r1, [pc, #260]	@ (800117c <main+0x1c8>)
 8001076:	4840      	ldr	r0, [pc, #256]	@ (8001178 <main+0x1c4>)
 8001078:	f7ff f8ba 	bl	80001f0 <strcmp>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d105      	bne.n	800108e <main+0xda>
      {

          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001082:	2201      	movs	r2, #1
 8001084:	2180      	movs	r1, #128	@ 0x80
 8001086:	4832      	ldr	r0, [pc, #200]	@ (8001150 <main+0x19c>)
 8001088:	f002 ff26 	bl	8003ed8 <HAL_GPIO_WritePin>
 800108c:	e03f      	b.n	800110e <main+0x15a>
      }
      else if (strcmp(cmd_buffer, "MODE:MANUAL") == 0)
 800108e:	493c      	ldr	r1, [pc, #240]	@ (8001180 <main+0x1cc>)
 8001090:	4839      	ldr	r0, [pc, #228]	@ (8001178 <main+0x1c4>)
 8001092:	f7ff f8ad 	bl	80001f0 <strcmp>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d105      	bne.n	80010a8 <main+0xf4>
      {
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800109c:	2200      	movs	r2, #0
 800109e:	2180      	movs	r1, #128	@ 0x80
 80010a0:	482b      	ldr	r0, [pc, #172]	@ (8001150 <main+0x19c>)
 80010a2:	f002 ff19 	bl	8003ed8 <HAL_GPIO_WritePin>
 80010a6:	e032      	b.n	800110e <main+0x15a>
      }
      else if (strcmp(cmd_buffer, "FAN:ON") == 0)
 80010a8:	4936      	ldr	r1, [pc, #216]	@ (8001184 <main+0x1d0>)
 80010aa:	4833      	ldr	r0, [pc, #204]	@ (8001178 <main+0x1c4>)
 80010ac:	f7ff f8a0 	bl	80001f0 <strcmp>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d105      	bne.n	80010c2 <main+0x10e>
      {
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2180      	movs	r1, #128	@ 0x80
 80010ba:	4825      	ldr	r0, [pc, #148]	@ (8001150 <main+0x19c>)
 80010bc:	f002 ff0c 	bl	8003ed8 <HAL_GPIO_WritePin>
 80010c0:	e025      	b.n	800110e <main+0x15a>
      }
      else if (strcmp(cmd_buffer, "FAN:OFF") == 0)
 80010c2:	4931      	ldr	r1, [pc, #196]	@ (8001188 <main+0x1d4>)
 80010c4:	482c      	ldr	r0, [pc, #176]	@ (8001178 <main+0x1c4>)
 80010c6:	f7ff f893 	bl	80001f0 <strcmp>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d105      	bne.n	80010dc <main+0x128>
      {
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2180      	movs	r1, #128	@ 0x80
 80010d4:	481e      	ldr	r0, [pc, #120]	@ (8001150 <main+0x19c>)
 80010d6:	f002 feff 	bl	8003ed8 <HAL_GPIO_WritePin>
 80010da:	e018      	b.n	800110e <main+0x15a>
      }
      else if (strcmp(cmd_buffer, "FAN:50") == 0)
 80010dc:	492b      	ldr	r1, [pc, #172]	@ (800118c <main+0x1d8>)
 80010de:	4826      	ldr	r0, [pc, #152]	@ (8001178 <main+0x1c4>)
 80010e0:	f7ff f886 	bl	80001f0 <strcmp>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d105      	bne.n	80010f6 <main+0x142>
      {
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2180      	movs	r1, #128	@ 0x80
 80010ee:	4818      	ldr	r0, [pc, #96]	@ (8001150 <main+0x19c>)
 80010f0:	f002 fef2 	bl	8003ed8 <HAL_GPIO_WritePin>
 80010f4:	e00b      	b.n	800110e <main+0x15a>
      }
      else if (strcmp(cmd_buffer, "FAN:100") == 0)
 80010f6:	4926      	ldr	r1, [pc, #152]	@ (8001190 <main+0x1dc>)
 80010f8:	481f      	ldr	r0, [pc, #124]	@ (8001178 <main+0x1c4>)
 80010fa:	f7ff f879 	bl	80001f0 <strcmp>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d104      	bne.n	800110e <main+0x15a>
      {
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001104:	2200      	movs	r2, #0
 8001106:	2180      	movs	r1, #128	@ 0x80
 8001108:	4811      	ldr	r0, [pc, #68]	@ (8001150 <main+0x19c>)
 800110a:	f002 fee5 	bl	8003ed8 <HAL_GPIO_WritePin>
      }

      cmd_index = 0;  // Reset buffer
 800110e:	4b19      	ldr	r3, [pc, #100]	@ (8001174 <main+0x1c0>)
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]
 8001114:	e03f      	b.n	8001196 <main+0x1e2>
  }
  else
  {
      if (cmd_index < CMD_BUFFER_SIZE - 1)
 8001116:	4b17      	ldr	r3, [pc, #92]	@ (8001174 <main+0x1c0>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b3e      	cmp	r3, #62	@ 0x3e
 800111c:	d80a      	bhi.n	8001134 <main+0x180>
      {
          cmd_buffer[cmd_index++] = byte;
 800111e:	4b15      	ldr	r3, [pc, #84]	@ (8001174 <main+0x1c0>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	1c5a      	adds	r2, r3, #1
 8001124:	b2d1      	uxtb	r1, r2
 8001126:	4a13      	ldr	r2, [pc, #76]	@ (8001174 <main+0x1c0>)
 8001128:	7011      	strb	r1, [r2, #0]
 800112a:	4619      	mov	r1, r3
 800112c:	4a12      	ldr	r2, [pc, #72]	@ (8001178 <main+0x1c4>)
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	5453      	strb	r3, [r2, r1]
 8001132:	e030      	b.n	8001196 <main+0x1e2>
      }
      else
      {
          // Overflow: resetear
          cmd_index = 0;
 8001134:	4b0f      	ldr	r3, [pc, #60]	@ (8001174 <main+0x1c0>)
 8001136:	2200      	movs	r2, #0
 8001138:	701a      	strb	r2, [r3, #0]
 800113a:	e02c      	b.n	8001196 <main+0x1e2>
 800113c:	20000ab8 	.word	0x20000ab8
 8001140:	40021800 	.word	0x40021800
 8001144:	40021400 	.word	0x40021400
 8001148:	200004b4 	.word	0x200004b4
 800114c:	200004fc 	.word	0x200004fc
 8001150:	40020400 	.word	0x40020400
 8001154:	20000b60 	.word	0x20000b60
 8001158:	2000058c 	.word	0x2000058c
 800115c:	20000ad4 	.word	0x20000ad4
 8001160:	20000004 	.word	0x20000004
 8001164:	20000460 	.word	0x20000460
 8001168:	20000bd8 	.word	0x20000bd8
 800116c:	20000be4 	.word	0x20000be4
 8001170:	20000bf0 	.word	0x20000bf0
 8001174:	20000bd4 	.word	0x20000bd4
 8001178:	20000b94 	.word	0x20000b94
 800117c:	0800bf00 	.word	0x0800bf00
 8001180:	0800bf0c 	.word	0x0800bf0c
 8001184:	0800bf18 	.word	0x0800bf18
 8001188:	0800bf20 	.word	0x0800bf20
 800118c:	0800bf28 	.word	0x0800bf28
 8001190:	0800bf30 	.word	0x0800bf30
      continue;
 8001194:	bf00      	nop
  while (HC05_Available(&BLT))
 8001196:	4896      	ldr	r0, [pc, #600]	@ (80013f0 <main+0x43c>)
 8001198:	f001 fed6 	bl	8002f48 <HC05_Available>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	f47f af56 	bne.w	8001050 <main+0x9c>
      }
  }
}
  if (delayRead(&delayDHT))
 80011a4:	4893      	ldr	r0, [pc, #588]	@ (80013f4 <main+0x440>)
 80011a6:	f001 fafe 	bl	80027a6 <delayRead>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d002      	beq.n	80011b6 <main+0x202>
  HAL_DHT11_ReadData(&dht11);
 80011b0:	4891      	ldr	r0, [pc, #580]	@ (80013f8 <main+0x444>)
 80011b2:	f001 fd71 	bl	8002c98 <HAL_DHT11_ReadData>
  if (delayRead(&delayBMP))
 80011b6:	4891      	ldr	r0, [pc, #580]	@ (80013fc <main+0x448>)
 80011b8:	f001 faf5 	bl	80027a6 <delayRead>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d002      	beq.n	80011c8 <main+0x214>
  bmp180_get_all(&bmp);
 80011c2:	488f      	ldr	r0, [pc, #572]	@ (8001400 <main+0x44c>)
 80011c4:	f001 f8e6 	bl	8002394 <bmp180_get_all>
  temp2 = bmp.temperature;
 80011c8:	4b8d      	ldr	r3, [pc, #564]	@ (8001400 <main+0x44c>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	4a8d      	ldr	r2, [pc, #564]	@ (8001404 <main+0x450>)
 80011ce:	6013      	str	r3, [r2, #0]
  temp1 = dht11.Temperature;
 80011d0:	4b89      	ldr	r3, [pc, #548]	@ (80013f8 <main+0x444>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a8c      	ldr	r2, [pc, #560]	@ (8001408 <main+0x454>)
 80011d6:	6013      	str	r3, [r2, #0]
  diff = temp1 - temp2;
 80011d8:	4b8b      	ldr	r3, [pc, #556]	@ (8001408 <main+0x454>)
 80011da:	ed93 7a00 	vldr	s14, [r3]
 80011de:	4b89      	ldr	r3, [pc, #548]	@ (8001404 <main+0x450>)
 80011e0:	edd3 7a00 	vldr	s15, [r3]
 80011e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011e8:	4b88      	ldr	r3, [pc, #544]	@ (800140c <main+0x458>)
 80011ea:	edc3 7a00 	vstr	s15, [r3]
  if (delayRead(&delayBLT)){ snprintf(txBuffer, sizeof(txBuffer),"EXT:%.1f",bmp.temperature);
 80011ee:	4888      	ldr	r0, [pc, #544]	@ (8001410 <main+0x45c>)
 80011f0:	f001 fad9 	bl	80027a6 <delayRead>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	f000 809f 	beq.w	800133a <main+0x386>
 80011fc:	4b80      	ldr	r3, [pc, #512]	@ (8001400 <main+0x44c>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff f9c1 	bl	8000588 <__aeabi_f2d>
 8001206:	4602      	mov	r2, r0
 8001208:	460b      	mov	r3, r1
 800120a:	e9cd 2300 	strd	r2, r3, [sp]
 800120e:	4a81      	ldr	r2, [pc, #516]	@ (8001414 <main+0x460>)
 8001210:	2120      	movs	r1, #32
 8001212:	4881      	ldr	r0, [pc, #516]	@ (8001418 <main+0x464>)
 8001214:	f007 fdc0 	bl	8008d98 <sniprintf>
HC05_WriteLine(&BLT,txBuffer);
 8001218:	497f      	ldr	r1, [pc, #508]	@ (8001418 <main+0x464>)
 800121a:	4875      	ldr	r0, [pc, #468]	@ (80013f0 <main+0x43c>)
 800121c:	f001 fe76 	bl	8002f0c <HC05_WriteLine>
snprintf(txBuffer, sizeof(txBuffer),"TEMP:%.1f",dht11.Temperature);
 8001220:	4b75      	ldr	r3, [pc, #468]	@ (80013f8 <main+0x444>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff f9af 	bl	8000588 <__aeabi_f2d>
 800122a:	4602      	mov	r2, r0
 800122c:	460b      	mov	r3, r1
 800122e:	e9cd 2300 	strd	r2, r3, [sp]
 8001232:	4a7a      	ldr	r2, [pc, #488]	@ (800141c <main+0x468>)
 8001234:	2120      	movs	r1, #32
 8001236:	4878      	ldr	r0, [pc, #480]	@ (8001418 <main+0x464>)
 8001238:	f007 fdae 	bl	8008d98 <sniprintf>
HC05_WriteLine(&BLT,txBuffer);
 800123c:	4976      	ldr	r1, [pc, #472]	@ (8001418 <main+0x464>)
 800123e:	486c      	ldr	r0, [pc, #432]	@ (80013f0 <main+0x43c>)
 8001240:	f001 fe64 	bl	8002f0c <HC05_WriteLine>
snprintf(txBuffer, sizeof(txBuffer),"HUM:%.1f",dht11.Humidity);
 8001244:	4b6c      	ldr	r3, [pc, #432]	@ (80013f8 <main+0x444>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff f99d 	bl	8000588 <__aeabi_f2d>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	e9cd 2300 	strd	r2, r3, [sp]
 8001256:	4a72      	ldr	r2, [pc, #456]	@ (8001420 <main+0x46c>)
 8001258:	2120      	movs	r1, #32
 800125a:	486f      	ldr	r0, [pc, #444]	@ (8001418 <main+0x464>)
 800125c:	f007 fd9c 	bl	8008d98 <sniprintf>
HC05_WriteLine(&BLT,txBuffer);
 8001260:	496d      	ldr	r1, [pc, #436]	@ (8001418 <main+0x464>)
 8001262:	4863      	ldr	r0, [pc, #396]	@ (80013f0 <main+0x43c>)
 8001264:	f001 fe52 	bl	8002f0c <HC05_WriteLine>
snprintf(txBuffer, sizeof(txBuffer),"PRES: %.2f", bmp.pressure / 100.0f);
 8001268:	4b65      	ldr	r3, [pc, #404]	@ (8001400 <main+0x44c>)
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	ee07 3a90 	vmov	s15, r3
 8001270:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001274:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8001424 <main+0x470>
 8001278:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800127c:	ee16 0a90 	vmov	r0, s13
 8001280:	f7ff f982 	bl	8000588 <__aeabi_f2d>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	e9cd 2300 	strd	r2, r3, [sp]
 800128c:	4a66      	ldr	r2, [pc, #408]	@ (8001428 <main+0x474>)
 800128e:	2120      	movs	r1, #32
 8001290:	4861      	ldr	r0, [pc, #388]	@ (8001418 <main+0x464>)
 8001292:	f007 fd81 	bl	8008d98 <sniprintf>
HC05_WriteLine(&BLT,txBuffer);
 8001296:	4960      	ldr	r1, [pc, #384]	@ (8001418 <main+0x464>)
 8001298:	4855      	ldr	r0, [pc, #340]	@ (80013f0 <main+0x43c>)
 800129a:	f001 fe37 	bl	8002f0c <HC05_WriteLine>
HC05_WriteLine(&BLT,"FAN:OFF");
 800129e:	4963      	ldr	r1, [pc, #396]	@ (800142c <main+0x478>)
 80012a0:	4853      	ldr	r0, [pc, #332]	@ (80013f0 <main+0x43c>)
 80012a2:	f001 fe33 	bl	8002f0c <HC05_WriteLine>
HC05_WriteLine(&BLT,"ROOF:CLOSED");
 80012a6:	4962      	ldr	r1, [pc, #392]	@ (8001430 <main+0x47c>)
 80012a8:	4851      	ldr	r0, [pc, #324]	@ (80013f0 <main+0x43c>)
 80012aa:	f001 fe2f 	bl	8002f0c <HC05_WriteLine>
snprintf(uartBuf, sizeof(uartBuf),"Temp: %.1f C   Hum: %.1f %%\r\n",dht11.Temperature, dht11.Humidity);
 80012ae:	4b52      	ldr	r3, [pc, #328]	@ (80013f8 <main+0x444>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff f968 	bl	8000588 <__aeabi_f2d>
 80012b8:	4604      	mov	r4, r0
 80012ba:	460d      	mov	r5, r1
 80012bc:	4b4e      	ldr	r3, [pc, #312]	@ (80013f8 <main+0x444>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff f961 	bl	8000588 <__aeabi_f2d>
 80012c6:	4602      	mov	r2, r0
 80012c8:	460b      	mov	r3, r1
 80012ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80012ce:	e9cd 4500 	strd	r4, r5, [sp]
 80012d2:	4a58      	ldr	r2, [pc, #352]	@ (8001434 <main+0x480>)
 80012d4:	2140      	movs	r1, #64	@ 0x40
 80012d6:	4858      	ldr	r0, [pc, #352]	@ (8001438 <main+0x484>)
 80012d8:	f007 fd5e 	bl	8008d98 <sniprintf>

HAL_UART_Transmit(&huart3, (uint8_t*)uartBuf,strlen(uartBuf), HAL_MAX_DELAY);
 80012dc:	4856      	ldr	r0, [pc, #344]	@ (8001438 <main+0x484>)
 80012de:	f7fe ffe7 	bl	80002b0 <strlen>
 80012e2:	4603      	mov	r3, r0
 80012e4:	b29a      	uxth	r2, r3
 80012e6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ea:	4953      	ldr	r1, [pc, #332]	@ (8001438 <main+0x484>)
 80012ec:	4853      	ldr	r0, [pc, #332]	@ (800143c <main+0x488>)
 80012ee:	f005 fd19 	bl	8006d24 <HAL_UART_Transmit>
HAL_UART_Transmit(&huart3, (uint8_t*)uartBuf,strlen(uartBuf), HAL_MAX_DELAY);
 80012f2:	4851      	ldr	r0, [pc, #324]	@ (8001438 <main+0x484>)
 80012f4:	f7fe ffdc 	bl	80002b0 <strlen>
 80012f8:	4603      	mov	r3, r0
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001300:	494d      	ldr	r1, [pc, #308]	@ (8001438 <main+0x484>)
 8001302:	484e      	ldr	r0, [pc, #312]	@ (800143c <main+0x488>)
 8001304:	f005 fd0e 	bl	8006d24 <HAL_UART_Transmit>
snprintf(uartBuf, sizeof(uartBuf),
 8001308:	4b40      	ldr	r3, [pc, #256]	@ (800140c <main+0x458>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff f93b 	bl	8000588 <__aeabi_f2d>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	e9cd 2300 	strd	r2, r3, [sp]
 800131a:	4a49      	ldr	r2, [pc, #292]	@ (8001440 <main+0x48c>)
 800131c:	2140      	movs	r1, #64	@ 0x40
 800131e:	4846      	ldr	r0, [pc, #280]	@ (8001438 <main+0x484>)
 8001320:	f007 fd3a 	bl	8008d98 <sniprintf>
         "Diff: %.2f C\r\n", diff);
HAL_UART_Transmit(&huart3,
                  (uint8_t*)uartBuf,
                  strlen(uartBuf),
 8001324:	4844      	ldr	r0, [pc, #272]	@ (8001438 <main+0x484>)
 8001326:	f7fe ffc3 	bl	80002b0 <strlen>
 800132a:	4603      	mov	r3, r0
HAL_UART_Transmit(&huart3,
 800132c:	b29a      	uxth	r2, r3
 800132e:	f04f 33ff 	mov.w	r3, #4294967295
 8001332:	4941      	ldr	r1, [pc, #260]	@ (8001438 <main+0x484>)
 8001334:	4841      	ldr	r0, [pc, #260]	@ (800143c <main+0x488>)
 8001336:	f005 fcf5 	bl	8006d24 <HAL_UART_Transmit>
                  HAL_MAX_DELAY);
  }
  switch(modo)
 800133a:	4b42      	ldr	r3, [pc, #264]	@ (8001444 <main+0x490>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d149      	bne.n	80013d6 <main+0x422>
  {
      case 0:

          if (diff > 1.5f)
 8001342:	4b32      	ldr	r3, [pc, #200]	@ (800140c <main+0x458>)
 8001344:	edd3 7a00 	vldr	s15, [r3]
 8001348:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800134c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001354:	dd03      	ble.n	800135e <main+0x3aa>
              veloc = 100;
 8001356:	4b3c      	ldr	r3, [pc, #240]	@ (8001448 <main+0x494>)
 8001358:	2264      	movs	r2, #100	@ 0x64
 800135a:	601a      	str	r2, [r3, #0]
          else if (diff > 0.3f)
              veloc = 20;
          else
              veloc = 0;

          break;
 800135c:	e03f      	b.n	80013de <main+0x42a>
          else if (diff > 1.1f)
 800135e:	4b2b      	ldr	r3, [pc, #172]	@ (800140c <main+0x458>)
 8001360:	edd3 7a00 	vldr	s15, [r3]
 8001364:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800144c <main+0x498>
 8001368:	eef4 7ac7 	vcmpe.f32	s15, s14
 800136c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001370:	dd03      	ble.n	800137a <main+0x3c6>
              veloc = 80;
 8001372:	4b35      	ldr	r3, [pc, #212]	@ (8001448 <main+0x494>)
 8001374:	2250      	movs	r2, #80	@ 0x50
 8001376:	601a      	str	r2, [r3, #0]
          break;
 8001378:	e031      	b.n	80013de <main+0x42a>
          else if (diff > 0.8f)
 800137a:	4b24      	ldr	r3, [pc, #144]	@ (800140c <main+0x458>)
 800137c:	edd3 7a00 	vldr	s15, [r3]
 8001380:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001450 <main+0x49c>
 8001384:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138c:	dd03      	ble.n	8001396 <main+0x3e2>
              veloc = 60;
 800138e:	4b2e      	ldr	r3, [pc, #184]	@ (8001448 <main+0x494>)
 8001390:	223c      	movs	r2, #60	@ 0x3c
 8001392:	601a      	str	r2, [r3, #0]
          break;
 8001394:	e023      	b.n	80013de <main+0x42a>
          else if (diff > 0.5f)
 8001396:	4b1d      	ldr	r3, [pc, #116]	@ (800140c <main+0x458>)
 8001398:	edd3 7a00 	vldr	s15, [r3]
 800139c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a8:	dd03      	ble.n	80013b2 <main+0x3fe>
              veloc = 40;
 80013aa:	4b27      	ldr	r3, [pc, #156]	@ (8001448 <main+0x494>)
 80013ac:	2228      	movs	r2, #40	@ 0x28
 80013ae:	601a      	str	r2, [r3, #0]
          break;
 80013b0:	e015      	b.n	80013de <main+0x42a>
          else if (diff > 0.3f)
 80013b2:	4b16      	ldr	r3, [pc, #88]	@ (800140c <main+0x458>)
 80013b4:	edd3 7a00 	vldr	s15, [r3]
 80013b8:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001454 <main+0x4a0>
 80013bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c4:	dd03      	ble.n	80013ce <main+0x41a>
              veloc = 20;
 80013c6:	4b20      	ldr	r3, [pc, #128]	@ (8001448 <main+0x494>)
 80013c8:	2214      	movs	r2, #20
 80013ca:	601a      	str	r2, [r3, #0]
          break;
 80013cc:	e007      	b.n	80013de <main+0x42a>
              veloc = 0;
 80013ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001448 <main+0x494>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
          break;
 80013d4:	e003      	b.n	80013de <main+0x42a>

      default:
          veloc = 0;
 80013d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001448 <main+0x494>)
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
          break;
 80013dc:	bf00      	nop
  }

  Motor_SetSpeed(&Coolers, veloc);
 80013de:	4b1a      	ldr	r3, [pc, #104]	@ (8001448 <main+0x494>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	4619      	mov	r1, r3
 80013e6:	481c      	ldr	r0, [pc, #112]	@ (8001458 <main+0x4a4>)
 80013e8:	f001 fcd2 	bl	8002d90 <Motor_SetSpeed>
  while (HC05_Available(&BLT))
 80013ec:	e6d3      	b.n	8001196 <main+0x1e2>
 80013ee:	bf00      	nop
 80013f0:	20000ad4 	.word	0x20000ad4
 80013f4:	20000bd8 	.word	0x20000bd8
 80013f8:	20000b60 	.word	0x20000b60
 80013fc:	20000be4 	.word	0x20000be4
 8001400:	20000004 	.word	0x20000004
 8001404:	20000c40 	.word	0x20000c40
 8001408:	20000c3c 	.word	0x20000c3c
 800140c:	20000c44 	.word	0x20000c44
 8001410:	20000bf0 	.word	0x20000bf0
 8001414:	0800bf38 	.word	0x0800bf38
 8001418:	20000b74 	.word	0x20000b74
 800141c:	0800bf44 	.word	0x0800bf44
 8001420:	0800bf50 	.word	0x0800bf50
 8001424:	42c80000 	.word	0x42c80000
 8001428:	0800bf5c 	.word	0x0800bf5c
 800142c:	0800bf20 	.word	0x0800bf20
 8001430:	0800bf68 	.word	0x0800bf68
 8001434:	0800bf74 	.word	0x0800bf74
 8001438:	20000bfc 	.word	0x20000bfc
 800143c:	20000544 	.word	0x20000544
 8001440:	0800bf94 	.word	0x0800bf94
 8001444:	20000ad0 	.word	0x20000ad0
 8001448:	20000000 	.word	0x20000000
 800144c:	3f8ccccd 	.word	0x3f8ccccd
 8001450:	3f4ccccd 	.word	0x3f4ccccd
 8001454:	3e99999a 	.word	0x3e99999a
 8001458:	20000ab8 	.word	0x20000ab8

0800145c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b094      	sub	sp, #80	@ 0x50
 8001460:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001462:	f107 0320 	add.w	r3, r7, #32
 8001466:	2230      	movs	r2, #48	@ 0x30
 8001468:	2100      	movs	r1, #0
 800146a:	4618      	mov	r0, r3
 800146c:	f007 fd0d 	bl	8008e8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001470:	f107 030c 	add.w	r3, r7, #12
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]
 800147e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001480:	2300      	movs	r3, #0
 8001482:	60bb      	str	r3, [r7, #8]
 8001484:	4b28      	ldr	r3, [pc, #160]	@ (8001528 <SystemClock_Config+0xcc>)
 8001486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001488:	4a27      	ldr	r2, [pc, #156]	@ (8001528 <SystemClock_Config+0xcc>)
 800148a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800148e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001490:	4b25      	ldr	r3, [pc, #148]	@ (8001528 <SystemClock_Config+0xcc>)
 8001492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001494:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001498:	60bb      	str	r3, [r7, #8]
 800149a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800149c:	2300      	movs	r3, #0
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	4b22      	ldr	r3, [pc, #136]	@ (800152c <SystemClock_Config+0xd0>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a21      	ldr	r2, [pc, #132]	@ (800152c <SystemClock_Config+0xd0>)
 80014a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014aa:	6013      	str	r3, [r2, #0]
 80014ac:	4b1f      	ldr	r3, [pc, #124]	@ (800152c <SystemClock_Config+0xd0>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014b8:	2301      	movs	r3, #1
 80014ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80014bc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80014c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014c2:	2302      	movs	r3, #2
 80014c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80014cc:	2304      	movs	r3, #4
 80014ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80014d0:	23a8      	movs	r3, #168	@ 0xa8
 80014d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014d4:	2302      	movs	r3, #2
 80014d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80014d8:	2307      	movs	r3, #7
 80014da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014dc:	f107 0320 	add.w	r3, r7, #32
 80014e0:	4618      	mov	r0, r3
 80014e2:	f003 ffef 	bl	80054c4 <HAL_RCC_OscConfig>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80014ec:	f000 fa30 	bl	8001950 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014f0:	230f      	movs	r3, #15
 80014f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014f4:	2302      	movs	r3, #2
 80014f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014fc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001500:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001502:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001506:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001508:	f107 030c 	add.w	r3, r7, #12
 800150c:	2105      	movs	r1, #5
 800150e:	4618      	mov	r0, r3
 8001510:	f004 fa50 	bl	80059b4 <HAL_RCC_ClockConfig>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800151a:	f000 fa19 	bl	8001950 <Error_Handler>
  }
}
 800151e:	bf00      	nop
 8001520:	3750      	adds	r7, #80	@ 0x50
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	40023800 	.word	0x40023800
 800152c:	40007000 	.word	0x40007000

08001530 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001534:	4b1f      	ldr	r3, [pc, #124]	@ (80015b4 <MX_ETH_Init+0x84>)
 8001536:	4a20      	ldr	r2, [pc, #128]	@ (80015b8 <MX_ETH_Init+0x88>)
 8001538:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800153a:	4b20      	ldr	r3, [pc, #128]	@ (80015bc <MX_ETH_Init+0x8c>)
 800153c:	2200      	movs	r2, #0
 800153e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001540:	4b1e      	ldr	r3, [pc, #120]	@ (80015bc <MX_ETH_Init+0x8c>)
 8001542:	2280      	movs	r2, #128	@ 0x80
 8001544:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001546:	4b1d      	ldr	r3, [pc, #116]	@ (80015bc <MX_ETH_Init+0x8c>)
 8001548:	22e1      	movs	r2, #225	@ 0xe1
 800154a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800154c:	4b1b      	ldr	r3, [pc, #108]	@ (80015bc <MX_ETH_Init+0x8c>)
 800154e:	2200      	movs	r2, #0
 8001550:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001552:	4b1a      	ldr	r3, [pc, #104]	@ (80015bc <MX_ETH_Init+0x8c>)
 8001554:	2200      	movs	r2, #0
 8001556:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001558:	4b18      	ldr	r3, [pc, #96]	@ (80015bc <MX_ETH_Init+0x8c>)
 800155a:	2200      	movs	r2, #0
 800155c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800155e:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <MX_ETH_Init+0x84>)
 8001560:	4a16      	ldr	r2, [pc, #88]	@ (80015bc <MX_ETH_Init+0x8c>)
 8001562:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001564:	4b13      	ldr	r3, [pc, #76]	@ (80015b4 <MX_ETH_Init+0x84>)
 8001566:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800156a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800156c:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <MX_ETH_Init+0x84>)
 800156e:	4a14      	ldr	r2, [pc, #80]	@ (80015c0 <MX_ETH_Init+0x90>)
 8001570:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001572:	4b10      	ldr	r3, [pc, #64]	@ (80015b4 <MX_ETH_Init+0x84>)
 8001574:	4a13      	ldr	r2, [pc, #76]	@ (80015c4 <MX_ETH_Init+0x94>)
 8001576:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001578:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <MX_ETH_Init+0x84>)
 800157a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800157e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001580:	480c      	ldr	r0, [pc, #48]	@ (80015b4 <MX_ETH_Init+0x84>)
 8001582:	f001 ff95 	bl	80034b0 <HAL_ETH_Init>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800158c:	f000 f9e0 	bl	8001950 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001590:	2238      	movs	r2, #56	@ 0x38
 8001592:	2100      	movs	r1, #0
 8001594:	480c      	ldr	r0, [pc, #48]	@ (80015c8 <MX_ETH_Init+0x98>)
 8001596:	f007 fc78 	bl	8008e8a <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800159a:	4b0b      	ldr	r3, [pc, #44]	@ (80015c8 <MX_ETH_Init+0x98>)
 800159c:	2221      	movs	r2, #33	@ 0x21
 800159e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80015a0:	4b09      	ldr	r3, [pc, #36]	@ (80015c8 <MX_ETH_Init+0x98>)
 80015a2:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80015a6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80015a8:	4b07      	ldr	r3, [pc, #28]	@ (80015c8 <MX_ETH_Init+0x98>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200003b0 	.word	0x200003b0
 80015b8:	40028000 	.word	0x40028000
 80015bc:	20000c48 	.word	0x20000c48
 80015c0:	20000310 	.word	0x20000310
 80015c4:	20000270 	.word	0x20000270
 80015c8:	20000238 	.word	0x20000238

080015cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001640 <MX_I2C1_Init+0x74>)
 80015d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001644 <MX_I2C1_Init+0x78>)
 80015d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001640 <MX_I2C1_Init+0x74>)
 80015d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001648 <MX_I2C1_Init+0x7c>)
 80015da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015dc:	4b18      	ldr	r3, [pc, #96]	@ (8001640 <MX_I2C1_Init+0x74>)
 80015de:	2200      	movs	r2, #0
 80015e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015e2:	4b17      	ldr	r3, [pc, #92]	@ (8001640 <MX_I2C1_Init+0x74>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015e8:	4b15      	ldr	r3, [pc, #84]	@ (8001640 <MX_I2C1_Init+0x74>)
 80015ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015f0:	4b13      	ldr	r3, [pc, #76]	@ (8001640 <MX_I2C1_Init+0x74>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015f6:	4b12      	ldr	r3, [pc, #72]	@ (8001640 <MX_I2C1_Init+0x74>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015fc:	4b10      	ldr	r3, [pc, #64]	@ (8001640 <MX_I2C1_Init+0x74>)
 80015fe:	2200      	movs	r2, #0
 8001600:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001602:	4b0f      	ldr	r3, [pc, #60]	@ (8001640 <MX_I2C1_Init+0x74>)
 8001604:	2200      	movs	r2, #0
 8001606:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001608:	480d      	ldr	r0, [pc, #52]	@ (8001640 <MX_I2C1_Init+0x74>)
 800160a:	f002 fc7f 	bl	8003f0c <HAL_I2C_Init>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001614:	f000 f99c 	bl	8001950 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001618:	2100      	movs	r1, #0
 800161a:	4809      	ldr	r0, [pc, #36]	@ (8001640 <MX_I2C1_Init+0x74>)
 800161c:	f003 fdc8 	bl	80051b0 <HAL_I2CEx_ConfigAnalogFilter>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001626:	f000 f993 	bl	8001950 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800162a:	2100      	movs	r1, #0
 800162c:	4804      	ldr	r0, [pc, #16]	@ (8001640 <MX_I2C1_Init+0x74>)
 800162e:	f003 fdfb 	bl	8005228 <HAL_I2CEx_ConfigDigitalFilter>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001638:	f000 f98a 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800163c:	bf00      	nop
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20000460 	.word	0x20000460
 8001644:	40005400 	.word	0x40005400
 8001648:	000186a0 	.word	0x000186a0

0800164c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b096      	sub	sp, #88	@ 0x58
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001652:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	605a      	str	r2, [r3, #4]
 800165c:	609a      	str	r2, [r3, #8]
 800165e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001660:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800166a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	605a      	str	r2, [r3, #4]
 8001674:	609a      	str	r2, [r3, #8]
 8001676:	60da      	str	r2, [r3, #12]
 8001678:	611a      	str	r2, [r3, #16]
 800167a:	615a      	str	r2, [r3, #20]
 800167c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	2220      	movs	r2, #32
 8001682:	2100      	movs	r1, #0
 8001684:	4618      	mov	r0, r3
 8001686:	f007 fc00 	bl	8008e8a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800168a:	4b3d      	ldr	r3, [pc, #244]	@ (8001780 <MX_TIM1_Init+0x134>)
 800168c:	4a3d      	ldr	r2, [pc, #244]	@ (8001784 <MX_TIM1_Init+0x138>)
 800168e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8001690:	4b3b      	ldr	r3, [pc, #236]	@ (8001780 <MX_TIM1_Init+0x134>)
 8001692:	22a7      	movs	r2, #167	@ 0xa7
 8001694:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001696:	4b3a      	ldr	r3, [pc, #232]	@ (8001780 <MX_TIM1_Init+0x134>)
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 800169c:	4b38      	ldr	r3, [pc, #224]	@ (8001780 <MX_TIM1_Init+0x134>)
 800169e:	2264      	movs	r2, #100	@ 0x64
 80016a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a2:	4b37      	ldr	r3, [pc, #220]	@ (8001780 <MX_TIM1_Init+0x134>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016a8:	4b35      	ldr	r3, [pc, #212]	@ (8001780 <MX_TIM1_Init+0x134>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ae:	4b34      	ldr	r3, [pc, #208]	@ (8001780 <MX_TIM1_Init+0x134>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016b4:	4832      	ldr	r0, [pc, #200]	@ (8001780 <MX_TIM1_Init+0x134>)
 80016b6:	f004 fb9d 	bl	8005df4 <HAL_TIM_Base_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80016c0:	f000 f946 	bl	8001950 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016ca:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80016ce:	4619      	mov	r1, r3
 80016d0:	482b      	ldr	r0, [pc, #172]	@ (8001780 <MX_TIM1_Init+0x134>)
 80016d2:	f004 fe2b 	bl	800632c <HAL_TIM_ConfigClockSource>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80016dc:	f000 f938 	bl	8001950 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016e0:	4827      	ldr	r0, [pc, #156]	@ (8001780 <MX_TIM1_Init+0x134>)
 80016e2:	f004 fc3f 	bl	8005f64 <HAL_TIM_PWM_Init>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80016ec:	f000 f930 	bl	8001950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f0:	2300      	movs	r3, #0
 80016f2:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016f4:	2300      	movs	r3, #0
 80016f6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016f8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80016fc:	4619      	mov	r1, r3
 80016fe:	4820      	ldr	r0, [pc, #128]	@ (8001780 <MX_TIM1_Init+0x134>)
 8001700:	f005 f9f2 	bl	8006ae8 <HAL_TIMEx_MasterConfigSynchronization>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800170a:	f000 f921 	bl	8001950 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800170e:	2360      	movs	r3, #96	@ 0x60
 8001710:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001712:	2300      	movs	r3, #0
 8001714:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001716:	2300      	movs	r3, #0
 8001718:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800171a:	2300      	movs	r3, #0
 800171c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800171e:	2300      	movs	r3, #0
 8001720:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001722:	2300      	movs	r3, #0
 8001724:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001726:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800172a:	220c      	movs	r2, #12
 800172c:	4619      	mov	r1, r3
 800172e:	4814      	ldr	r0, [pc, #80]	@ (8001780 <MX_TIM1_Init+0x134>)
 8001730:	f004 fd3a 	bl	80061a8 <HAL_TIM_PWM_ConfigChannel>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 800173a:	f000 f909 	bl	8001950 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800173e:	2300      	movs	r3, #0
 8001740:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001742:	2300      	movs	r3, #0
 8001744:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001746:	2300      	movs	r3, #0
 8001748:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800174a:	2300      	movs	r3, #0
 800174c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800174e:	2300      	movs	r3, #0
 8001750:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001752:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001756:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001758:	2300      	movs	r3, #0
 800175a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800175c:	1d3b      	adds	r3, r7, #4
 800175e:	4619      	mov	r1, r3
 8001760:	4807      	ldr	r0, [pc, #28]	@ (8001780 <MX_TIM1_Init+0x134>)
 8001762:	f005 fa3d 	bl	8006be0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_TIM1_Init+0x124>
  {
    Error_Handler();
 800176c:	f000 f8f0 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001770:	4803      	ldr	r0, [pc, #12]	@ (8001780 <MX_TIM1_Init+0x134>)
 8001772:	f000 fa61 	bl	8001c38 <HAL_TIM_MspPostInit>

}
 8001776:	bf00      	nop
 8001778:	3758      	adds	r7, #88	@ 0x58
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	200004b4 	.word	0x200004b4
 8001784:	40010000 	.word	0x40010000

08001788 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800178e:	f107 0308 	add.w	r3, r7, #8
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	605a      	str	r2, [r3, #4]
 8001798:	609a      	str	r2, [r3, #8]
 800179a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800179c:	463b      	mov	r3, r7
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017a4:	4b1d      	ldr	r3, [pc, #116]	@ (800181c <MX_TIM3_Init+0x94>)
 80017a6:	4a1e      	ldr	r2, [pc, #120]	@ (8001820 <MX_TIM3_Init+0x98>)
 80017a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80017aa:	4b1c      	ldr	r3, [pc, #112]	@ (800181c <MX_TIM3_Init+0x94>)
 80017ac:	2253      	movs	r2, #83	@ 0x53
 80017ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b0:	4b1a      	ldr	r3, [pc, #104]	@ (800181c <MX_TIM3_Init+0x94>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017b6:	4b19      	ldr	r3, [pc, #100]	@ (800181c <MX_TIM3_Init+0x94>)
 80017b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017bc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017be:	4b17      	ldr	r3, [pc, #92]	@ (800181c <MX_TIM3_Init+0x94>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017c4:	4b15      	ldr	r3, [pc, #84]	@ (800181c <MX_TIM3_Init+0x94>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017ca:	4814      	ldr	r0, [pc, #80]	@ (800181c <MX_TIM3_Init+0x94>)
 80017cc:	f004 fb12 	bl	8005df4 <HAL_TIM_Base_Init>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80017d6:	f000 f8bb 	bl	8001950 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017e0:	f107 0308 	add.w	r3, r7, #8
 80017e4:	4619      	mov	r1, r3
 80017e6:	480d      	ldr	r0, [pc, #52]	@ (800181c <MX_TIM3_Init+0x94>)
 80017e8:	f004 fda0 	bl	800632c <HAL_TIM_ConfigClockSource>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80017f2:	f000 f8ad 	bl	8001950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017f6:	2300      	movs	r3, #0
 80017f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017fa:	2300      	movs	r3, #0
 80017fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017fe:	463b      	mov	r3, r7
 8001800:	4619      	mov	r1, r3
 8001802:	4806      	ldr	r0, [pc, #24]	@ (800181c <MX_TIM3_Init+0x94>)
 8001804:	f005 f970 	bl	8006ae8 <HAL_TIMEx_MasterConfigSynchronization>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800180e:	f000 f89f 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001812:	bf00      	nop
 8001814:	3718      	adds	r7, #24
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	200004fc 	.word	0x200004fc
 8001820:	40000400 	.word	0x40000400

08001824 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001828:	4b11      	ldr	r3, [pc, #68]	@ (8001870 <MX_USART3_UART_Init+0x4c>)
 800182a:	4a12      	ldr	r2, [pc, #72]	@ (8001874 <MX_USART3_UART_Init+0x50>)
 800182c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800182e:	4b10      	ldr	r3, [pc, #64]	@ (8001870 <MX_USART3_UART_Init+0x4c>)
 8001830:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001834:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001836:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <MX_USART3_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800183c:	4b0c      	ldr	r3, [pc, #48]	@ (8001870 <MX_USART3_UART_Init+0x4c>)
 800183e:	2200      	movs	r2, #0
 8001840:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001842:	4b0b      	ldr	r3, [pc, #44]	@ (8001870 <MX_USART3_UART_Init+0x4c>)
 8001844:	2200      	movs	r2, #0
 8001846:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001848:	4b09      	ldr	r3, [pc, #36]	@ (8001870 <MX_USART3_UART_Init+0x4c>)
 800184a:	220c      	movs	r2, #12
 800184c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800184e:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <MX_USART3_UART_Init+0x4c>)
 8001850:	2200      	movs	r2, #0
 8001852:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001854:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <MX_USART3_UART_Init+0x4c>)
 8001856:	2200      	movs	r2, #0
 8001858:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800185a:	4805      	ldr	r0, [pc, #20]	@ (8001870 <MX_USART3_UART_Init+0x4c>)
 800185c:	f005 fa12 	bl	8006c84 <HAL_UART_Init>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001866:	f000 f873 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000544 	.word	0x20000544
 8001874:	40004800 	.word	0x40004800

08001878 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800187c:	4b11      	ldr	r3, [pc, #68]	@ (80018c4 <MX_USART6_UART_Init+0x4c>)
 800187e:	4a12      	ldr	r2, [pc, #72]	@ (80018c8 <MX_USART6_UART_Init+0x50>)
 8001880:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001882:	4b10      	ldr	r3, [pc, #64]	@ (80018c4 <MX_USART6_UART_Init+0x4c>)
 8001884:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001888:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800188a:	4b0e      	ldr	r3, [pc, #56]	@ (80018c4 <MX_USART6_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001890:	4b0c      	ldr	r3, [pc, #48]	@ (80018c4 <MX_USART6_UART_Init+0x4c>)
 8001892:	2200      	movs	r2, #0
 8001894:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001896:	4b0b      	ldr	r3, [pc, #44]	@ (80018c4 <MX_USART6_UART_Init+0x4c>)
 8001898:	2200      	movs	r2, #0
 800189a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800189c:	4b09      	ldr	r3, [pc, #36]	@ (80018c4 <MX_USART6_UART_Init+0x4c>)
 800189e:	220c      	movs	r2, #12
 80018a0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018a2:	4b08      	ldr	r3, [pc, #32]	@ (80018c4 <MX_USART6_UART_Init+0x4c>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80018a8:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <MX_USART6_UART_Init+0x4c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80018ae:	4805      	ldr	r0, [pc, #20]	@ (80018c4 <MX_USART6_UART_Init+0x4c>)
 80018b0:	f005 f9e8 	bl	8006c84 <HAL_UART_Init>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80018ba:	f000 f849 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80018be:	bf00      	nop
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	2000058c 	.word	0x2000058c
 80018c8:	40011400 	.word	0x40011400

080018cc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80018d0:	4b14      	ldr	r3, [pc, #80]	@ (8001924 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80018d2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80018d6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80018d8:	4b12      	ldr	r3, [pc, #72]	@ (8001924 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80018da:	2204      	movs	r2, #4
 80018dc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80018de:	4b11      	ldr	r3, [pc, #68]	@ (8001924 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80018e0:	2202      	movs	r2, #2
 80018e2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80018e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001924 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80018ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001924 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80018ec:	2202      	movs	r2, #2
 80018ee:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80018f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001924 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80018f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001924 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80018fc:	4b09      	ldr	r3, [pc, #36]	@ (8001924 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80018fe:	2200      	movs	r2, #0
 8001900:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001902:	4b08      	ldr	r3, [pc, #32]	@ (8001924 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001904:	2201      	movs	r2, #1
 8001906:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001908:	4b06      	ldr	r3, [pc, #24]	@ (8001924 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800190a:	2200      	movs	r2, #0
 800190c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800190e:	4805      	ldr	r0, [pc, #20]	@ (8001924 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001910:	f003 fcc9 	bl	80052a6 <HAL_PCD_Init>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800191a:	f000 f819 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800191e:	bf00      	nop
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	200005d4 	.word	0x200005d4

08001928 <HAL_UART_RxCpltCallback>:
  */


/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a04      	ldr	r2, [pc, #16]	@ (8001948 <HAL_UART_RxCpltCallback+0x20>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d102      	bne.n	8001940 <HAL_UART_RxCpltCallback+0x18>
    {
        HC05_RxCpltCallback(&BLT);
 800193a:	4804      	ldr	r0, [pc, #16]	@ (800194c <HAL_UART_RxCpltCallback+0x24>)
 800193c:	f001 fb4b 	bl	8002fd6 <HC05_RxCpltCallback>
    }
}
 8001940:	bf00      	nop
 8001942:	3708      	adds	r7, #8
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40011400 	.word	0x40011400
 800194c:	20000ad4 	.word	0x20000ad4

08001950 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001954:	b672      	cpsid	i
}
 8001956:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001958:	bf00      	nop
 800195a:	e7fd      	b.n	8001958 <Error_Handler+0x8>

0800195c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	607b      	str	r3, [r7, #4]
 8001966:	4b10      	ldr	r3, [pc, #64]	@ (80019a8 <HAL_MspInit+0x4c>)
 8001968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196a:	4a0f      	ldr	r2, [pc, #60]	@ (80019a8 <HAL_MspInit+0x4c>)
 800196c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001970:	6453      	str	r3, [r2, #68]	@ 0x44
 8001972:	4b0d      	ldr	r3, [pc, #52]	@ (80019a8 <HAL_MspInit+0x4c>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800197a:	607b      	str	r3, [r7, #4]
 800197c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	603b      	str	r3, [r7, #0]
 8001982:	4b09      	ldr	r3, [pc, #36]	@ (80019a8 <HAL_MspInit+0x4c>)
 8001984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001986:	4a08      	ldr	r2, [pc, #32]	@ (80019a8 <HAL_MspInit+0x4c>)
 8001988:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800198c:	6413      	str	r3, [r2, #64]	@ 0x40
 800198e:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <HAL_MspInit+0x4c>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001992:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001996:	603b      	str	r3, [r7, #0]
 8001998:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800199a:	bf00      	nop
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	40023800 	.word	0x40023800

080019ac <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b08e      	sub	sp, #56	@ 0x38
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]
 80019c2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a55      	ldr	r2, [pc, #340]	@ (8001b20 <HAL_ETH_MspInit+0x174>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	f040 80a4 	bne.w	8001b18 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80019d0:	2300      	movs	r3, #0
 80019d2:	623b      	str	r3, [r7, #32]
 80019d4:	4b53      	ldr	r3, [pc, #332]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 80019d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d8:	4a52      	ldr	r2, [pc, #328]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 80019da:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80019de:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e0:	4b50      	ldr	r3, [pc, #320]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 80019e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019e8:	623b      	str	r3, [r7, #32]
 80019ea:	6a3b      	ldr	r3, [r7, #32]
 80019ec:	2300      	movs	r3, #0
 80019ee:	61fb      	str	r3, [r7, #28]
 80019f0:	4b4c      	ldr	r3, [pc, #304]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 80019f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f4:	4a4b      	ldr	r2, [pc, #300]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 80019f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80019fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fc:	4b49      	ldr	r3, [pc, #292]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 80019fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a04:	61fb      	str	r3, [r7, #28]
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	2300      	movs	r3, #0
 8001a0a:	61bb      	str	r3, [r7, #24]
 8001a0c:	4b45      	ldr	r3, [pc, #276]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a10:	4a44      	ldr	r2, [pc, #272]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a12:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001a16:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a18:	4b42      	ldr	r3, [pc, #264]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001a20:	61bb      	str	r3, [r7, #24]
 8001a22:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a24:	2300      	movs	r3, #0
 8001a26:	617b      	str	r3, [r7, #20]
 8001a28:	4b3e      	ldr	r3, [pc, #248]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2c:	4a3d      	ldr	r2, [pc, #244]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a2e:	f043 0304 	orr.w	r3, r3, #4
 8001a32:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a34:	4b3b      	ldr	r3, [pc, #236]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a38:	f003 0304 	and.w	r3, r3, #4
 8001a3c:	617b      	str	r3, [r7, #20]
 8001a3e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a40:	2300      	movs	r3, #0
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	4b37      	ldr	r3, [pc, #220]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a48:	4a36      	ldr	r2, [pc, #216]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a4a:	f043 0301 	orr.w	r3, r3, #1
 8001a4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a50:	4b34      	ldr	r3, [pc, #208]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a54:	f003 0301 	and.w	r3, r3, #1
 8001a58:	613b      	str	r3, [r7, #16]
 8001a5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	4b30      	ldr	r3, [pc, #192]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a64:	4a2f      	ldr	r2, [pc, #188]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a66:	f043 0302 	orr.w	r3, r3, #2
 8001a6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a6c:	4b2d      	ldr	r3, [pc, #180]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a78:	2300      	movs	r3, #0
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	4b29      	ldr	r3, [pc, #164]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a80:	4a28      	ldr	r2, [pc, #160]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a86:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a88:	4b26      	ldr	r3, [pc, #152]	@ (8001b24 <HAL_ETH_MspInit+0x178>)
 8001a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a90:	60bb      	str	r3, [r7, #8]
 8001a92:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001a94:	2332      	movs	r3, #50	@ 0x32
 8001a96:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001aa4:	230b      	movs	r3, #11
 8001aa6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aac:	4619      	mov	r1, r3
 8001aae:	481e      	ldr	r0, [pc, #120]	@ (8001b28 <HAL_ETH_MspInit+0x17c>)
 8001ab0:	f002 f84e 	bl	8003b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001ab4:	2386      	movs	r3, #134	@ 0x86
 8001ab6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ac4:	230b      	movs	r3, #11
 8001ac6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001acc:	4619      	mov	r1, r3
 8001ace:	4817      	ldr	r0, [pc, #92]	@ (8001b2c <HAL_ETH_MspInit+0x180>)
 8001ad0:	f002 f83e 	bl	8003b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001ad4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ad8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ada:	2302      	movs	r3, #2
 8001adc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ae6:	230b      	movs	r3, #11
 8001ae8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001aea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aee:	4619      	mov	r1, r3
 8001af0:	480f      	ldr	r0, [pc, #60]	@ (8001b30 <HAL_ETH_MspInit+0x184>)
 8001af2:	f002 f82d 	bl	8003b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001af6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001afa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afc:	2302      	movs	r3, #2
 8001afe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b04:	2303      	movs	r3, #3
 8001b06:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b08:	230b      	movs	r3, #11
 8001b0a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b10:	4619      	mov	r1, r3
 8001b12:	4808      	ldr	r0, [pc, #32]	@ (8001b34 <HAL_ETH_MspInit+0x188>)
 8001b14:	f002 f81c 	bl	8003b50 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8001b18:	bf00      	nop
 8001b1a:	3738      	adds	r7, #56	@ 0x38
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40028000 	.word	0x40028000
 8001b24:	40023800 	.word	0x40023800
 8001b28:	40020800 	.word	0x40020800
 8001b2c:	40020000 	.word	0x40020000
 8001b30:	40020400 	.word	0x40020400
 8001b34:	40021800 	.word	0x40021800

08001b38 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b08a      	sub	sp, #40	@ 0x28
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b40:	f107 0314 	add.w	r3, r7, #20
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	605a      	str	r2, [r3, #4]
 8001b4a:	609a      	str	r2, [r3, #8]
 8001b4c:	60da      	str	r2, [r3, #12]
 8001b4e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a19      	ldr	r2, [pc, #100]	@ (8001bbc <HAL_I2C_MspInit+0x84>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d12c      	bne.n	8001bb4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	613b      	str	r3, [r7, #16]
 8001b5e:	4b18      	ldr	r3, [pc, #96]	@ (8001bc0 <HAL_I2C_MspInit+0x88>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	4a17      	ldr	r2, [pc, #92]	@ (8001bc0 <HAL_I2C_MspInit+0x88>)
 8001b64:	f043 0302 	orr.w	r3, r3, #2
 8001b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b6a:	4b15      	ldr	r3, [pc, #84]	@ (8001bc0 <HAL_I2C_MspInit+0x88>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001b76:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001b7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b7c:	2312      	movs	r3, #18
 8001b7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b84:	2303      	movs	r3, #3
 8001b86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b88:	2304      	movs	r3, #4
 8001b8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b8c:	f107 0314 	add.w	r3, r7, #20
 8001b90:	4619      	mov	r1, r3
 8001b92:	480c      	ldr	r0, [pc, #48]	@ (8001bc4 <HAL_I2C_MspInit+0x8c>)
 8001b94:	f001 ffdc 	bl	8003b50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b98:	2300      	movs	r3, #0
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	4b08      	ldr	r3, [pc, #32]	@ (8001bc0 <HAL_I2C_MspInit+0x88>)
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba0:	4a07      	ldr	r2, [pc, #28]	@ (8001bc0 <HAL_I2C_MspInit+0x88>)
 8001ba2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ba6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ba8:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <HAL_I2C_MspInit+0x88>)
 8001baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001bb4:	bf00      	nop
 8001bb6:	3728      	adds	r7, #40	@ 0x28
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40005400 	.word	0x40005400
 8001bc0:	40023800 	.word	0x40023800
 8001bc4:	40020400 	.word	0x40020400

08001bc8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a15      	ldr	r2, [pc, #84]	@ (8001c2c <HAL_TIM_Base_MspInit+0x64>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d10e      	bne.n	8001bf8 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
 8001bde:	4b14      	ldr	r3, [pc, #80]	@ (8001c30 <HAL_TIM_Base_MspInit+0x68>)
 8001be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be2:	4a13      	ldr	r2, [pc, #76]	@ (8001c30 <HAL_TIM_Base_MspInit+0x68>)
 8001be4:	f043 0301 	orr.w	r3, r3, #1
 8001be8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bea:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <HAL_TIM_Base_MspInit+0x68>)
 8001bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001bf6:	e012      	b.n	8001c1e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c34 <HAL_TIM_Base_MspInit+0x6c>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d10d      	bne.n	8001c1e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	60bb      	str	r3, [r7, #8]
 8001c06:	4b0a      	ldr	r3, [pc, #40]	@ (8001c30 <HAL_TIM_Base_MspInit+0x68>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	4a09      	ldr	r2, [pc, #36]	@ (8001c30 <HAL_TIM_Base_MspInit+0x68>)
 8001c0c:	f043 0302 	orr.w	r3, r3, #2
 8001c10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c12:	4b07      	ldr	r3, [pc, #28]	@ (8001c30 <HAL_TIM_Base_MspInit+0x68>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	60bb      	str	r3, [r7, #8]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
}
 8001c1e:	bf00      	nop
 8001c20:	3714      	adds	r7, #20
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	40010000 	.word	0x40010000
 8001c30:	40023800 	.word	0x40023800
 8001c34:	40000400 	.word	0x40000400

08001c38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b088      	sub	sp, #32
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c40:	f107 030c 	add.w	r3, r7, #12
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a12      	ldr	r2, [pc, #72]	@ (8001ca0 <HAL_TIM_MspPostInit+0x68>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d11e      	bne.n	8001c98 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60bb      	str	r3, [r7, #8]
 8001c5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ca4 <HAL_TIM_MspPostInit+0x6c>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c62:	4a10      	ldr	r2, [pc, #64]	@ (8001ca4 <HAL_TIM_MspPostInit+0x6c>)
 8001c64:	f043 0310 	orr.w	r3, r3, #16
 8001c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca4 <HAL_TIM_MspPostInit+0x6c>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	f003 0310 	and.w	r3, r3, #16
 8001c72:	60bb      	str	r3, [r7, #8]
 8001c74:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001c76:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c7a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c84:	2300      	movs	r3, #0
 8001c86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c8c:	f107 030c 	add.w	r3, r7, #12
 8001c90:	4619      	mov	r1, r3
 8001c92:	4805      	ldr	r0, [pc, #20]	@ (8001ca8 <HAL_TIM_MspPostInit+0x70>)
 8001c94:	f001 ff5c 	bl	8003b50 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c98:	bf00      	nop
 8001c9a:	3720      	adds	r7, #32
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40010000 	.word	0x40010000
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	40021000 	.word	0x40021000

08001cac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08c      	sub	sp, #48	@ 0x30
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb4:	f107 031c 	add.w	r3, r7, #28
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a36      	ldr	r2, [pc, #216]	@ (8001da4 <HAL_UART_MspInit+0xf8>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d12d      	bne.n	8001d2a <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	61bb      	str	r3, [r7, #24]
 8001cd2:	4b35      	ldr	r3, [pc, #212]	@ (8001da8 <HAL_UART_MspInit+0xfc>)
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd6:	4a34      	ldr	r2, [pc, #208]	@ (8001da8 <HAL_UART_MspInit+0xfc>)
 8001cd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cde:	4b32      	ldr	r3, [pc, #200]	@ (8001da8 <HAL_UART_MspInit+0xfc>)
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ce6:	61bb      	str	r3, [r7, #24]
 8001ce8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
 8001cee:	4b2e      	ldr	r3, [pc, #184]	@ (8001da8 <HAL_UART_MspInit+0xfc>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf2:	4a2d      	ldr	r2, [pc, #180]	@ (8001da8 <HAL_UART_MspInit+0xfc>)
 8001cf4:	f043 0308 	orr.w	r3, r3, #8
 8001cf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cfa:	4b2b      	ldr	r3, [pc, #172]	@ (8001da8 <HAL_UART_MspInit+0xfc>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	f003 0308 	and.w	r3, r3, #8
 8001d02:	617b      	str	r3, [r7, #20]
 8001d04:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001d06:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d14:	2303      	movs	r3, #3
 8001d16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d18:	2307      	movs	r3, #7
 8001d1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d1c:	f107 031c 	add.w	r3, r7, #28
 8001d20:	4619      	mov	r1, r3
 8001d22:	4822      	ldr	r0, [pc, #136]	@ (8001dac <HAL_UART_MspInit+0x100>)
 8001d24:	f001 ff14 	bl	8003b50 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8001d28:	e038      	b.n	8001d9c <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART6)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a20      	ldr	r2, [pc, #128]	@ (8001db0 <HAL_UART_MspInit+0x104>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d133      	bne.n	8001d9c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001d34:	2300      	movs	r3, #0
 8001d36:	613b      	str	r3, [r7, #16]
 8001d38:	4b1b      	ldr	r3, [pc, #108]	@ (8001da8 <HAL_UART_MspInit+0xfc>)
 8001d3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d3c:	4a1a      	ldr	r2, [pc, #104]	@ (8001da8 <HAL_UART_MspInit+0xfc>)
 8001d3e:	f043 0320 	orr.w	r3, r3, #32
 8001d42:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d44:	4b18      	ldr	r3, [pc, #96]	@ (8001da8 <HAL_UART_MspInit+0xfc>)
 8001d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d48:	f003 0320 	and.w	r3, r3, #32
 8001d4c:	613b      	str	r3, [r7, #16]
 8001d4e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d50:	2300      	movs	r3, #0
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	4b14      	ldr	r3, [pc, #80]	@ (8001da8 <HAL_UART_MspInit+0xfc>)
 8001d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d58:	4a13      	ldr	r2, [pc, #76]	@ (8001da8 <HAL_UART_MspInit+0xfc>)
 8001d5a:	f043 0304 	orr.w	r3, r3, #4
 8001d5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d60:	4b11      	ldr	r3, [pc, #68]	@ (8001da8 <HAL_UART_MspInit+0xfc>)
 8001d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d64:	f003 0304 	and.w	r3, r3, #4
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d6c:	23c0      	movs	r3, #192	@ 0xc0
 8001d6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d70:	2302      	movs	r3, #2
 8001d72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001d7c:	2308      	movs	r3, #8
 8001d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d80:	f107 031c 	add.w	r3, r7, #28
 8001d84:	4619      	mov	r1, r3
 8001d86:	480b      	ldr	r0, [pc, #44]	@ (8001db4 <HAL_UART_MspInit+0x108>)
 8001d88:	f001 fee2 	bl	8003b50 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	2100      	movs	r1, #0
 8001d90:	2047      	movs	r0, #71	@ 0x47
 8001d92:	f001 fac4 	bl	800331e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001d96:	2047      	movs	r0, #71	@ 0x47
 8001d98:	f001 fadd 	bl	8003356 <HAL_NVIC_EnableIRQ>
}
 8001d9c:	bf00      	nop
 8001d9e:	3730      	adds	r7, #48	@ 0x30
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40004800 	.word	0x40004800
 8001da8:	40023800 	.word	0x40023800
 8001dac:	40020c00 	.word	0x40020c00
 8001db0:	40011400 	.word	0x40011400
 8001db4:	40020800 	.word	0x40020800

08001db8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b08a      	sub	sp, #40	@ 0x28
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc0:	f107 0314 	add.w	r3, r7, #20
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	609a      	str	r2, [r3, #8]
 8001dcc:	60da      	str	r2, [r3, #12]
 8001dce:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001dd8:	d13f      	bne.n	8001e5a <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	613b      	str	r3, [r7, #16]
 8001dde:	4b21      	ldr	r3, [pc, #132]	@ (8001e64 <HAL_PCD_MspInit+0xac>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	4a20      	ldr	r2, [pc, #128]	@ (8001e64 <HAL_PCD_MspInit+0xac>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dea:	4b1e      	ldr	r3, [pc, #120]	@ (8001e64 <HAL_PCD_MspInit+0xac>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	613b      	str	r3, [r7, #16]
 8001df4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001df6:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001dfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e04:	2303      	movs	r3, #3
 8001e06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001e08:	230a      	movs	r3, #10
 8001e0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0c:	f107 0314 	add.w	r3, r7, #20
 8001e10:	4619      	mov	r1, r3
 8001e12:	4815      	ldr	r0, [pc, #84]	@ (8001e68 <HAL_PCD_MspInit+0xb0>)
 8001e14:	f001 fe9c 	bl	8003b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001e18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e22:	2300      	movs	r3, #0
 8001e24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001e26:	f107 0314 	add.w	r3, r7, #20
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	480e      	ldr	r0, [pc, #56]	@ (8001e68 <HAL_PCD_MspInit+0xb0>)
 8001e2e:	f001 fe8f 	bl	8003b50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001e32:	4b0c      	ldr	r3, [pc, #48]	@ (8001e64 <HAL_PCD_MspInit+0xac>)
 8001e34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e36:	4a0b      	ldr	r2, [pc, #44]	@ (8001e64 <HAL_PCD_MspInit+0xac>)
 8001e38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e3c:	6353      	str	r3, [r2, #52]	@ 0x34
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <HAL_PCD_MspInit+0xac>)
 8001e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e46:	4a07      	ldr	r2, [pc, #28]	@ (8001e64 <HAL_PCD_MspInit+0xac>)
 8001e48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e4e:	4b05      	ldr	r3, [pc, #20]	@ (8001e64 <HAL_PCD_MspInit+0xac>)
 8001e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001e5a:	bf00      	nop
 8001e5c:	3728      	adds	r7, #40	@ 0x28
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40023800 	.word	0x40023800
 8001e68:	40020000 	.word	0x40020000

08001e6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e70:	bf00      	nop
 8001e72:	e7fd      	b.n	8001e70 <NMI_Handler+0x4>

08001e74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <HardFault_Handler+0x4>

08001e7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e80:	bf00      	nop
 8001e82:	e7fd      	b.n	8001e80 <MemManage_Handler+0x4>

08001e84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e88:	bf00      	nop
 8001e8a:	e7fd      	b.n	8001e88 <BusFault_Handler+0x4>

08001e8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e90:	bf00      	nop
 8001e92:	e7fd      	b.n	8001e90 <UsageFault_Handler+0x4>

08001e94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e98:	bf00      	nop
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr

08001ea2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ea6:	bf00      	nop
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr

08001eb0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eb4:	bf00      	nop
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ec2:	f001 f90d 	bl	80030e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ec6:	bf00      	nop
 8001ec8:	bd80      	pop	{r7, pc}
	...

08001ecc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001ed0:	4802      	ldr	r0, [pc, #8]	@ (8001edc <USART6_IRQHandler+0x10>)
 8001ed2:	f004 ffd7 	bl	8006e84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001ed6:	bf00      	nop
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	2000058c 	.word	0x2000058c

08001ee0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  return 1;
 8001ee4:	2301      	movs	r3, #1
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <_kill>:

int _kill(int pid, int sig)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001efa:	f007 f819 	bl	8008f30 <__errno>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2216      	movs	r2, #22
 8001f02:	601a      	str	r2, [r3, #0]
  return -1;
 8001f04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <_exit>:

void _exit (int status)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f18:	f04f 31ff 	mov.w	r1, #4294967295
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f7ff ffe7 	bl	8001ef0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f22:	bf00      	nop
 8001f24:	e7fd      	b.n	8001f22 <_exit+0x12>

08001f26 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f26:	b580      	push	{r7, lr}
 8001f28:	b086      	sub	sp, #24
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	60f8      	str	r0, [r7, #12]
 8001f2e:	60b9      	str	r1, [r7, #8]
 8001f30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f32:	2300      	movs	r3, #0
 8001f34:	617b      	str	r3, [r7, #20]
 8001f36:	e00a      	b.n	8001f4e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f38:	f3af 8000 	nop.w
 8001f3c:	4601      	mov	r1, r0
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	1c5a      	adds	r2, r3, #1
 8001f42:	60ba      	str	r2, [r7, #8]
 8001f44:	b2ca      	uxtb	r2, r1
 8001f46:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	dbf0      	blt.n	8001f38 <_read+0x12>
  }

  return len;
 8001f56:	687b      	ldr	r3, [r7, #4]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	617b      	str	r3, [r7, #20]
 8001f70:	e009      	b.n	8001f86 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	1c5a      	adds	r2, r3, #1
 8001f76:	60ba      	str	r2, [r7, #8]
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	3301      	adds	r3, #1
 8001f84:	617b      	str	r3, [r7, #20]
 8001f86:	697a      	ldr	r2, [r7, #20]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	dbf1      	blt.n	8001f72 <_write+0x12>
  }
  return len;
 8001f8e:	687b      	ldr	r3, [r7, #4]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3718      	adds	r7, #24
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <_close>:

int _close(int file)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fa0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fc0:	605a      	str	r2, [r3, #4]
  return 0;
 8001fc2:	2300      	movs	r3, #0
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <_isatty>:

int _isatty(int file)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fd8:	2301      	movs	r3, #1
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	b085      	sub	sp, #20
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	60f8      	str	r0, [r7, #12]
 8001fee:	60b9      	str	r1, [r7, #8]
 8001ff0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3714      	adds	r7, #20
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002008:	4a14      	ldr	r2, [pc, #80]	@ (800205c <_sbrk+0x5c>)
 800200a:	4b15      	ldr	r3, [pc, #84]	@ (8002060 <_sbrk+0x60>)
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002014:	4b13      	ldr	r3, [pc, #76]	@ (8002064 <_sbrk+0x64>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d102      	bne.n	8002022 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800201c:	4b11      	ldr	r3, [pc, #68]	@ (8002064 <_sbrk+0x64>)
 800201e:	4a12      	ldr	r2, [pc, #72]	@ (8002068 <_sbrk+0x68>)
 8002020:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002022:	4b10      	ldr	r3, [pc, #64]	@ (8002064 <_sbrk+0x64>)
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4413      	add	r3, r2
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	429a      	cmp	r2, r3
 800202e:	d207      	bcs.n	8002040 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002030:	f006 ff7e 	bl	8008f30 <__errno>
 8002034:	4603      	mov	r3, r0
 8002036:	220c      	movs	r2, #12
 8002038:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800203a:	f04f 33ff 	mov.w	r3, #4294967295
 800203e:	e009      	b.n	8002054 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002040:	4b08      	ldr	r3, [pc, #32]	@ (8002064 <_sbrk+0x64>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002046:	4b07      	ldr	r3, [pc, #28]	@ (8002064 <_sbrk+0x64>)
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4413      	add	r3, r2
 800204e:	4a05      	ldr	r2, [pc, #20]	@ (8002064 <_sbrk+0x64>)
 8002050:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002052:	68fb      	ldr	r3, [r7, #12]
}
 8002054:	4618      	mov	r0, r3
 8002056:	3718      	adds	r7, #24
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20030000 	.word	0x20030000
 8002060:	00000400 	.word	0x00000400
 8002064:	20000c50 	.word	0x20000c50
 8002068:	20000da8 	.word	0x20000da8

0800206c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002070:	4b06      	ldr	r3, [pc, #24]	@ (800208c <SystemInit+0x20>)
 8002072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002076:	4a05      	ldr	r2, [pc, #20]	@ (800208c <SystemInit+0x20>)
 8002078:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800207c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002080:	bf00      	nop
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	e000ed00 	.word	0xe000ed00

08002090 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002090:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002094:	f7ff ffea 	bl	800206c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002098:	480c      	ldr	r0, [pc, #48]	@ (80020cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800209a:	490d      	ldr	r1, [pc, #52]	@ (80020d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800209c:	4a0d      	ldr	r2, [pc, #52]	@ (80020d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800209e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020a0:	e002      	b.n	80020a8 <LoopCopyDataInit>

080020a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020a6:	3304      	adds	r3, #4

080020a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020ac:	d3f9      	bcc.n	80020a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020ae:	4a0a      	ldr	r2, [pc, #40]	@ (80020d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020b0:	4c0a      	ldr	r4, [pc, #40]	@ (80020dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80020b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020b4:	e001      	b.n	80020ba <LoopFillZerobss>

080020b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020b8:	3204      	adds	r2, #4

080020ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020bc:	d3fb      	bcc.n	80020b6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80020be:	f006 ff3d 	bl	8008f3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020c2:	f7fe ff77 	bl	8000fb4 <main>
  bx  lr    
 80020c6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80020c8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80020cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020d0:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 80020d4:	0800c388 	.word	0x0800c388
  ldr r2, =_sbss
 80020d8:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 80020dc:	20000da4 	.word	0x20000da4

080020e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020e0:	e7fe      	b.n	80020e0 <ADC_IRQHandler>

080020e2 <bmp180_read>:
#include "API_BMP180_Internals.h"
#include "API_BMP180.h"
#include <math.h>

static void bmp180_read(bmp180_t *bmp180, uint8_t reg, uint8_t *buffer, uint8_t size)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b088      	sub	sp, #32
 80020e6:	af04      	add	r7, sp, #16
 80020e8:	60f8      	str	r0, [r7, #12]
 80020ea:	607a      	str	r2, [r7, #4]
 80020ec:	461a      	mov	r2, r3
 80020ee:	460b      	mov	r3, r1
 80020f0:	72fb      	strb	r3, [r7, #11]
 80020f2:	4613      	mov	r3, r2
 80020f4:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Mem_Read(bmp180->hi2cx, BMP180_ADDRESS, reg, 1, buffer, size, HAL_MAX_DELAY);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	6818      	ldr	r0, [r3, #0]
 80020fa:	7afb      	ldrb	r3, [r7, #11]
 80020fc:	b29a      	uxth	r2, r3
 80020fe:	7abb      	ldrb	r3, [r7, #10]
 8002100:	b29b      	uxth	r3, r3
 8002102:	f04f 31ff 	mov.w	r1, #4294967295
 8002106:	9102      	str	r1, [sp, #8]
 8002108:	9301      	str	r3, [sp, #4]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	9300      	str	r3, [sp, #0]
 800210e:	2301      	movs	r3, #1
 8002110:	21ee      	movs	r1, #238	@ 0xee
 8002112:	f002 f939 	bl	8004388 <HAL_I2C_Mem_Read>
}
 8002116:	bf00      	nop
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <bmp180_write>:

static void bmp180_write(bmp180_t *bmp180, uint8_t reg, uint8_t *buffer, uint8_t size)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b088      	sub	sp, #32
 8002122:	af04      	add	r7, sp, #16
 8002124:	60f8      	str	r0, [r7, #12]
 8002126:	607a      	str	r2, [r7, #4]
 8002128:	461a      	mov	r2, r3
 800212a:	460b      	mov	r3, r1
 800212c:	72fb      	strb	r3, [r7, #11]
 800212e:	4613      	mov	r3, r2
 8002130:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Mem_Write(bmp180->hi2cx, BMP180_ADDRESS, reg, 1, buffer, size, HAL_MAX_DELAY);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	6818      	ldr	r0, [r3, #0]
 8002136:	7afb      	ldrb	r3, [r7, #11]
 8002138:	b29a      	uxth	r2, r3
 800213a:	7abb      	ldrb	r3, [r7, #10]
 800213c:	b29b      	uxth	r3, r3
 800213e:	f04f 31ff 	mov.w	r1, #4294967295
 8002142:	9102      	str	r1, [sp, #8]
 8002144:	9301      	str	r3, [sp, #4]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	9300      	str	r3, [sp, #0]
 800214a:	2301      	movs	r3, #1
 800214c:	21ee      	movs	r1, #238	@ 0xee
 800214e:	f002 f821 	bl	8004194 <HAL_I2C_Mem_Write>
}
 8002152:	bf00      	nop
 8002154:	3710      	adds	r7, #16
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <bmp180_is_ready>:

static int bmp180_is_ready(bmp180_t *bmp180)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b082      	sub	sp, #8
 800215e:	af00      	add	r7, sp, #0
 8002160:	6078      	str	r0, [r7, #4]
	return HAL_I2C_IsDeviceReady(bmp180->hi2cx, BMP180_ADDRESS, 1, HAL_MAX_DELAY);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6818      	ldr	r0, [r3, #0]
 8002166:	f04f 33ff 	mov.w	r3, #4294967295
 800216a:	2201      	movs	r2, #1
 800216c:	21ee      	movs	r1, #238	@ 0xee
 800216e:	f002 fb3d 	bl	80047ec <HAL_I2C_IsDeviceReady>
 8002172:	4603      	mov	r3, r0
}
 8002174:	4618      	mov	r0, r3
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <bmp180_init>:
 * @returns 0 on success, 1 on sensor is not ready, 2 on sensor error.
 * @param hi2cx I2C handle.
 * @param bmp180 `bmp180_t` struct to initialize.
 * */
uint8_t bmp180_init(I2C_HandleTypeDef *hi2cx, bmp180_t *bmp180)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b08a      	sub	sp, #40	@ 0x28
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
	bmp180->hi2cx = hi2cx;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	601a      	str	r2, [r3, #0]

	// Check if device is ready
	if (bmp180_is_ready(bmp180))
 800218c:	6838      	ldr	r0, [r7, #0]
 800218e:	f7ff ffe4 	bl	800215a <bmp180_is_ready>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <bmp180_init+0x20>
		return 1;
 8002198:	2301      	movs	r3, #1
 800219a:	e0f5      	b.n	8002388 <bmp180_init+0x20c>

	uint8_t buffer[22];

	// Reset sensor
	buffer[0] = 0xB6;
 800219c:	23b6      	movs	r3, #182	@ 0xb6
 800219e:	733b      	strb	r3, [r7, #12]
	bmp180_write(bmp180, SOFT, &buffer[0], 1);
 80021a0:	f107 020c 	add.w	r2, r7, #12
 80021a4:	2301      	movs	r3, #1
 80021a6:	21e0      	movs	r1, #224	@ 0xe0
 80021a8:	6838      	ldr	r0, [r7, #0]
 80021aa:	f7ff ffb8 	bl	800211e <bmp180_write>
	HAL_Delay(10);
 80021ae:	200a      	movs	r0, #10
 80021b0:	f000 ffb6 	bl	8003120 <HAL_Delay>

	// Check if device ID is correct
	bmp180_read(bmp180, ID, &buffer[0], 1);
 80021b4:	f107 020c 	add.w	r2, r7, #12
 80021b8:	2301      	movs	r3, #1
 80021ba:	21d0      	movs	r1, #208	@ 0xd0
 80021bc:	6838      	ldr	r0, [r7, #0]
 80021be:	f7ff ff90 	bl	80020e2 <bmp180_read>
	if (buffer[0] != 0x55) {
 80021c2:	7b3b      	ldrb	r3, [r7, #12]
 80021c4:	2b55      	cmp	r3, #85	@ 0x55
 80021c6:	d001      	beq.n	80021cc <bmp180_init+0x50>
		return 2;
 80021c8:	2302      	movs	r3, #2
 80021ca:	e0dd      	b.n	8002388 <bmp180_init+0x20c>
	}

	// Get calibration data
	bmp180_read(bmp180, CALIB, buffer, 22);
 80021cc:	f107 020c 	add.w	r2, r7, #12
 80021d0:	2316      	movs	r3, #22
 80021d2:	21aa      	movs	r1, #170	@ 0xaa
 80021d4:	6838      	ldr	r0, [r7, #0]
 80021d6:	f7ff ff84 	bl	80020e2 <bmp180_read>

	// If any of the calibration data is 0x00 or 0xFF, sensor is damaged
	for (uint8_t i = 0; i < 22; i += 2) {
 80021da:	2300      	movs	r3, #0
 80021dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80021e0:	e020      	b.n	8002224 <bmp180_init+0xa8>
		uint16_t combined_calibration_data = convert8bitto16bit(buffer[i], buffer[i + 1]);
 80021e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80021e6:	3328      	adds	r3, #40	@ 0x28
 80021e8:	443b      	add	r3, r7
 80021ea:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80021ee:	b21b      	sxth	r3, r3
 80021f0:	021b      	lsls	r3, r3, #8
 80021f2:	b21a      	sxth	r2, r3
 80021f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80021f8:	3301      	adds	r3, #1
 80021fa:	3328      	adds	r3, #40	@ 0x28
 80021fc:	443b      	add	r3, r7
 80021fe:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002202:	b21b      	sxth	r3, r3
 8002204:	4313      	orrs	r3, r2
 8002206:	b21b      	sxth	r3, r3
 8002208:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (combined_calibration_data == 0x00 || combined_calibration_data == 0XFF) {
 800220a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800220c:	2b00      	cmp	r3, #0
 800220e:	d002      	beq.n	8002216 <bmp180_init+0x9a>
 8002210:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002212:	2bff      	cmp	r3, #255	@ 0xff
 8002214:	d101      	bne.n	800221a <bmp180_init+0x9e>
			return 2;
 8002216:	2302      	movs	r3, #2
 8002218:	e0b6      	b.n	8002388 <bmp180_init+0x20c>
	for (uint8_t i = 0; i < 22; i += 2) {
 800221a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800221e:	3302      	adds	r3, #2
 8002220:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002224:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002228:	2b15      	cmp	r3, #21
 800222a:	d9da      	bls.n	80021e2 <bmp180_init+0x66>
		}
	}

	// Set hardware oversampling setting
	switch (bmp180->oversampling_setting) {
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	7d1b      	ldrb	r3, [r3, #20]
 8002230:	2b03      	cmp	r3, #3
 8002232:	d81b      	bhi.n	800226c <bmp180_init+0xf0>
 8002234:	a201      	add	r2, pc, #4	@ (adr r2, 800223c <bmp180_init+0xc0>)
 8002236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800223a:	bf00      	nop
 800223c:	0800224d 	.word	0x0800224d
 8002240:	08002255 	.word	0x08002255
 8002244:	0800225d 	.word	0x0800225d
 8002248:	08002265 	.word	0x08002265
		case ultra_low_power:
			bmp180->oss = 0;
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	2200      	movs	r2, #0
 8002250:	755a      	strb	r2, [r3, #21]
			break;
 8002252:	e012      	b.n	800227a <bmp180_init+0xfe>
		case standart:
			bmp180->oss = 1;
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	2201      	movs	r2, #1
 8002258:	755a      	strb	r2, [r3, #21]
			break;
 800225a:	e00e      	b.n	800227a <bmp180_init+0xfe>
		case high_resolution:
			bmp180->oss = 2;
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	2202      	movs	r2, #2
 8002260:	755a      	strb	r2, [r3, #21]
			break;
 8002262:	e00a      	b.n	800227a <bmp180_init+0xfe>
		case ultra_high_resolution:
			bmp180->oss = 3;
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	2203      	movs	r2, #3
 8002268:	755a      	strb	r2, [r3, #21]
			break;
 800226a:	e006      	b.n	800227a <bmp180_init+0xfe>
		default:
			bmp180->oversampling_setting = standart;
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	2201      	movs	r2, #1
 8002270:	751a      	strb	r2, [r3, #20]
			bmp180->oss = 1;
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	2201      	movs	r2, #1
 8002276:	755a      	strb	r2, [r3, #21]
			break;
 8002278:	bf00      	nop
	}

	// Save calibration data
	bmp180->AC1 = convert8bitto16bit(buffer[0],  buffer[1]);
 800227a:	7b3b      	ldrb	r3, [r7, #12]
 800227c:	b21b      	sxth	r3, r3
 800227e:	021b      	lsls	r3, r3, #8
 8002280:	b21a      	sxth	r2, r3
 8002282:	7b7b      	ldrb	r3, [r7, #13]
 8002284:	b21b      	sxth	r3, r3
 8002286:	4313      	orrs	r3, r2
 8002288:	b21a      	sxth	r2, r3
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	82da      	strh	r2, [r3, #22]
	bmp180->AC2 = convert8bitto16bit(buffer[2],  buffer[3]);
 800228e:	7bbb      	ldrb	r3, [r7, #14]
 8002290:	b21b      	sxth	r3, r3
 8002292:	021b      	lsls	r3, r3, #8
 8002294:	b21a      	sxth	r2, r3
 8002296:	7bfb      	ldrb	r3, [r7, #15]
 8002298:	b21b      	sxth	r3, r3
 800229a:	4313      	orrs	r3, r2
 800229c:	b21a      	sxth	r2, r3
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	831a      	strh	r2, [r3, #24]
	bmp180->AC3 = convert8bitto16bit(buffer[4],  buffer[5]);
 80022a2:	7c3b      	ldrb	r3, [r7, #16]
 80022a4:	b21b      	sxth	r3, r3
 80022a6:	021b      	lsls	r3, r3, #8
 80022a8:	b21a      	sxth	r2, r3
 80022aa:	7c7b      	ldrb	r3, [r7, #17]
 80022ac:	b21b      	sxth	r3, r3
 80022ae:	4313      	orrs	r3, r2
 80022b0:	b21a      	sxth	r2, r3
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	835a      	strh	r2, [r3, #26]
	bmp180->AC4 = convert8bitto16bit(buffer[6],  buffer[7]);
 80022b6:	7cbb      	ldrb	r3, [r7, #18]
 80022b8:	b21b      	sxth	r3, r3
 80022ba:	021b      	lsls	r3, r3, #8
 80022bc:	b21a      	sxth	r2, r3
 80022be:	7cfb      	ldrb	r3, [r7, #19]
 80022c0:	b21b      	sxth	r3, r3
 80022c2:	4313      	orrs	r3, r2
 80022c4:	b21b      	sxth	r3, r3
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	839a      	strh	r2, [r3, #28]
	bmp180->AC5 = convert8bitto16bit(buffer[8],  buffer[9]);
 80022cc:	7d3b      	ldrb	r3, [r7, #20]
 80022ce:	b21b      	sxth	r3, r3
 80022d0:	021b      	lsls	r3, r3, #8
 80022d2:	b21a      	sxth	r2, r3
 80022d4:	7d7b      	ldrb	r3, [r7, #21]
 80022d6:	b21b      	sxth	r3, r3
 80022d8:	4313      	orrs	r3, r2
 80022da:	b21b      	sxth	r3, r3
 80022dc:	b29a      	uxth	r2, r3
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	83da      	strh	r2, [r3, #30]
	bmp180->AC6 = convert8bitto16bit(buffer[10], buffer[11]);
 80022e2:	7dbb      	ldrb	r3, [r7, #22]
 80022e4:	b21b      	sxth	r3, r3
 80022e6:	021b      	lsls	r3, r3, #8
 80022e8:	b21a      	sxth	r2, r3
 80022ea:	7dfb      	ldrb	r3, [r7, #23]
 80022ec:	b21b      	sxth	r3, r3
 80022ee:	4313      	orrs	r3, r2
 80022f0:	b21b      	sxth	r3, r3
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	841a      	strh	r2, [r3, #32]
	bmp180->B1  = convert8bitto16bit(buffer[12], buffer[13]);
 80022f8:	7e3b      	ldrb	r3, [r7, #24]
 80022fa:	b21b      	sxth	r3, r3
 80022fc:	021b      	lsls	r3, r3, #8
 80022fe:	b21a      	sxth	r2, r3
 8002300:	7e7b      	ldrb	r3, [r7, #25]
 8002302:	b21b      	sxth	r3, r3
 8002304:	4313      	orrs	r3, r2
 8002306:	b21a      	sxth	r2, r3
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	845a      	strh	r2, [r3, #34]	@ 0x22
	bmp180->B2  = convert8bitto16bit(buffer[14], buffer[15]);
 800230c:	7ebb      	ldrb	r3, [r7, #26]
 800230e:	b21b      	sxth	r3, r3
 8002310:	021b      	lsls	r3, r3, #8
 8002312:	b21a      	sxth	r2, r3
 8002314:	7efb      	ldrb	r3, [r7, #27]
 8002316:	b21b      	sxth	r3, r3
 8002318:	4313      	orrs	r3, r2
 800231a:	b21a      	sxth	r2, r3
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	849a      	strh	r2, [r3, #36]	@ 0x24
	bmp180->B3  = 0;
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	2200      	movs	r2, #0
 8002324:	629a      	str	r2, [r3, #40]	@ 0x28
	bmp180->B4  = 0;
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	2200      	movs	r2, #0
 800232a:	62da      	str	r2, [r3, #44]	@ 0x2c
	bmp180->B5  = 0;
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	2200      	movs	r2, #0
 8002330:	631a      	str	r2, [r3, #48]	@ 0x30
	bmp180->B6  = 0;
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	2200      	movs	r2, #0
 8002336:	635a      	str	r2, [r3, #52]	@ 0x34
	bmp180->B7  = 0;
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	2200      	movs	r2, #0
 800233c:	639a      	str	r2, [r3, #56]	@ 0x38
	bmp180->MB  = convert8bitto16bit(buffer[16], buffer[17]);
 800233e:	7f3b      	ldrb	r3, [r7, #28]
 8002340:	b21b      	sxth	r3, r3
 8002342:	021b      	lsls	r3, r3, #8
 8002344:	b21a      	sxth	r2, r3
 8002346:	7f7b      	ldrb	r3, [r7, #29]
 8002348:	b21b      	sxth	r3, r3
 800234a:	4313      	orrs	r3, r2
 800234c:	b21a      	sxth	r2, r3
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	879a      	strh	r2, [r3, #60]	@ 0x3c
	bmp180->MC  = convert8bitto16bit(buffer[18], buffer[19]);
 8002352:	7fbb      	ldrb	r3, [r7, #30]
 8002354:	b21b      	sxth	r3, r3
 8002356:	021b      	lsls	r3, r3, #8
 8002358:	b21a      	sxth	r2, r3
 800235a:	7ffb      	ldrb	r3, [r7, #31]
 800235c:	b21b      	sxth	r3, r3
 800235e:	4313      	orrs	r3, r2
 8002360:	b21a      	sxth	r2, r3
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	87da      	strh	r2, [r3, #62]	@ 0x3e
	bmp180->MD  = convert8bitto16bit(buffer[20], buffer[21]);
 8002366:	f897 3020 	ldrb.w	r3, [r7, #32]
 800236a:	b21b      	sxth	r3, r3
 800236c:	021b      	lsls	r3, r3, #8
 800236e:	b21a      	sxth	r2, r3
 8002370:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002374:	b21b      	sxth	r3, r3
 8002376:	4313      	orrs	r3, r2
 8002378:	b21a      	sxth	r2, r3
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	bmp180->sea_pressure = 101325;
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	4a03      	ldr	r2, [pc, #12]	@ (8002390 <bmp180_init+0x214>)
 8002384:	611a      	str	r2, [r3, #16]

	return 0;
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	3728      	adds	r7, #40	@ 0x28
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	00018bcd 	.word	0x00018bcd

08002394 <bmp180_get_all>:
 * @brief Get all sensor data at once.
 * @param bmp180 `bmp180_t` struct to write data.
 * @retval None.
 * */
void bmp180_get_all(bmp180_t *bmp180)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
	bmp180_get_temperature(bmp180);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f000 f87d 	bl	800249c <bmp180_get_temperature>
	bmp180_get_pressure(bmp180);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f000 f8c4 	bl	8002530 <bmp180_get_pressure>
	bmp180_get_altitude(bmp180);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f000 f9a5 	bl	80026f8 <bmp180_get_altitude>
}
 80023ae:	bf00      	nop
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <_bmp180_read_ut>:

static int16_t _bmp180_read_ut(bmp180_t *bmp180)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b084      	sub	sp, #16
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
	uint8_t write_data = 0x2E, ut_data[2];
 80023be:	232e      	movs	r3, #46	@ 0x2e
 80023c0:	73fb      	strb	r3, [r7, #15]

	bmp180_write(bmp180, CTRL_MEAS, &write_data, 1);
 80023c2:	f107 020f 	add.w	r2, r7, #15
 80023c6:	2301      	movs	r3, #1
 80023c8:	21f4      	movs	r1, #244	@ 0xf4
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f7ff fea7 	bl	800211e <bmp180_write>
	HAL_Delay(5);
 80023d0:	2005      	movs	r0, #5
 80023d2:	f000 fea5 	bl	8003120 <HAL_Delay>
	bmp180_read(bmp180, OUT_MSB, ut_data, 2);
 80023d6:	f107 020c 	add.w	r2, r7, #12
 80023da:	2302      	movs	r3, #2
 80023dc:	21f6      	movs	r1, #246	@ 0xf6
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f7ff fe7f 	bl	80020e2 <bmp180_read>

	return (convert8bitto16bit(ut_data[0], ut_data[1]));
 80023e4:	7b3b      	ldrb	r3, [r7, #12]
 80023e6:	b21b      	sxth	r3, r3
 80023e8:	021b      	lsls	r3, r3, #8
 80023ea:	b21a      	sxth	r2, r3
 80023ec:	7b7b      	ldrb	r3, [r7, #13]
 80023ee:	b21b      	sxth	r3, r3
 80023f0:	4313      	orrs	r3, r2
 80023f2:	b21b      	sxth	r3, r3
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3710      	adds	r7, #16
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <_bmp180_read_up>:

static int32_t _bmp180_read_up(bmp180_t *bmp180)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
	uint8_t write_data = 0x34 + (bmp180->oss << 6), up_data[3];
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	7d5b      	ldrb	r3, [r3, #21]
 8002408:	019b      	lsls	r3, r3, #6
 800240a:	b2db      	uxtb	r3, r3
 800240c:	3334      	adds	r3, #52	@ 0x34
 800240e:	b2db      	uxtb	r3, r3
 8002410:	73bb      	strb	r3, [r7, #14]
	bmp180_write(bmp180, CTRL_MEAS, &write_data, 1);
 8002412:	f107 020e 	add.w	r2, r7, #14
 8002416:	2301      	movs	r3, #1
 8002418:	21f4      	movs	r1, #244	@ 0xf4
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f7ff fe7f 	bl	800211e <bmp180_write>
	uint8_t wait = 0;
 8002420:	2300      	movs	r3, #0
 8002422:	73fb      	strb	r3, [r7, #15]
	switch (bmp180->oversampling_setting) {
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	7d1b      	ldrb	r3, [r3, #20]
 8002428:	2b03      	cmp	r3, #3
 800242a:	d817      	bhi.n	800245c <_bmp180_read_up+0x60>
 800242c:	a201      	add	r2, pc, #4	@ (adr r2, 8002434 <_bmp180_read_up+0x38>)
 800242e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002432:	bf00      	nop
 8002434:	08002445 	.word	0x08002445
 8002438:	0800244b 	.word	0x0800244b
 800243c:	08002451 	.word	0x08002451
 8002440:	08002457 	.word	0x08002457
		case ultra_low_power:
			wait = 5;
 8002444:	2305      	movs	r3, #5
 8002446:	73fb      	strb	r3, [r7, #15]
			break;
 8002448:	e00b      	b.n	8002462 <_bmp180_read_up+0x66>
		case standart:
			wait = 8;
 800244a:	2308      	movs	r3, #8
 800244c:	73fb      	strb	r3, [r7, #15]
			break;
 800244e:	e008      	b.n	8002462 <_bmp180_read_up+0x66>
		case high_resolution:
			wait = 14;
 8002450:	230e      	movs	r3, #14
 8002452:	73fb      	strb	r3, [r7, #15]
			break;
 8002454:	e005      	b.n	8002462 <_bmp180_read_up+0x66>
		case ultra_high_resolution:
			wait = 26;
 8002456:	231a      	movs	r3, #26
 8002458:	73fb      	strb	r3, [r7, #15]
			break;
 800245a:	e002      	b.n	8002462 <_bmp180_read_up+0x66>
		default:
			wait = 5;
 800245c:	2305      	movs	r3, #5
 800245e:	73fb      	strb	r3, [r7, #15]
			break;
 8002460:	bf00      	nop
	}
	HAL_Delay(wait);
 8002462:	7bfb      	ldrb	r3, [r7, #15]
 8002464:	4618      	mov	r0, r3
 8002466:	f000 fe5b 	bl	8003120 <HAL_Delay>
	bmp180_read(bmp180, OUT_MSB, up_data, 3);
 800246a:	f107 0208 	add.w	r2, r7, #8
 800246e:	2303      	movs	r3, #3
 8002470:	21f6      	movs	r1, #246	@ 0xf6
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7ff fe35 	bl	80020e2 <bmp180_read>

	return ((up_data[0] << 16) + (up_data[1] << 8) + up_data[2]) >> (8 - bmp180->oss);
 8002478:	7a3b      	ldrb	r3, [r7, #8]
 800247a:	041a      	lsls	r2, r3, #16
 800247c:	7a7b      	ldrb	r3, [r7, #9]
 800247e:	021b      	lsls	r3, r3, #8
 8002480:	4413      	add	r3, r2
 8002482:	7aba      	ldrb	r2, [r7, #10]
 8002484:	441a      	add	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	7d5b      	ldrb	r3, [r3, #21]
 800248a:	f1c3 0308 	rsb	r3, r3, #8
 800248e:	fa42 f303 	asr.w	r3, r2, r3
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop

0800249c <bmp180_get_temperature>:
 * @brief Get temperature data.
 * @param bmp180 `bmp180_t` struct to write data.
 * @retval None.
 * */
void bmp180_get_temperature(bmp180_t *bmp180)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
	int16_t ut = _bmp180_read_ut(bmp180);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f7ff ff86 	bl	80023b6 <_bmp180_read_ut>
 80024aa:	4603      	mov	r3, r0
 80024ac:	82fb      	strh	r3, [r7, #22]
	int32_t X1, X2;

	X1 = (ut - bmp180->AC6) * bmp180->AC5 / powerof2(15);
 80024ae:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	8c12      	ldrh	r2, [r2, #32]
 80024b6:	1a9b      	subs	r3, r3, r2
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	8bd2      	ldrh	r2, [r2, #30]
 80024bc:	fb02 f303 	mul.w	r3, r2, r3
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	da02      	bge.n	80024ca <bmp180_get_temperature+0x2e>
 80024c4:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80024c8:	337f      	adds	r3, #127	@ 0x7f
 80024ca:	13db      	asrs	r3, r3, #15
 80024cc:	613b      	str	r3, [r7, #16]
	X2 = bmp180->MC * powerof2(11) / (X1 + bmp180->MD);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80024d4:	02da      	lsls	r2, r3, #11
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80024dc:	4619      	mov	r1, r3
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	440b      	add	r3, r1
 80024e2:	fb92 f3f3 	sdiv	r3, r2, r3
 80024e6:	60fb      	str	r3, [r7, #12]
	bmp180->B5 = X1 + X2;
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	441a      	add	r2, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	631a      	str	r2, [r3, #48]	@ 0x30
	bmp180->temperature = ((bmp180->B5 + 8) / powerof2(4)) / 10.0;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	3308      	adds	r3, #8
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	da00      	bge.n	80024fe <bmp180_get_temperature+0x62>
 80024fc:	330f      	adds	r3, #15
 80024fe:	111b      	asrs	r3, r3, #4
 8002500:	4618      	mov	r0, r3
 8002502:	f7fe f82f 	bl	8000564 <__aeabi_i2d>
 8002506:	f04f 0200 	mov.w	r2, #0
 800250a:	4b08      	ldr	r3, [pc, #32]	@ (800252c <bmp180_get_temperature+0x90>)
 800250c:	f7fe f9be 	bl	800088c <__aeabi_ddiv>
 8002510:	4602      	mov	r2, r0
 8002512:	460b      	mov	r3, r1
 8002514:	4610      	mov	r0, r2
 8002516:	4619      	mov	r1, r3
 8002518:	f7fe fb66 	bl	8000be8 <__aeabi_d2f>
 800251c:	4602      	mov	r2, r0
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	605a      	str	r2, [r3, #4]
}
 8002522:	bf00      	nop
 8002524:	3718      	adds	r7, #24
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40240000 	.word	0x40240000

08002530 <bmp180_get_pressure>:
 * @brief Get pressure data.
 * @param bmp180 `bmp180_t` struct to write data.
 * @retval None.
 * */
void bmp180_get_pressure(bmp180_t *bmp180)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b088      	sub	sp, #32
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
	int32_t X1, X2, X3, up = _bmp180_read_up(bmp180), p;
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f7ff ff5f 	bl	80023fc <_bmp180_read_up>
 800253e:	61b8      	str	r0, [r7, #24]
	bmp180->B6 = bmp180->B5 - 4000;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002544:	f5a3 627a 	sub.w	r2, r3, #4000	@ 0xfa0
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	635a      	str	r2, [r3, #52]	@ 0x34
	X1 = (bmp180->B2 * (bmp180->B6 * bmp180->B6 / powerof2(12))) / powerof2(11);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8002552:	4619      	mov	r1, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800255c:	fb02 f303 	mul.w	r3, r2, r3
 8002560:	2b00      	cmp	r3, #0
 8002562:	da01      	bge.n	8002568 <bmp180_get_pressure+0x38>
 8002564:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8002568:	131b      	asrs	r3, r3, #12
 800256a:	fb01 f303 	mul.w	r3, r1, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	da01      	bge.n	8002576 <bmp180_get_pressure+0x46>
 8002572:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8002576:	12db      	asrs	r3, r3, #11
 8002578:	617b      	str	r3, [r7, #20]
	X2 = bmp180->AC2 * bmp180->B6 / powerof2(11);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8002580:	461a      	mov	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002586:	fb02 f303 	mul.w	r3, r2, r3
 800258a:	2b00      	cmp	r3, #0
 800258c:	da01      	bge.n	8002592 <bmp180_get_pressure+0x62>
 800258e:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8002592:	12db      	asrs	r3, r3, #11
 8002594:	613b      	str	r3, [r7, #16]
	X3 = X1 + X2;
 8002596:	697a      	ldr	r2, [r7, #20]
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	4413      	add	r3, r2
 800259c:	60fb      	str	r3, [r7, #12]
	bmp180->B3 = (((bmp180->AC1 * 4 + X3) << bmp180->oss) + 2) / 4;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80025a4:	009a      	lsls	r2, r3, #2
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	4413      	add	r3, r2
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	7d52      	ldrb	r2, [r2, #21]
 80025ae:	4093      	lsls	r3, r2
 80025b0:	3302      	adds	r3, #2
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	da00      	bge.n	80025b8 <bmp180_get_pressure+0x88>
 80025b6:	3303      	adds	r3, #3
 80025b8:	109b      	asrs	r3, r3, #2
 80025ba:	461a      	mov	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	629a      	str	r2, [r3, #40]	@ 0x28
	X1 = bmp180->AC3 * bmp180->B6 / powerof2(13);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80025c6:	461a      	mov	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025cc:	fb02 f303 	mul.w	r3, r2, r3
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	da02      	bge.n	80025da <bmp180_get_pressure+0xaa>
 80025d4:	f503 53ff 	add.w	r3, r3, #8160	@ 0x1fe0
 80025d8:	331f      	adds	r3, #31
 80025da:	135b      	asrs	r3, r3, #13
 80025dc:	617b      	str	r3, [r7, #20]
	X2 = (bmp180->B1 * (bmp180->B6 * bmp180->B6 / powerof2(12))) / powerof2(16);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 80025e4:	4619      	mov	r1, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80025ee:	fb02 f303 	mul.w	r3, r2, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	da01      	bge.n	80025fa <bmp180_get_pressure+0xca>
 80025f6:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80025fa:	131b      	asrs	r3, r3, #12
 80025fc:	fb01 f303 	mul.w	r3, r1, r3
 8002600:	2b00      	cmp	r3, #0
 8002602:	da02      	bge.n	800260a <bmp180_get_pressure+0xda>
 8002604:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8002608:	33ff      	adds	r3, #255	@ 0xff
 800260a:	141b      	asrs	r3, r3, #16
 800260c:	613b      	str	r3, [r7, #16]
	X3 = ((X1 + X2) + 2) / powerof2(2);
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	4413      	add	r3, r2
 8002614:	3302      	adds	r3, #2
 8002616:	2b00      	cmp	r3, #0
 8002618:	da00      	bge.n	800261c <bmp180_get_pressure+0xec>
 800261a:	3303      	adds	r3, #3
 800261c:	109b      	asrs	r3, r3, #2
 800261e:	60fb      	str	r3, [r7, #12]
	bmp180->B4 = bmp180->AC4 * (uint32_t)(X3 + 32768) / powerof2(15);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	8b9b      	ldrh	r3, [r3, #28]
 8002624:	461a      	mov	r2, r3
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800262c:	fb02 f303 	mul.w	r3, r2, r3
 8002630:	0bda      	lsrs	r2, r3, #15
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	62da      	str	r2, [r3, #44]	@ 0x2c
	bmp180->B7 = ((uint32_t)up - bmp180->B3) * (50000 >> bmp180->oss);
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800263c:	1a9b      	subs	r3, r3, r2
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	7d52      	ldrb	r2, [r2, #21]
 8002642:	4611      	mov	r1, r2
 8002644:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8002648:	410a      	asrs	r2, r1
 800264a:	fb03 f202 	mul.w	r2, r3, r2
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	639a      	str	r2, [r3, #56]	@ 0x38
	if (bmp180->B7 < 0x80000000) {
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002656:	2b00      	cmp	r3, #0
 8002658:	db08      	blt.n	800266c <bmp180_get_pressure+0x13c>
		p = (bmp180->B7 * 2) / bmp180->B4;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800265e:	005a      	lsls	r2, r3, #1
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002664:	fbb2 f3f3 	udiv	r3, r2, r3
 8002668:	61fb      	str	r3, [r7, #28]
 800266a:	e007      	b.n	800267c <bmp180_get_pressure+0x14c>
	}
	else {
		p = (bmp180->B7 / bmp180->B4) * 2;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002674:	fbb2 f3f3 	udiv	r3, r2, r3
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	61fb      	str	r3, [r7, #28]
	}
	X1 = (p / powerof2(8)) * (p / powerof2(8));
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	2b00      	cmp	r3, #0
 8002680:	da00      	bge.n	8002684 <bmp180_get_pressure+0x154>
 8002682:	33ff      	adds	r3, #255	@ 0xff
 8002684:	121b      	asrs	r3, r3, #8
 8002686:	461a      	mov	r2, r3
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	2b00      	cmp	r3, #0
 800268c:	da00      	bge.n	8002690 <bmp180_get_pressure+0x160>
 800268e:	33ff      	adds	r3, #255	@ 0xff
 8002690:	121b      	asrs	r3, r3, #8
 8002692:	fb02 f303 	mul.w	r3, r2, r3
 8002696:	617b      	str	r3, [r7, #20]
	X1 = (X1 * 3038) / powerof2(16);
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	f640 32de 	movw	r2, #3038	@ 0xbde
 800269e:	fb02 f303 	mul.w	r3, r2, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	da02      	bge.n	80026ac <bmp180_get_pressure+0x17c>
 80026a6:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80026aa:	33ff      	adds	r3, #255	@ 0xff
 80026ac:	141b      	asrs	r3, r3, #16
 80026ae:	617b      	str	r3, [r7, #20]
	X2 = (-7357 * p) / powerof2(16);
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	4a0f      	ldr	r2, [pc, #60]	@ (80026f0 <bmp180_get_pressure+0x1c0>)
 80026b4:	fb02 f303 	mul.w	r3, r2, r3
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	da02      	bge.n	80026c2 <bmp180_get_pressure+0x192>
 80026bc:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80026c0:	33ff      	adds	r3, #255	@ 0xff
 80026c2:	141b      	asrs	r3, r3, #16
 80026c4:	613b      	str	r3, [r7, #16]
	p = p + (X1 + X2 + 3791) / powerof2(4);
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	4413      	add	r3, r2
 80026cc:	f603 63cf 	addw	r3, r3, #3791	@ 0xecf
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	da00      	bge.n	80026d6 <bmp180_get_pressure+0x1a6>
 80026d4:	330f      	adds	r3, #15
 80026d6:	111b      	asrs	r3, r3, #4
 80026d8:	461a      	mov	r2, r3
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	4413      	add	r3, r2
 80026de:	61fb      	str	r3, [r7, #28]
	bmp180->pressure = p;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	69fa      	ldr	r2, [r7, #28]
 80026e4:	609a      	str	r2, [r3, #8]
}
 80026e6:	bf00      	nop
 80026e8:	3720      	adds	r7, #32
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	ffffe343 	.word	0xffffe343
 80026f4:	00000000 	.word	0x00000000

080026f8 <bmp180_get_altitude>:
 * @brief Calculate altitude from pressure data.
 * @param bmp180 `bmp180_t` struct to write data.
 * @retval None.
 * */
void bmp180_get_altitude(bmp180_t *bmp180)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
	bmp180->altitude = 44330 * (1 - pow(((float)bmp180->pressure / (float)bmp180->sea_pressure), 1 / 5.255));
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	ee07 3a90 	vmov	s15, r3
 8002708:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	691b      	ldr	r3, [r3, #16]
 8002710:	ee07 3a90 	vmov	s15, r3
 8002714:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002718:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800271c:	ee16 0a90 	vmov	r0, s13
 8002720:	f7fd ff32 	bl	8000588 <__aeabi_f2d>
 8002724:	4602      	mov	r2, r0
 8002726:	460b      	mov	r3, r1
 8002728:	ed9f 1b11 	vldr	d1, [pc, #68]	@ 8002770 <bmp180_get_altitude+0x78>
 800272c:	ec43 2b10 	vmov	d0, r2, r3
 8002730:	f008 fc7a 	bl	800b028 <pow>
 8002734:	ec53 2b10 	vmov	r2, r3, d0
 8002738:	f04f 0000 	mov.w	r0, #0
 800273c:	4910      	ldr	r1, [pc, #64]	@ (8002780 <bmp180_get_altitude+0x88>)
 800273e:	f7fd fdc3 	bl	80002c8 <__aeabi_dsub>
 8002742:	4602      	mov	r2, r0
 8002744:	460b      	mov	r3, r1
 8002746:	4610      	mov	r0, r2
 8002748:	4619      	mov	r1, r3
 800274a:	a30b      	add	r3, pc, #44	@ (adr r3, 8002778 <bmp180_get_altitude+0x80>)
 800274c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002750:	f7fd ff72 	bl	8000638 <__aeabi_dmul>
 8002754:	4602      	mov	r2, r0
 8002756:	460b      	mov	r3, r1
 8002758:	4610      	mov	r0, r2
 800275a:	4619      	mov	r1, r3
 800275c:	f7fe fa44 	bl	8000be8 <__aeabi_d2f>
 8002760:	4602      	mov	r2, r0
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	60da      	str	r2, [r3, #12]
}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	ccd9456c 	.word	0xccd9456c
 8002774:	3fc85b95 	.word	0x3fc85b95
 8002778:	00000000 	.word	0x00000000
 800277c:	40e5a540 	.word	0x40e5a540
 8002780:	3ff00000 	.word	0x3ff00000

08002784 <delayInit>:
 * @brief Inicializa una estructura de delay con un tiempo especfico.
 * @param delay Puntero a la estructura delay_t que se desea inicializar.
 * @param duration Tiempo de duracin del retardo en milisegundos.
 * @retval Ninguno
 */
void delayInit(delay_t *delay, tick_t duration) {
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
    delay->duration = duration;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	605a      	str	r2, [r3, #4]
    delay->running = false;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	721a      	strb	r2, [r3, #8]
}
 800279a:	bf00      	nop
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <delayRead>:
 * @brief Verifica si el retardo ha finalizado.
 * @param delay Puntero a la estructura delay_t que contiene el estado del retardo.
 * @retval true  Si ya transcurri el tiempo del retardo.
 * @retval false Si el retardo sigue en curso.
 */
bool_t delayRead(delay_t *delay) {
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b082      	sub	sp, #8
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
    if (!delay->running) {
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	7a1b      	ldrb	r3, [r3, #8]
 80027b2:	f083 0301 	eor.w	r3, r3, #1
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d009      	beq.n	80027d0 <delayRead+0x2a>
        delay->startTime = HAL_GetTick();
 80027bc:	f000 fca4 	bl	8003108 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	601a      	str	r2, [r3, #0]
        delay->running = true;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2201      	movs	r2, #1
 80027ca:	721a      	strb	r2, [r3, #8]
        return false;
 80027cc:	2300      	movs	r3, #0
 80027ce:	e00f      	b.n	80027f0 <delayRead+0x4a>
    } else {
        if ((HAL_GetTick() - delay->startTime) >= delay->duration) {
 80027d0:	f000 fc9a 	bl	8003108 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	1ad2      	subs	r2, r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d304      	bcc.n	80027ee <delayRead+0x48>
            delay->running = false;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	721a      	strb	r2, [r3, #8]
            return true;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e000      	b.n	80027f0 <delayRead+0x4a>
        } else {
            return false;
 80027ee:	2300      	movs	r3, #0
        }
    }
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3708      	adds	r7, #8
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
void MX_GPIO_Init(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b08c      	sub	sp, #48	@ 0x30
 80027fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fe:	f107 031c 	add.w	r3, r7, #28
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	605a      	str	r2, [r3, #4]
 8002808:	609a      	str	r2, [r3, #8]
 800280a:	60da      	str	r2, [r3, #12]
 800280c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	61bb      	str	r3, [r7, #24]
 8002812:	4b5f      	ldr	r3, [pc, #380]	@ (8002990 <MX_GPIO_Init+0x198>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002816:	4a5e      	ldr	r2, [pc, #376]	@ (8002990 <MX_GPIO_Init+0x198>)
 8002818:	f043 0304 	orr.w	r3, r3, #4
 800281c:	6313      	str	r3, [r2, #48]	@ 0x30
 800281e:	4b5c      	ldr	r3, [pc, #368]	@ (8002990 <MX_GPIO_Init+0x198>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002822:	f003 0304 	and.w	r3, r3, #4
 8002826:	61bb      	str	r3, [r7, #24]
 8002828:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	617b      	str	r3, [r7, #20]
 800282e:	4b58      	ldr	r3, [pc, #352]	@ (8002990 <MX_GPIO_Init+0x198>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002832:	4a57      	ldr	r2, [pc, #348]	@ (8002990 <MX_GPIO_Init+0x198>)
 8002834:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002838:	6313      	str	r3, [r2, #48]	@ 0x30
 800283a:	4b55      	ldr	r3, [pc, #340]	@ (8002990 <MX_GPIO_Init+0x198>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002842:	617b      	str	r3, [r7, #20]
 8002844:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	613b      	str	r3, [r7, #16]
 800284a:	4b51      	ldr	r3, [pc, #324]	@ (8002990 <MX_GPIO_Init+0x198>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	4a50      	ldr	r2, [pc, #320]	@ (8002990 <MX_GPIO_Init+0x198>)
 8002850:	f043 0301 	orr.w	r3, r3, #1
 8002854:	6313      	str	r3, [r2, #48]	@ 0x30
 8002856:	4b4e      	ldr	r3, [pc, #312]	@ (8002990 <MX_GPIO_Init+0x198>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	f003 0301 	and.w	r3, r3, #1
 800285e:	613b      	str	r3, [r7, #16]
 8002860:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	4b4a      	ldr	r3, [pc, #296]	@ (8002990 <MX_GPIO_Init+0x198>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286a:	4a49      	ldr	r2, [pc, #292]	@ (8002990 <MX_GPIO_Init+0x198>)
 800286c:	f043 0302 	orr.w	r3, r3, #2
 8002870:	6313      	str	r3, [r2, #48]	@ 0x30
 8002872:	4b47      	ldr	r3, [pc, #284]	@ (8002990 <MX_GPIO_Init+0x198>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	f003 0302 	and.w	r3, r3, #2
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	60bb      	str	r3, [r7, #8]
 8002882:	4b43      	ldr	r3, [pc, #268]	@ (8002990 <MX_GPIO_Init+0x198>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002886:	4a42      	ldr	r2, [pc, #264]	@ (8002990 <MX_GPIO_Init+0x198>)
 8002888:	f043 0308 	orr.w	r3, r3, #8
 800288c:	6313      	str	r3, [r2, #48]	@ 0x30
 800288e:	4b40      	ldr	r3, [pc, #256]	@ (8002990 <MX_GPIO_Init+0x198>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	f003 0308 	and.w	r3, r3, #8
 8002896:	60bb      	str	r3, [r7, #8]
 8002898:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	607b      	str	r3, [r7, #4]
 800289e:	4b3c      	ldr	r3, [pc, #240]	@ (8002990 <MX_GPIO_Init+0x198>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	4a3b      	ldr	r2, [pc, #236]	@ (8002990 <MX_GPIO_Init+0x198>)
 80028a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028aa:	4b39      	ldr	r3, [pc, #228]	@ (8002990 <MX_GPIO_Init+0x198>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028b2:	607b      	str	r3, [r7, #4]
 80028b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80028b6:	2200      	movs	r2, #0
 80028b8:	f244 0181 	movw	r1, #16513	@ 0x4081
 80028bc:	4835      	ldr	r0, [pc, #212]	@ (8002994 <MX_GPIO_Init+0x19c>)
 80028be:	f001 fb0b 	bl	8003ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80028c2:	2200      	movs	r2, #0
 80028c4:	2140      	movs	r1, #64	@ 0x40
 80028c6:	4834      	ldr	r0, [pc, #208]	@ (8002998 <MX_GPIO_Init+0x1a0>)
 80028c8:	f001 fb06 	bl	8003ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80028cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80028d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80028d2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80028d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d8:	2300      	movs	r3, #0
 80028da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80028dc:	f107 031c 	add.w	r3, r7, #28
 80028e0:	4619      	mov	r1, r3
 80028e2:	482e      	ldr	r0, [pc, #184]	@ (800299c <MX_GPIO_Init+0x1a4>)
 80028e4:	f001 f934 	bl	8003b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80028e8:	f244 0381 	movw	r3, #16513	@ 0x4081
 80028ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ee:	2301      	movs	r3, #1
 80028f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f2:	2300      	movs	r3, #0
 80028f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f6:	2300      	movs	r3, #0
 80028f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028fa:	f107 031c 	add.w	r3, r7, #28
 80028fe:	4619      	mov	r1, r3
 8002900:	4824      	ldr	r0, [pc, #144]	@ (8002994 <MX_GPIO_Init+0x19c>)
 8002902:	f001 f925 	bl	8003b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002906:	2340      	movs	r3, #64	@ 0x40
 8002908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800290a:	2301      	movs	r3, #1
 800290c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290e:	2300      	movs	r3, #0
 8002910:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002912:	2300      	movs	r3, #0
 8002914:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002916:	f107 031c 	add.w	r3, r7, #28
 800291a:	4619      	mov	r1, r3
 800291c:	481e      	ldr	r0, [pc, #120]	@ (8002998 <MX_GPIO_Init+0x1a0>)
 800291e:	f001 f917 	bl	8003b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002922:	2380      	movs	r3, #128	@ 0x80
 8002924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002926:	2300      	movs	r3, #0
 8002928:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292a:	2300      	movs	r3, #0
 800292c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800292e:	f107 031c 	add.w	r3, r7, #28
 8002932:	4619      	mov	r1, r3
 8002934:	4818      	ldr	r0, [pc, #96]	@ (8002998 <MX_GPIO_Init+0x1a0>)
 8002936:	f001 f90b 	bl	8003b50 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_GPIO_WritePin(SDA_Port, SDA_Pin, GPIO_PIN_SET);
 800293a:	2201      	movs	r2, #1
 800293c:	2101      	movs	r1, #1
 800293e:	4818      	ldr	r0, [pc, #96]	@ (80029a0 <MX_GPIO_Init+0x1a8>)
 8002940:	f001 faca 	bl	8003ed8 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = SDA_Pin;
 8002944:	2301      	movs	r3, #1
 8002946:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002948:	2301      	movs	r3, #1
 800294a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294c:	2300      	movs	r3, #0
 800294e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002950:	2300      	movs	r3, #0
 8002952:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002954:	f107 031c 	add.w	r3, r7, #28
 8002958:	4619      	mov	r1, r3
 800295a:	480e      	ldr	r0, [pc, #56]	@ (8002994 <MX_GPIO_Init+0x19c>)
 800295c:	f001 f8f8 	bl	8003b50 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(SCL_Port, SCL_Pin, GPIO_PIN_SET);
 8002960:	2201      	movs	r2, #1
 8002962:	2101      	movs	r1, #1
 8002964:	480f      	ldr	r0, [pc, #60]	@ (80029a4 <MX_GPIO_Init+0x1ac>)
 8002966:	f001 fab7 	bl	8003ed8 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = SCL_Pin;
 800296a:	2301      	movs	r3, #1
 800296c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800296e:	2301      	movs	r3, #1
 8002970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002972:	2300      	movs	r3, #0
 8002974:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002976:	2300      	movs	r3, #0
 8002978:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800297a:	f107 031c 	add.w	r3, r7, #28
 800297e:	4619      	mov	r1, r3
 8002980:	4804      	ldr	r0, [pc, #16]	@ (8002994 <MX_GPIO_Init+0x19c>)
 8002982:	f001 f8e5 	bl	8003b50 <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002986:	bf00      	nop
 8002988:	3730      	adds	r7, #48	@ 0x30
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	40023800 	.word	0x40023800
 8002994:	40020400 	.word	0x40020400
 8002998:	40021800 	.word	0x40021800
 800299c:	40020800 	.word	0x40020800
 80029a0:	40021000 	.word	0x40021000
 80029a4:	40020000 	.word	0x40020000

080029a8 <HAL_DelayUs>:
		"TIMEOUT",
		"ERROR",
		"CHECKSUM MISMATCH"
};

static void HAL_DelayUs(TIM_HandleTypeDef *tim, uint16_t us) {
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	460b      	mov	r3, r1
 80029b2:	807b      	strh	r3, [r7, #2]
	__HAL_TIM_SET_COUNTER(tim, 0);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2200      	movs	r2, #0
 80029ba:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(tim) < us);
 80029bc:	bf00      	nop
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029c4:	887b      	ldrh	r3, [r7, #2]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d3f9      	bcc.n	80029be <HAL_DelayUs+0x16>
}
 80029ca:	bf00      	nop
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <DHT11_ObserveState>:

static bool DHT11_ObserveState(DHT11_InitTypeDef *DHT11, uint8_t FinalState) {
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	460b      	mov	r3, r1
 80029e2:	70fb      	strb	r3, [r7, #3]
	__HAL_TIM_SET_COUNTER(DHT11->_Tim, 0);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	691b      	ldr	r3, [r3, #16]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2200      	movs	r2, #0
 80029ec:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(DHT11->_Tim) < DHT11_MAX_TIMEOUT) {
 80029ee:	e00e      	b.n	8002a0e <DHT11_ObserveState+0x36>
		if(HAL_GPIO_ReadPin(DHT11->_GPIOx, DHT11->_Pin) == FinalState) return true;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	68da      	ldr	r2, [r3, #12]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	895b      	ldrh	r3, [r3, #10]
 80029f8:	4619      	mov	r1, r3
 80029fa:	4610      	mov	r0, r2
 80029fc:	f001 fa54 	bl	8003ea8 <HAL_GPIO_ReadPin>
 8002a00:	4603      	mov	r3, r0
 8002a02:	461a      	mov	r2, r3
 8002a04:	78fb      	ldrb	r3, [r7, #3]
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d101      	bne.n	8002a0e <DHT11_ObserveState+0x36>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e006      	b.n	8002a1c <DHT11_ObserveState+0x44>
	while(__HAL_TIM_GET_COUNTER(DHT11->_Tim) < DHT11_MAX_TIMEOUT) {
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	691b      	ldr	r3, [r3, #16]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a16:	2b63      	cmp	r3, #99	@ 0x63
 8002a18:	d9ea      	bls.n	80029f0 <DHT11_ObserveState+0x18>
	}

	return false;
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <DHT11_SetPinMode>:

static void DHT11_SetPinMode(DHT11_InitTypeDef *DHT11, uint8_t MODE) {
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b088      	sub	sp, #32
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_CFG = {
 8002a30:	f107 030c 	add.w	r3, r7, #12
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	605a      	str	r2, [r3, #4]
 8002a3a:	609a      	str	r2, [r3, #8]
 8002a3c:	60da      	str	r2, [r3, #12]
 8002a3e:	611a      	str	r2, [r3, #16]
			.Mode = MODE?GPIO_MODE_INPUT:GPIO_MODE_OUTPUT_PP,
			.Pin = DHT11->_Pin,
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	895b      	ldrh	r3, [r3, #10]
	GPIO_InitTypeDef GPIO_CFG = {
 8002a44:	60fb      	str	r3, [r7, #12]
			.Mode = MODE?GPIO_MODE_INPUT:GPIO_MODE_OUTPUT_PP,
 8002a46:	78fb      	ldrb	r3, [r7, #3]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	bf0c      	ite	eq
 8002a4c:	2301      	moveq	r3, #1
 8002a4e:	2300      	movne	r3, #0
 8002a50:	b2db      	uxtb	r3, r3
	GPIO_InitTypeDef GPIO_CFG = {
 8002a52:	613b      	str	r3, [r7, #16]
			.Pull = GPIO_NOPULL,
			.Speed = GPIO_SPEED_FREQ_LOW
	};

	HAL_GPIO_Init(DHT11->_GPIOx, &GPIO_CFG);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	f107 020c 	add.w	r2, r7, #12
 8002a5c:	4611      	mov	r1, r2
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f001 f876 	bl	8003b50 <HAL_GPIO_Init>
}
 8002a64:	bf00      	nop
 8002a66:	3720      	adds	r7, #32
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <HAL_DHT11_Init>:
void HAL_DHT11_Init(
		DHT11_InitTypeDef *DHT11,
		GPIO_TypeDef *GPIOx,
		uint16_t GPIO_Pin,
		TIM_HandleTypeDef *TIM
) {
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	603b      	str	r3, [r7, #0]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	80fb      	strh	r3, [r7, #6]
	DHT11->_GPIOx = GPIOx;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	60da      	str	r2, [r3, #12]
	DHT11->_Pin = GPIO_Pin;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	88fa      	ldrh	r2, [r7, #6]
 8002a86:	815a      	strh	r2, [r3, #10]
	DHT11->_Tim = TIM;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	683a      	ldr	r2, [r7, #0]
 8002a8c:	611a      	str	r2, [r3, #16]
	DHT11->Temperature = 0.0f;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f04f 0200 	mov.w	r2, #0
 8002a94:	601a      	str	r2, [r3, #0]
	DHT11->Humidity = 0.0f;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f04f 0200 	mov.w	r2, #0
 8002a9c:	605a      	str	r2, [r3, #4]

	HAL_TIM_Base_Start(DHT11->_Tim);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f003 f9f6 	bl	8005e94 <HAL_TIM_Base_Start>
}
 8002aa8:	bf00      	nop
 8002aaa:	3710      	adds	r7, #16
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <DHT11_ReadData>:

const char* const HAL_DHT11_GetErrorMsg(DHT11_StatusTypeDef Status) {
	return ErrorMsg[Status];
}

static DHT11_StatusTypeDef DHT11_ReadData(DHT11_InitTypeDef *DHT11) {
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
	uint8_t Bits = 0;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	73fb      	strb	r3, [r7, #15]
	uint8_t Packets[DHT11_MAX_BYTE_PACKETS] = {0};
 8002abc:	f107 0308 	add.w	r3, r7, #8
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	601a      	str	r2, [r3, #0]
 8002ac4:	711a      	strb	r2, [r3, #4]
	uint8_t PacketIndex = 0;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	73bb      	strb	r3, [r7, #14]

	DHT11_SetPinMode(DHT11, DHT11_PIN_OUTPUT);
 8002aca:	2100      	movs	r1, #0
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f7ff ffa9 	bl	8002a24 <DHT11_SetPinMode>
	// PULLING the Line to Low and waits for 20ms
	HAL_GPIO_WritePin(DHT11->_GPIOx, DHT11->_Pin, GPIO_PIN_RESET);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	68d8      	ldr	r0, [r3, #12]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	895b      	ldrh	r3, [r3, #10]
 8002ada:	2200      	movs	r2, #0
 8002adc:	4619      	mov	r1, r3
 8002ade:	f001 f9fb 	bl	8003ed8 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8002ae2:	2014      	movs	r0, #20
 8002ae4:	f000 fb1c 	bl	8003120 <HAL_Delay>
	// PULLING the Line to HIGH and waits for 40us
	HAL_GPIO_WritePin(DHT11->_GPIOx, DHT11->_Pin, GPIO_PIN_SET);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68d8      	ldr	r0, [r3, #12]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	895b      	ldrh	r3, [r3, #10]
 8002af0:	2201      	movs	r2, #1
 8002af2:	4619      	mov	r1, r3
 8002af4:	f001 f9f0 	bl	8003ed8 <HAL_GPIO_WritePin>
	HAL_DelayUs(DHT11->_Tim, 40);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	2128      	movs	r1, #40	@ 0x28
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff ff52 	bl	80029a8 <HAL_DelayUs>
  __ASM volatile ("cpsid i" : : : "memory");
 8002b04:	b672      	cpsid	i
}
 8002b06:	bf00      	nop

	__disable_irq();
	DHT11_SetPinMode(DHT11, DHT11_PIN_INPUT);
 8002b08:	2101      	movs	r1, #1
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f7ff ff8a 	bl	8002a24 <DHT11_SetPinMode>

	// If the Line is still HIGH, that means DHT11 is not responding
	if(HAL_GPIO_ReadPin(DHT11->_GPIOx, DHT11->_Pin) == GPIO_PIN_SET) {
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	68da      	ldr	r2, [r3, #12]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	895b      	ldrh	r3, [r3, #10]
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4610      	mov	r0, r2
 8002b1c:	f001 f9c4 	bl	8003ea8 <HAL_GPIO_ReadPin>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d103      	bne.n	8002b2e <DHT11_ReadData+0x7e>
  __ASM volatile ("cpsie i" : : : "memory");
 8002b26:	b662      	cpsie	i
}
 8002b28:	bf00      	nop
		__enable_irq();
		return DHT11_ERROR;
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	e0ad      	b.n	8002c8a <DHT11_ReadData+0x1da>
	}

	// Now DHT11 have pulled the Line to LOW, we will wait till it PULLS is HIGH
	if(!DHT11_ObserveState(DHT11, GPIO_PIN_SET)) {
 8002b2e:	2101      	movs	r1, #1
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f7ff ff51 	bl	80029d8 <DHT11_ObserveState>
 8002b36:	4603      	mov	r3, r0
 8002b38:	f083 0301 	eor.w	r3, r3, #1
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <DHT11_ReadData+0x9a>
  __ASM volatile ("cpsie i" : : : "memory");
 8002b42:	b662      	cpsie	i
}
 8002b44:	bf00      	nop
		__enable_irq();
		return DHT11_TIMEOUT;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e09f      	b.n	8002c8a <DHT11_ReadData+0x1da>
	}

	// Now DHT11 have pulled the Line to HIGH, we will wait till it PULLS is to LOW
	// which means the handshake is done
	if(!DHT11_ObserveState(DHT11, GPIO_PIN_RESET)) {
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f7ff ff43 	bl	80029d8 <DHT11_ObserveState>
 8002b52:	4603      	mov	r3, r0
 8002b54:	f083 0301 	eor.w	r3, r3, #1
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d05b      	beq.n	8002c16 <DHT11_ReadData+0x166>
  __ASM volatile ("cpsie i" : : : "memory");
 8002b5e:	b662      	cpsie	i
}
 8002b60:	bf00      	nop
			__enable_irq();
			return DHT11_TIMEOUT;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e091      	b.n	8002c8a <DHT11_ReadData+0x1da>
	}

	while(Bits < 40) {
			// DHT11 is now starting to transmit One Bit
			// We will wait till it PULL the Line to HIGH
			if(!DHT11_ObserveState(DHT11, GPIO_PIN_SET)) {
 8002b66:	2101      	movs	r1, #1
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f7ff ff35 	bl	80029d8 <DHT11_ObserveState>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	f083 0301 	eor.w	r3, r3, #1
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d003      	beq.n	8002b82 <DHT11_ReadData+0xd2>
  __ASM volatile ("cpsie i" : : : "memory");
 8002b7a:	b662      	cpsie	i
}
 8002b7c:	bf00      	nop
				__enable_irq();
				return DHT11_TIMEOUT;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e083      	b.n	8002c8a <DHT11_ReadData+0x1da>
			}

			// Now we will just count the us it stays HIGH
			// 28us means 0
			// 70us means 1
			__HAL_TIM_SET_COUNTER(DHT11->_Tim, 0);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	625a      	str	r2, [r3, #36]	@ 0x24
			while(HAL_GPIO_ReadPin(DHT11->_GPIOx, DHT11->_Pin) == GPIO_PIN_SET) {
 8002b8c:	e007      	b.n	8002b9e <DHT11_ReadData+0xee>
				if(__HAL_TIM_GET_COUNTER(DHT11->_Tim) > DHT11_MAX_TIMEOUT) {
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b96:	2b64      	cmp	r3, #100	@ 0x64
 8002b98:	d901      	bls.n	8002b9e <DHT11_ReadData+0xee>
					return DHT11_TIMEOUT;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e075      	b.n	8002c8a <DHT11_ReadData+0x1da>
			while(HAL_GPIO_ReadPin(DHT11->_GPIOx, DHT11->_Pin) == GPIO_PIN_SET) {
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	68da      	ldr	r2, [r3, #12]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	895b      	ldrh	r3, [r3, #10]
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	4610      	mov	r0, r2
 8002baa:	f001 f97d 	bl	8003ea8 <HAL_GPIO_ReadPin>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d0ec      	beq.n	8002b8e <DHT11_ReadData+0xde>
				}
			}

			Packets[PacketIndex] = Packets[PacketIndex] << 1;
 8002bb4:	7bbb      	ldrb	r3, [r7, #14]
 8002bb6:	3310      	adds	r3, #16
 8002bb8:	443b      	add	r3, r7
 8002bba:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8002bbe:	7bbb      	ldrb	r3, [r7, #14]
 8002bc0:	0052      	lsls	r2, r2, #1
 8002bc2:	b2d2      	uxtb	r2, r2
 8002bc4:	3310      	adds	r3, #16
 8002bc6:	443b      	add	r3, r7
 8002bc8:	f803 2c08 	strb.w	r2, [r3, #-8]
			Packets[PacketIndex] |= (__HAL_TIM_GET_COUNTER(DHT11->_Tim) > 50); // 50us is good in between
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	691b      	ldr	r3, [r3, #16]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd4:	2b32      	cmp	r3, #50	@ 0x32
 8002bd6:	bf8c      	ite	hi
 8002bd8:	2301      	movhi	r3, #1
 8002bda:	2300      	movls	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	4619      	mov	r1, r3
 8002be0:	7bbb      	ldrb	r3, [r7, #14]
 8002be2:	3310      	adds	r3, #16
 8002be4:	443b      	add	r3, r7
 8002be6:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8002bea:	b25a      	sxtb	r2, r3
 8002bec:	b24b      	sxtb	r3, r1
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	b25a      	sxtb	r2, r3
 8002bf2:	7bbb      	ldrb	r3, [r7, #14]
 8002bf4:	b2d2      	uxtb	r2, r2
 8002bf6:	3310      	adds	r3, #16
 8002bf8:	443b      	add	r3, r7
 8002bfa:	f803 2c08 	strb.w	r2, [r3, #-8]
			Bits++;
 8002bfe:	7bfb      	ldrb	r3, [r7, #15]
 8002c00:	3301      	adds	r3, #1
 8002c02:	73fb      	strb	r3, [r7, #15]
			if(!(Bits % 8)) PacketIndex++;
 8002c04:	7bfb      	ldrb	r3, [r7, #15]
 8002c06:	f003 0307 	and.w	r3, r3, #7
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d102      	bne.n	8002c16 <DHT11_ReadData+0x166>
 8002c10:	7bbb      	ldrb	r3, [r7, #14]
 8002c12:	3301      	adds	r3, #1
 8002c14:	73bb      	strb	r3, [r7, #14]
	while(Bits < 40) {
 8002c16:	7bfb      	ldrb	r3, [r7, #15]
 8002c18:	2b27      	cmp	r3, #39	@ 0x27
 8002c1a:	d9a4      	bls.n	8002b66 <DHT11_ReadData+0xb6>
  __ASM volatile ("cpsie i" : : : "memory");
 8002c1c:	b662      	cpsie	i
}
 8002c1e:	bf00      	nop
	}

	__enable_irq();

	// Last 8 bits are Checksum, which is the sum of all the previously transmitted 4 bytes
	if(Packets[4] != (Packets[0] + Packets[1] + Packets[2] + Packets[3])) {
 8002c20:	7b3b      	ldrb	r3, [r7, #12]
 8002c22:	461a      	mov	r2, r3
 8002c24:	7a3b      	ldrb	r3, [r7, #8]
 8002c26:	4619      	mov	r1, r3
 8002c28:	7a7b      	ldrb	r3, [r7, #9]
 8002c2a:	440b      	add	r3, r1
 8002c2c:	7ab9      	ldrb	r1, [r7, #10]
 8002c2e:	440b      	add	r3, r1
 8002c30:	7af9      	ldrb	r1, [r7, #11]
 8002c32:	440b      	add	r3, r1
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d001      	beq.n	8002c3c <DHT11_ReadData+0x18c>
		return DHT11_CHECKSUM_MISMATCH;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e026      	b.n	8002c8a <DHT11_ReadData+0x1da>
	}

	DHT11->Humidity = Packets[0] + (Packets[1] * 0.1f);
 8002c3c:	7a3b      	ldrb	r3, [r7, #8]
 8002c3e:	ee07 3a90 	vmov	s15, r3
 8002c42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c46:	7a7b      	ldrb	r3, [r7, #9]
 8002c48:	ee07 3a90 	vmov	s15, r3
 8002c4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c50:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8002c94 <DHT11_ReadData+0x1e4>
 8002c54:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	edc3 7a01 	vstr	s15, [r3, #4]
	DHT11->Temperature = Packets[2] + (Packets[3] * 0.1f);
 8002c62:	7abb      	ldrb	r3, [r7, #10]
 8002c64:	ee07 3a90 	vmov	s15, r3
 8002c68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c6c:	7afb      	ldrb	r3, [r7, #11]
 8002c6e:	ee07 3a90 	vmov	s15, r3
 8002c72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c76:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8002c94 <DHT11_ReadData+0x1e4>
 8002c7a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	edc3 7a00 	vstr	s15, [r3]

	return DHT11_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	3dcccccd 	.word	0x3dcccccd

08002c98 <HAL_DHT11_ReadData>:

DHT11_StatusTypeDef HAL_DHT11_ReadData(DHT11_InitTypeDef *DHT11) {
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
	return DHT11->Status = DHT11_ReadData(DHT11);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f7ff ff05 	bl	8002ab0 <DHT11_ReadData>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	461a      	mov	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	721a      	strb	r2, [r3, #8]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	7a1b      	ldrb	r3, [r3, #8]
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
	...

08002cbc <Motor_UpdatePWM>:


#include "Driver_PWM.h"

static void Motor_UpdatePWM(Motor_HandleTypeDef *hmotor)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(hmotor->htim);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ccc:	60fb      	str	r3, [r7, #12]

    uint32_t pulse = (arr * hmotor->currentSpeed) / 100;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	7d9b      	ldrb	r3, [r3, #22]
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	fb02 f303 	mul.w	r3, r2, r3
 8002cda:	4a17      	ldr	r2, [pc, #92]	@ (8002d38 <Motor_UpdatePWM+0x7c>)
 8002cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce0:	095b      	lsrs	r3, r3, #5
 8002ce2:	60bb      	str	r3, [r7, #8]

    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, pulse);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d105      	bne.n	8002cf8 <Motor_UpdatePWM+0x3c>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68ba      	ldr	r2, [r7, #8]
 8002cf4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002cf6:	e018      	b.n	8002d2a <Motor_UpdatePWM+0x6e>
    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, pulse);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	2b04      	cmp	r3, #4
 8002cfe:	d105      	bne.n	8002d0c <Motor_UpdatePWM+0x50>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002d0a:	e00e      	b.n	8002d2a <Motor_UpdatePWM+0x6e>
    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, pulse);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	2b08      	cmp	r3, #8
 8002d12:	d105      	bne.n	8002d20 <Motor_UpdatePWM+0x64>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002d1e:	e004      	b.n	8002d2a <Motor_UpdatePWM+0x6e>
    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, pulse);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002d2a:	bf00      	nop
 8002d2c:	3714      	adds	r7, #20
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	51eb851f 	.word	0x51eb851f

08002d3c <Motor_Init>:
                uint32_t channel,
                GPIO_TypeDef *IN1_Port,
                uint16_t IN1_Pin,
                GPIO_TypeDef *IN2_Port,
                uint16_t IN2_Pin)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]
 8002d48:	603b      	str	r3, [r7, #0]
    hmotor->htim = htim;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	68ba      	ldr	r2, [r7, #8]
 8002d4e:	601a      	str	r2, [r3, #0]
    hmotor->channel = channel;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	605a      	str	r2, [r3, #4]

    hmotor->IN1_Port = IN1_Port;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	683a      	ldr	r2, [r7, #0]
 8002d5a:	609a      	str	r2, [r3, #8]
    hmotor->IN1_Pin  = IN1_Pin;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	8b3a      	ldrh	r2, [r7, #24]
 8002d60:	819a      	strh	r2, [r3, #12]

    hmotor->IN2_Port = IN2_Port;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	69fa      	ldr	r2, [r7, #28]
 8002d66:	611a      	str	r2, [r3, #16]
    hmotor->IN2_Pin  = IN2_Pin;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	8c3a      	ldrh	r2, [r7, #32]
 8002d6c:	829a      	strh	r2, [r3, #20]

    hmotor->currentSpeed = 0;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2200      	movs	r2, #0
 8002d72:	759a      	strb	r2, [r3, #22]
    hmotor->direction = MOTOR_DIR_FORWARD;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	75da      	strb	r2, [r3, #23]

    HAL_TIM_PWM_Start(htim, channel);
 8002d7a:	6879      	ldr	r1, [r7, #4]
 8002d7c:	68b8      	ldr	r0, [r7, #8]
 8002d7e:	f003 f94b 	bl	8006018 <HAL_TIM_PWM_Start>

    Motor_Stop(hmotor);
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	f000 f84a 	bl	8002e1c <Motor_Stop>
}
 8002d88:	bf00      	nop
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_HandleTypeDef *hmotor, uint8_t speed)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	460b      	mov	r3, r1
 8002d9a:	70fb      	strb	r3, [r7, #3]
    if (speed > 100)
 8002d9c:	78fb      	ldrb	r3, [r7, #3]
 8002d9e:	2b64      	cmp	r3, #100	@ 0x64
 8002da0:	d901      	bls.n	8002da6 <Motor_SetSpeed+0x16>
        speed = 100;
 8002da2:	2364      	movs	r3, #100	@ 0x64
 8002da4:	70fb      	strb	r3, [r7, #3]

    hmotor->currentSpeed = speed;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	78fa      	ldrb	r2, [r7, #3]
 8002daa:	759a      	strb	r2, [r3, #22]

    Motor_UpdatePWM(hmotor);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f7ff ff85 	bl	8002cbc <Motor_UpdatePWM>
}
 8002db2:	bf00      	nop
 8002db4:	3708      	adds	r7, #8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}

08002dba <Motor_SetDirection>:

void Motor_SetDirection(Motor_HandleTypeDef *hmotor, Motor_Direction_t dir)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b082      	sub	sp, #8
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	70fb      	strb	r3, [r7, #3]
    hmotor->direction = dir;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	78fa      	ldrb	r2, [r7, #3]
 8002dca:	75da      	strb	r2, [r3, #23]

    if (dir == MOTOR_DIR_FORWARD)
 8002dcc:	78fb      	ldrb	r3, [r7, #3]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d110      	bne.n	8002df4 <Motor_SetDirection+0x3a>
    {
        HAL_GPIO_WritePin(hmotor->IN1_Port, hmotor->IN1_Pin, GPIO_PIN_SET);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6898      	ldr	r0, [r3, #8]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	899b      	ldrh	r3, [r3, #12]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	4619      	mov	r1, r3
 8002dde:	f001 f87b 	bl	8003ed8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(hmotor->IN2_Port, hmotor->IN2_Pin, GPIO_PIN_RESET);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6918      	ldr	r0, [r3, #16]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	8a9b      	ldrh	r3, [r3, #20]
 8002dea:	2200      	movs	r2, #0
 8002dec:	4619      	mov	r1, r3
 8002dee:	f001 f873 	bl	8003ed8 <HAL_GPIO_WritePin>
    else
    {
        HAL_GPIO_WritePin(hmotor->IN1_Port, hmotor->IN1_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(hmotor->IN2_Port, hmotor->IN2_Pin, GPIO_PIN_SET);
    }
}
 8002df2:	e00f      	b.n	8002e14 <Motor_SetDirection+0x5a>
        HAL_GPIO_WritePin(hmotor->IN1_Port, hmotor->IN1_Pin, GPIO_PIN_RESET);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6898      	ldr	r0, [r3, #8]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	899b      	ldrh	r3, [r3, #12]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	4619      	mov	r1, r3
 8002e00:	f001 f86a 	bl	8003ed8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(hmotor->IN2_Port, hmotor->IN2_Pin, GPIO_PIN_SET);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6918      	ldr	r0, [r3, #16]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	8a9b      	ldrh	r3, [r3, #20]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	4619      	mov	r1, r3
 8002e10:	f001 f862 	bl	8003ed8 <HAL_GPIO_WritePin>
}
 8002e14:	bf00      	nop
 8002e16:	3708      	adds	r7, #8
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <Motor_Stop>:

void Motor_Stop(Motor_HandleTypeDef *hmotor)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
    hmotor->currentSpeed = 0;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	759a      	strb	r2, [r3, #22]

    HAL_GPIO_WritePin(hmotor->IN1_Port, hmotor->IN1_Pin, GPIO_PIN_RESET);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6898      	ldr	r0, [r3, #8]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	899b      	ldrh	r3, [r3, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	4619      	mov	r1, r3
 8002e36:	f001 f84f 	bl	8003ed8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(hmotor->IN2_Port, hmotor->IN2_Pin, GPIO_PIN_RESET);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6918      	ldr	r0, [r3, #16]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	8a9b      	ldrh	r3, [r3, #20]
 8002e42:	2200      	movs	r2, #0
 8002e44:	4619      	mov	r1, r3
 8002e46:	f001 f847 	bl	8003ed8 <HAL_GPIO_WritePin>

    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, 0);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d105      	bne.n	8002e5e <Motor_Stop+0x42>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002e5c:	e018      	b.n	8002e90 <Motor_Stop+0x74>
    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, 0);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	d105      	bne.n	8002e72 <Motor_Stop+0x56>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002e70:	e00e      	b.n	8002e90 <Motor_Stop+0x74>
    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, 0);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	2b08      	cmp	r3, #8
 8002e78:	d105      	bne.n	8002e86 <Motor_Stop+0x6a>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	2300      	movs	r3, #0
 8002e82:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002e84:	e004      	b.n	8002e90 <Motor_Stop+0x74>
    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, 0);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002e90:	bf00      	nop
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <HC05_Init>:


#include "vivero_hc05.h"

void HC05_Init(HC05_HandleTypeDef *hdev, UART_HandleTypeDef *huart)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
    hdev->huart = huart;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	683a      	ldr	r2, [r7, #0]
 8002ea6:	601a      	str	r2, [r3, #0]
    hdev->head = 0;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
    hdev->tail = 0;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
}
 8002eb8:	bf00      	nop
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr

08002ec4 <HC05_StartReception>:

void HC05_StartReception(HC05_HandleTypeDef *hdev)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_IT(hdev->huart, &hdev->rxByte, 1);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6818      	ldr	r0, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3304      	adds	r3, #4
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	f003 ffaf 	bl	8006e3a <HAL_UART_Receive_IT>
}
 8002edc:	bf00      	nop
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <HC05_Tx>:

void HC05_Tx(HC05_HandleTypeDef *hdev, uint8_t *data, uint16_t len)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	4613      	mov	r3, r2
 8002ef0:	80fb      	strh	r3, [r7, #6]
    HAL_UART_Transmit(hdev->huart, data, len, HAL_MAX_DELAY);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6818      	ldr	r0, [r3, #0]
 8002ef6:	88fa      	ldrh	r2, [r7, #6]
 8002ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8002efc:	68b9      	ldr	r1, [r7, #8]
 8002efe:	f003 ff11 	bl	8006d24 <HAL_UART_Transmit>
}
 8002f02:	bf00      	nop
 8002f04:	3710      	adds	r7, #16
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
	...

08002f0c <HC05_WriteLine>:

    HC05_Tx(hdev, (uint8_t*)str, strlen(str));
}

void HC05_WriteLine(HC05_HandleTypeDef *hdev, const char *str)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
    if (str == NULL) return;
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d00f      	beq.n	8002f3c <HC05_WriteLine+0x30>

    HC05_Tx(hdev, (uint8_t*)str, strlen(str));
 8002f1c:	6838      	ldr	r0, [r7, #0]
 8002f1e:	f7fd f9c7 	bl	80002b0 <strlen>
 8002f22:	4603      	mov	r3, r0
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	461a      	mov	r2, r3
 8002f28:	6839      	ldr	r1, [r7, #0]
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f7ff ffda 	bl	8002ee4 <HC05_Tx>
    HC05_Tx(hdev, (uint8_t*)"\n", 1);
 8002f30:	2201      	movs	r2, #1
 8002f32:	4904      	ldr	r1, [pc, #16]	@ (8002f44 <HC05_WriteLine+0x38>)
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f7ff ffd5 	bl	8002ee4 <HC05_Tx>
 8002f3a:	e000      	b.n	8002f3e <HC05_WriteLine+0x32>
    if (str == NULL) return;
 8002f3c:	bf00      	nop
}
 8002f3e:	3708      	adds	r7, #8
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	0800bfa4 	.word	0x0800bfa4

08002f48 <HC05_Available>:

bool HC05_Available(HC05_HandleTypeDef *hdev)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
    return (hdev->head != hdev->tail);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	429a      	cmp	r2, r3
 8002f62:	bf14      	ite	ne
 8002f64:	2301      	movne	r3, #1
 8002f66:	2300      	moveq	r3, #0
 8002f68:	b2db      	uxtb	r3, r3
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	370c      	adds	r7, #12
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr

08002f76 <HC05_Read>:

uint8_t HC05_Read(HC05_HandleTypeDef *hdev)
{
 8002f76:	b480      	push	{r7}
 8002f78:	b085      	sub	sp, #20
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
    uint8_t data = 0;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	73fb      	strb	r3, [r7, #15]

    if (hdev->head != hdev->tail)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d018      	beq.n	8002fc8 <HC05_Read+0x52>
    {
        data = hdev->rxBuffer[hdev->tail];
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	795b      	ldrb	r3, [r3, #5]
 8002fa6:	73fb      	strb	r3, [r7, #15]
        hdev->tail = (hdev->tail + 1) % HC05_RX_BUFFER_SIZE;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	425a      	negs	r2, r3
 8002fb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002fb8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002fbc:	bf58      	it	pl
 8002fbe:	4253      	negpl	r3, r2
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    }

    return data;
 8002fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3714      	adds	r7, #20
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <HC05_RxCpltCallback>:

void HC05_RxCpltCallback(HC05_HandleTypeDef *hdev)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b084      	sub	sp, #16
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
    uint16_t next = (hdev->head + 1) % HC05_RX_BUFFER_SIZE;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	425a      	negs	r2, r3
 8002fea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002fee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002ff2:	bf58      	it	pl
 8002ff4:	4253      	negpl	r3, r2
 8002ff6:	81fb      	strh	r3, [r7, #14]

    if (next != hdev->tail) // Evita overflow
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	89fa      	ldrh	r2, [r7, #14]
 8003002:	429a      	cmp	r2, r3
 8003004:	d00d      	beq.n	8003022 <HC05_RxCpltCallback+0x4c>
    {
        hdev->rxBuffer[hdev->head] = hdev->rxByte;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800300c:	b29b      	uxth	r3, r3
 800300e:	4619      	mov	r1, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	791a      	ldrb	r2, [r3, #4]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	440b      	add	r3, r1
 8003018:	715a      	strb	r2, [r3, #5]
        hdev->head = next;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	89fa      	ldrh	r2, [r7, #14]
 800301e:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
    }

    HAL_UART_Receive_IT(hdev->huart, &hdev->rxByte, 1);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6818      	ldr	r0, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	3304      	adds	r3, #4
 800302a:	2201      	movs	r2, #1
 800302c:	4619      	mov	r1, r3
 800302e:	f003 ff04 	bl	8006e3a <HAL_UART_Receive_IT>
}
 8003032:	bf00      	nop
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
	...

0800303c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003040:	4b0e      	ldr	r3, [pc, #56]	@ (800307c <HAL_Init+0x40>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a0d      	ldr	r2, [pc, #52]	@ (800307c <HAL_Init+0x40>)
 8003046:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800304a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800304c:	4b0b      	ldr	r3, [pc, #44]	@ (800307c <HAL_Init+0x40>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a0a      	ldr	r2, [pc, #40]	@ (800307c <HAL_Init+0x40>)
 8003052:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003056:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003058:	4b08      	ldr	r3, [pc, #32]	@ (800307c <HAL_Init+0x40>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a07      	ldr	r2, [pc, #28]	@ (800307c <HAL_Init+0x40>)
 800305e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003062:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003064:	2003      	movs	r0, #3
 8003066:	f000 f94f 	bl	8003308 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800306a:	2000      	movs	r0, #0
 800306c:	f000 f808 	bl	8003080 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003070:	f7fe fc74 	bl	800195c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	40023c00 	.word	0x40023c00

08003080 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003088:	4b12      	ldr	r3, [pc, #72]	@ (80030d4 <HAL_InitTick+0x54>)
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	4b12      	ldr	r3, [pc, #72]	@ (80030d8 <HAL_InitTick+0x58>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	4619      	mov	r1, r3
 8003092:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003096:	fbb3 f3f1 	udiv	r3, r3, r1
 800309a:	fbb2 f3f3 	udiv	r3, r2, r3
 800309e:	4618      	mov	r0, r3
 80030a0:	f000 f967 	bl	8003372 <HAL_SYSTICK_Config>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e00e      	b.n	80030cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2b0f      	cmp	r3, #15
 80030b2:	d80a      	bhi.n	80030ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030b4:	2200      	movs	r2, #0
 80030b6:	6879      	ldr	r1, [r7, #4]
 80030b8:	f04f 30ff 	mov.w	r0, #4294967295
 80030bc:	f000 f92f 	bl	800331e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030c0:	4a06      	ldr	r2, [pc, #24]	@ (80030dc <HAL_InitTick+0x5c>)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030c6:	2300      	movs	r3, #0
 80030c8:	e000      	b.n	80030cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3708      	adds	r7, #8
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	20000048 	.word	0x20000048
 80030d8:	20000050 	.word	0x20000050
 80030dc:	2000004c 	.word	0x2000004c

080030e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030e4:	4b06      	ldr	r3, [pc, #24]	@ (8003100 <HAL_IncTick+0x20>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	461a      	mov	r2, r3
 80030ea:	4b06      	ldr	r3, [pc, #24]	@ (8003104 <HAL_IncTick+0x24>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4413      	add	r3, r2
 80030f0:	4a04      	ldr	r2, [pc, #16]	@ (8003104 <HAL_IncTick+0x24>)
 80030f2:	6013      	str	r3, [r2, #0]
}
 80030f4:	bf00      	nop
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	20000050 	.word	0x20000050
 8003104:	20000c54 	.word	0x20000c54

08003108 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  return uwTick;
 800310c:	4b03      	ldr	r3, [pc, #12]	@ (800311c <HAL_GetTick+0x14>)
 800310e:	681b      	ldr	r3, [r3, #0]
}
 8003110:	4618      	mov	r0, r3
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	20000c54 	.word	0x20000c54

08003120 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003128:	f7ff ffee 	bl	8003108 <HAL_GetTick>
 800312c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003138:	d005      	beq.n	8003146 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800313a:	4b0a      	ldr	r3, [pc, #40]	@ (8003164 <HAL_Delay+0x44>)
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	461a      	mov	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4413      	add	r3, r2
 8003144:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003146:	bf00      	nop
 8003148:	f7ff ffde 	bl	8003108 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	429a      	cmp	r2, r3
 8003156:	d8f7      	bhi.n	8003148 <HAL_Delay+0x28>
  {
  }
}
 8003158:	bf00      	nop
 800315a:	bf00      	nop
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	20000050 	.word	0x20000050

08003168 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f003 0307 	and.w	r3, r3, #7
 8003176:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003178:	4b0c      	ldr	r3, [pc, #48]	@ (80031ac <__NVIC_SetPriorityGrouping+0x44>)
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800317e:	68ba      	ldr	r2, [r7, #8]
 8003180:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003184:	4013      	ands	r3, r2
 8003186:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003190:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003194:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800319a:	4a04      	ldr	r2, [pc, #16]	@ (80031ac <__NVIC_SetPriorityGrouping+0x44>)
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	60d3      	str	r3, [r2, #12]
}
 80031a0:	bf00      	nop
 80031a2:	3714      	adds	r7, #20
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr
 80031ac:	e000ed00 	.word	0xe000ed00

080031b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031b0:	b480      	push	{r7}
 80031b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031b4:	4b04      	ldr	r3, [pc, #16]	@ (80031c8 <__NVIC_GetPriorityGrouping+0x18>)
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	0a1b      	lsrs	r3, r3, #8
 80031ba:	f003 0307 	and.w	r3, r3, #7
}
 80031be:	4618      	mov	r0, r3
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr
 80031c8:	e000ed00 	.word	0xe000ed00

080031cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	4603      	mov	r3, r0
 80031d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	db0b      	blt.n	80031f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031de:	79fb      	ldrb	r3, [r7, #7]
 80031e0:	f003 021f 	and.w	r2, r3, #31
 80031e4:	4907      	ldr	r1, [pc, #28]	@ (8003204 <__NVIC_EnableIRQ+0x38>)
 80031e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ea:	095b      	lsrs	r3, r3, #5
 80031ec:	2001      	movs	r0, #1
 80031ee:	fa00 f202 	lsl.w	r2, r0, r2
 80031f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031f6:	bf00      	nop
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	e000e100 	.word	0xe000e100

08003208 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	4603      	mov	r3, r0
 8003210:	6039      	str	r1, [r7, #0]
 8003212:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003218:	2b00      	cmp	r3, #0
 800321a:	db0a      	blt.n	8003232 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	b2da      	uxtb	r2, r3
 8003220:	490c      	ldr	r1, [pc, #48]	@ (8003254 <__NVIC_SetPriority+0x4c>)
 8003222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003226:	0112      	lsls	r2, r2, #4
 8003228:	b2d2      	uxtb	r2, r2
 800322a:	440b      	add	r3, r1
 800322c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003230:	e00a      	b.n	8003248 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	b2da      	uxtb	r2, r3
 8003236:	4908      	ldr	r1, [pc, #32]	@ (8003258 <__NVIC_SetPriority+0x50>)
 8003238:	79fb      	ldrb	r3, [r7, #7]
 800323a:	f003 030f 	and.w	r3, r3, #15
 800323e:	3b04      	subs	r3, #4
 8003240:	0112      	lsls	r2, r2, #4
 8003242:	b2d2      	uxtb	r2, r2
 8003244:	440b      	add	r3, r1
 8003246:	761a      	strb	r2, [r3, #24]
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	e000e100 	.word	0xe000e100
 8003258:	e000ed00 	.word	0xe000ed00

0800325c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800325c:	b480      	push	{r7}
 800325e:	b089      	sub	sp, #36	@ 0x24
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f003 0307 	and.w	r3, r3, #7
 800326e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	f1c3 0307 	rsb	r3, r3, #7
 8003276:	2b04      	cmp	r3, #4
 8003278:	bf28      	it	cs
 800327a:	2304      	movcs	r3, #4
 800327c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	3304      	adds	r3, #4
 8003282:	2b06      	cmp	r3, #6
 8003284:	d902      	bls.n	800328c <NVIC_EncodePriority+0x30>
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	3b03      	subs	r3, #3
 800328a:	e000      	b.n	800328e <NVIC_EncodePriority+0x32>
 800328c:	2300      	movs	r3, #0
 800328e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003290:	f04f 32ff 	mov.w	r2, #4294967295
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	fa02 f303 	lsl.w	r3, r2, r3
 800329a:	43da      	mvns	r2, r3
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	401a      	ands	r2, r3
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032a4:	f04f 31ff 	mov.w	r1, #4294967295
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	fa01 f303 	lsl.w	r3, r1, r3
 80032ae:	43d9      	mvns	r1, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b4:	4313      	orrs	r3, r2
         );
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3724      	adds	r7, #36	@ 0x24
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
	...

080032c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	3b01      	subs	r3, #1
 80032d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032d4:	d301      	bcc.n	80032da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032d6:	2301      	movs	r3, #1
 80032d8:	e00f      	b.n	80032fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032da:	4a0a      	ldr	r2, [pc, #40]	@ (8003304 <SysTick_Config+0x40>)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	3b01      	subs	r3, #1
 80032e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032e2:	210f      	movs	r1, #15
 80032e4:	f04f 30ff 	mov.w	r0, #4294967295
 80032e8:	f7ff ff8e 	bl	8003208 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032ec:	4b05      	ldr	r3, [pc, #20]	@ (8003304 <SysTick_Config+0x40>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032f2:	4b04      	ldr	r3, [pc, #16]	@ (8003304 <SysTick_Config+0x40>)
 80032f4:	2207      	movs	r2, #7
 80032f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	e000e010 	.word	0xe000e010

08003308 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f7ff ff29 	bl	8003168 <__NVIC_SetPriorityGrouping>
}
 8003316:	bf00      	nop
 8003318:	3708      	adds	r7, #8
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800331e:	b580      	push	{r7, lr}
 8003320:	b086      	sub	sp, #24
 8003322:	af00      	add	r7, sp, #0
 8003324:	4603      	mov	r3, r0
 8003326:	60b9      	str	r1, [r7, #8]
 8003328:	607a      	str	r2, [r7, #4]
 800332a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800332c:	2300      	movs	r3, #0
 800332e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003330:	f7ff ff3e 	bl	80031b0 <__NVIC_GetPriorityGrouping>
 8003334:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	68b9      	ldr	r1, [r7, #8]
 800333a:	6978      	ldr	r0, [r7, #20]
 800333c:	f7ff ff8e 	bl	800325c <NVIC_EncodePriority>
 8003340:	4602      	mov	r2, r0
 8003342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003346:	4611      	mov	r1, r2
 8003348:	4618      	mov	r0, r3
 800334a:	f7ff ff5d 	bl	8003208 <__NVIC_SetPriority>
}
 800334e:	bf00      	nop
 8003350:	3718      	adds	r7, #24
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b082      	sub	sp, #8
 800335a:	af00      	add	r7, sp, #0
 800335c:	4603      	mov	r3, r0
 800335e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003364:	4618      	mov	r0, r3
 8003366:	f7ff ff31 	bl	80031cc <__NVIC_EnableIRQ>
}
 800336a:	bf00      	nop
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b082      	sub	sp, #8
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f7ff ffa2 	bl	80032c4 <SysTick_Config>
 8003380:	4603      	mov	r3, r0
}
 8003382:	4618      	mov	r0, r3
 8003384:	3708      	adds	r7, #8
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}

0800338a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800338a:	b580      	push	{r7, lr}
 800338c:	b084      	sub	sp, #16
 800338e:	af00      	add	r7, sp, #0
 8003390:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003396:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003398:	f7ff feb6 	bl	8003108 <HAL_GetTick>
 800339c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d008      	beq.n	80033bc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2280      	movs	r2, #128	@ 0x80
 80033ae:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e052      	b.n	8003462 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f022 0216 	bic.w	r2, r2, #22
 80033ca:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	695a      	ldr	r2, [r3, #20]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80033da:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d103      	bne.n	80033ec <HAL_DMA_Abort+0x62>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d007      	beq.n	80033fc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f022 0208 	bic.w	r2, r2, #8
 80033fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f022 0201 	bic.w	r2, r2, #1
 800340a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800340c:	e013      	b.n	8003436 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800340e:	f7ff fe7b 	bl	8003108 <HAL_GetTick>
 8003412:	4602      	mov	r2, r0
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	2b05      	cmp	r3, #5
 800341a:	d90c      	bls.n	8003436 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2220      	movs	r2, #32
 8003420:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2203      	movs	r2, #3
 8003426:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e015      	b.n	8003462 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0301 	and.w	r3, r3, #1
 8003440:	2b00      	cmp	r3, #0
 8003442:	d1e4      	bne.n	800340e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003448:	223f      	movs	r2, #63	@ 0x3f
 800344a:	409a      	lsls	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}

0800346a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800346a:	b480      	push	{r7}
 800346c:	b083      	sub	sp, #12
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003478:	b2db      	uxtb	r3, r3
 800347a:	2b02      	cmp	r3, #2
 800347c:	d004      	beq.n	8003488 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2280      	movs	r2, #128	@ 0x80
 8003482:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e00c      	b.n	80034a2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2205      	movs	r2, #5
 800348c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 0201 	bic.w	r2, r2, #1
 800349e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
	...

080034b0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d101      	bne.n	80034c2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e08a      	b.n	80035d8 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d106      	bne.n	80034da <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2220      	movs	r2, #32
 80034d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f7fe fa69 	bl	80019ac <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034da:	2300      	movs	r3, #0
 80034dc:	60bb      	str	r3, [r7, #8]
 80034de:	4b40      	ldr	r3, [pc, #256]	@ (80035e0 <HAL_ETH_Init+0x130>)
 80034e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e2:	4a3f      	ldr	r2, [pc, #252]	@ (80035e0 <HAL_ETH_Init+0x130>)
 80034e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80034ea:	4b3d      	ldr	r3, [pc, #244]	@ (80035e0 <HAL_ETH_Init+0x130>)
 80034ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034f2:	60bb      	str	r3, [r7, #8]
 80034f4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80034f6:	4b3b      	ldr	r3, [pc, #236]	@ (80035e4 <HAL_ETH_Init+0x134>)
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	4a3a      	ldr	r2, [pc, #232]	@ (80035e4 <HAL_ETH_Init+0x134>)
 80034fc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003500:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003502:	4b38      	ldr	r3, [pc, #224]	@ (80035e4 <HAL_ETH_Init+0x134>)
 8003504:	685a      	ldr	r2, [r3, #4]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	4936      	ldr	r1, [pc, #216]	@ (80035e4 <HAL_ETH_Init+0x134>)
 800350c:	4313      	orrs	r3, r2
 800350e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003510:	4b34      	ldr	r3, [pc, #208]	@ (80035e4 <HAL_ETH_Init+0x134>)
 8003512:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	6812      	ldr	r2, [r2, #0]
 8003522:	f043 0301 	orr.w	r3, r3, #1
 8003526:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800352a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800352c:	f7ff fdec 	bl	8003108 <HAL_GetTick>
 8003530:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003532:	e011      	b.n	8003558 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003534:	f7ff fde8 	bl	8003108 <HAL_GetTick>
 8003538:	4602      	mov	r2, r0
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003542:	d909      	bls.n	8003558 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2204      	movs	r2, #4
 8003548:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	22e0      	movs	r2, #224	@ 0xe0
 8003550:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e03f      	b.n	80035d8 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d1e4      	bne.n	8003534 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f000 f97a 	bl	8003864 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f000 fa25 	bl	80039c0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 fa7b 	bl	8003a72 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	461a      	mov	r2, r3
 8003582:	2100      	movs	r1, #0
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f000 f9e3 	bl	8003950 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8003598:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	6812      	ldr	r2, [r2, #0]
 80035a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035aa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80035ae:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80035c2:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2210      	movs	r2, #16
 80035d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80035d6:	2300      	movs	r3, #0
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40023800 	.word	0x40023800
 80035e4:	40013800 	.word	0x40013800

080035e8 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	4b53      	ldr	r3, [pc, #332]	@ (800374c <ETH_SetMACConfig+0x164>)
 80035fe:	4013      	ands	r3, r2
 8003600:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	7b9b      	ldrb	r3, [r3, #14]
 8003606:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003608:	683a      	ldr	r2, [r7, #0]
 800360a:	7c12      	ldrb	r2, [r2, #16]
 800360c:	2a00      	cmp	r2, #0
 800360e:	d102      	bne.n	8003616 <ETH_SetMACConfig+0x2e>
 8003610:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003614:	e000      	b.n	8003618 <ETH_SetMACConfig+0x30>
 8003616:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003618:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800361a:	683a      	ldr	r2, [r7, #0]
 800361c:	7c52      	ldrb	r2, [r2, #17]
 800361e:	2a00      	cmp	r2, #0
 8003620:	d102      	bne.n	8003628 <ETH_SetMACConfig+0x40>
 8003622:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003626:	e000      	b.n	800362a <ETH_SetMACConfig+0x42>
 8003628:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800362a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003630:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	7fdb      	ldrb	r3, [r3, #31]
 8003636:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003638:	431a      	orrs	r2, r3
                        macconf->Speed |
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800363e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	7f92      	ldrb	r2, [r2, #30]
 8003644:	2a00      	cmp	r2, #0
 8003646:	d102      	bne.n	800364e <ETH_SetMACConfig+0x66>
 8003648:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800364c:	e000      	b.n	8003650 <ETH_SetMACConfig+0x68>
 800364e:	2200      	movs	r2, #0
                        macconf->Speed |
 8003650:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	7f1b      	ldrb	r3, [r3, #28]
 8003656:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003658:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800365e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	791b      	ldrb	r3, [r3, #4]
 8003664:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003666:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800366e:	2a00      	cmp	r2, #0
 8003670:	d102      	bne.n	8003678 <ETH_SetMACConfig+0x90>
 8003672:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003676:	e000      	b.n	800367a <ETH_SetMACConfig+0x92>
 8003678:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800367a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	7bdb      	ldrb	r3, [r3, #15]
 8003680:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003682:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003688:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003690:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003692:	4313      	orrs	r3, r2
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	4313      	orrs	r3, r2
 8003698:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80036aa:	2001      	movs	r0, #1
 80036ac:	f7ff fd38 	bl	8003120 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	699b      	ldr	r3, [r3, #24]
 80036be:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80036c6:	4013      	ands	r3, r2
 80036c8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036ce:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80036d6:	2a00      	cmp	r2, #0
 80036d8:	d101      	bne.n	80036de <ETH_SetMACConfig+0xf6>
 80036da:	2280      	movs	r2, #128	@ 0x80
 80036dc:	e000      	b.n	80036e0 <ETH_SetMACConfig+0xf8>
 80036de:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80036e0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80036e6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80036e8:	683a      	ldr	r2, [r7, #0]
 80036ea:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80036ee:	2a01      	cmp	r2, #1
 80036f0:	d101      	bne.n	80036f6 <ETH_SetMACConfig+0x10e>
 80036f2:	2208      	movs	r2, #8
 80036f4:	e000      	b.n	80036f8 <ETH_SetMACConfig+0x110>
 80036f6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80036f8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003700:	2a01      	cmp	r2, #1
 8003702:	d101      	bne.n	8003708 <ETH_SetMACConfig+0x120>
 8003704:	2204      	movs	r2, #4
 8003706:	e000      	b.n	800370a <ETH_SetMACConfig+0x122>
 8003708:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800370a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003712:	2a01      	cmp	r2, #1
 8003714:	d101      	bne.n	800371a <ETH_SetMACConfig+0x132>
 8003716:	2202      	movs	r2, #2
 8003718:	e000      	b.n	800371c <ETH_SetMACConfig+0x134>
 800371a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800371c:	4313      	orrs	r3, r2
 800371e:	68fa      	ldr	r2, [r7, #12]
 8003720:	4313      	orrs	r3, r2
 8003722:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	699b      	ldr	r3, [r3, #24]
 8003732:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003734:	2001      	movs	r0, #1
 8003736:	f7ff fcf3 	bl	8003120 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	68fa      	ldr	r2, [r7, #12]
 8003740:	619a      	str	r2, [r3, #24]
}
 8003742:	bf00      	nop
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	fd20810f 	.word	0xfd20810f

08003750 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003766:	68fa      	ldr	r2, [r7, #12]
 8003768:	4b3d      	ldr	r3, [pc, #244]	@ (8003860 <ETH_SetDMAConfig+0x110>)
 800376a:	4013      	ands	r3, r2
 800376c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	7b1b      	ldrb	r3, [r3, #12]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d102      	bne.n	800377c <ETH_SetDMAConfig+0x2c>
 8003776:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800377a:	e000      	b.n	800377e <ETH_SetDMAConfig+0x2e>
 800377c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	7b5b      	ldrb	r3, [r3, #13]
 8003782:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003784:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	7f52      	ldrb	r2, [r2, #29]
 800378a:	2a00      	cmp	r2, #0
 800378c:	d102      	bne.n	8003794 <ETH_SetDMAConfig+0x44>
 800378e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003792:	e000      	b.n	8003796 <ETH_SetDMAConfig+0x46>
 8003794:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003796:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	7b9b      	ldrb	r3, [r3, #14]
 800379c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800379e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80037a4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	7f1b      	ldrb	r3, [r3, #28]
 80037aa:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80037ac:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	7f9b      	ldrb	r3, [r3, #30]
 80037b2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80037b4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80037ba:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80037c2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80037c4:	4313      	orrs	r3, r2
 80037c6:	68fa      	ldr	r2, [r7, #12]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037d4:	461a      	mov	r2, r3
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80037e6:	2001      	movs	r0, #1
 80037e8:	f7ff fc9a 	bl	8003120 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037f4:	461a      	mov	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	791b      	ldrb	r3, [r3, #4]
 80037fe:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003804:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800380a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003810:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003818:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800381a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003820:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003822:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003828:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	6812      	ldr	r2, [r2, #0]
 800382e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003832:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003836:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003844:	2001      	movs	r0, #1
 8003846:	f7ff fc6b 	bl	8003120 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003852:	461a      	mov	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6013      	str	r3, [r2, #0]
}
 8003858:	bf00      	nop
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	f8de3f23 	.word	0xf8de3f23

08003864 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b0a6      	sub	sp, #152	@ 0x98
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800386c:	2301      	movs	r3, #1
 800386e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8003872:	2301      	movs	r3, #1
 8003874:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003878:	2300      	movs	r3, #0
 800387a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800387c:	2300      	movs	r3, #0
 800387e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003882:	2301      	movs	r3, #1
 8003884:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003888:	2300      	movs	r3, #0
 800388a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800388e:	2301      	movs	r3, #1
 8003890:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8003894:	2301      	movs	r3, #1
 8003896:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800389a:	2300      	movs	r3, #0
 800389c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80038a0:	2300      	movs	r3, #0
 80038a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80038a6:	2300      	movs	r3, #0
 80038a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80038aa:	2300      	movs	r3, #0
 80038ac:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80038b0:	2300      	movs	r3, #0
 80038b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80038b4:	2300      	movs	r3, #0
 80038b6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80038ba:	2300      	movs	r3, #0
 80038bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80038c0:	2300      	movs	r3, #0
 80038c2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80038c6:	2300      	movs	r3, #0
 80038c8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80038cc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80038d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80038d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80038d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80038d8:	2300      	movs	r3, #0
 80038da:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80038de:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80038e2:	4619      	mov	r1, r3
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f7ff fe7f 	bl	80035e8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80038ea:	2301      	movs	r3, #1
 80038ec:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80038ee:	2301      	movs	r3, #1
 80038f0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80038f2:	2301      	movs	r3, #1
 80038f4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80038f8:	2301      	movs	r3, #1
 80038fa:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80038fc:	2300      	movs	r3, #0
 80038fe:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003900:	2300      	movs	r3, #0
 8003902:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003906:	2300      	movs	r3, #0
 8003908:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800390c:	2300      	movs	r3, #0
 800390e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003910:	2301      	movs	r3, #1
 8003912:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003916:	2301      	movs	r3, #1
 8003918:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800391a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800391e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003920:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003924:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003926:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800392a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800392c:	2301      	movs	r3, #1
 800392e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003932:	2300      	movs	r3, #0
 8003934:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003936:	2300      	movs	r3, #0
 8003938:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800393a:	f107 0308 	add.w	r3, r7, #8
 800393e:	4619      	mov	r1, r3
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f7ff ff05 	bl	8003750 <ETH_SetDMAConfig>
}
 8003946:	bf00      	nop
 8003948:	3798      	adds	r7, #152	@ 0x98
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
	...

08003950 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003950:	b480      	push	{r7}
 8003952:	b087      	sub	sp, #28
 8003954:	af00      	add	r7, sp, #0
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	60b9      	str	r1, [r7, #8]
 800395a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3305      	adds	r3, #5
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	021b      	lsls	r3, r3, #8
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	3204      	adds	r2, #4
 8003968:	7812      	ldrb	r2, [r2, #0]
 800396a:	4313      	orrs	r3, r2
 800396c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800396e:	68ba      	ldr	r2, [r7, #8]
 8003970:	4b11      	ldr	r3, [pc, #68]	@ (80039b8 <ETH_MACAddressConfig+0x68>)
 8003972:	4413      	add	r3, r2
 8003974:	461a      	mov	r2, r3
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	3303      	adds	r3, #3
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	061a      	lsls	r2, r3, #24
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	3302      	adds	r3, #2
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	041b      	lsls	r3, r3, #16
 800398a:	431a      	orrs	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	3301      	adds	r3, #1
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	021b      	lsls	r3, r3, #8
 8003994:	4313      	orrs	r3, r2
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	7812      	ldrb	r2, [r2, #0]
 800399a:	4313      	orrs	r3, r2
 800399c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800399e:	68ba      	ldr	r2, [r7, #8]
 80039a0:	4b06      	ldr	r3, [pc, #24]	@ (80039bc <ETH_MACAddressConfig+0x6c>)
 80039a2:	4413      	add	r3, r2
 80039a4:	461a      	mov	r2, r3
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	6013      	str	r3, [r2, #0]
}
 80039aa:	bf00      	nop
 80039ac:	371c      	adds	r7, #28
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	40028040 	.word	0x40028040
 80039bc:	40028044 	.word	0x40028044

080039c0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b085      	sub	sp, #20
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80039c8:	2300      	movs	r3, #0
 80039ca:	60fb      	str	r3, [r7, #12]
 80039cc:	e03e      	b.n	8003a4c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	68d9      	ldr	r1, [r3, #12]
 80039d2:	68fa      	ldr	r2, [r7, #12]
 80039d4:	4613      	mov	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	4413      	add	r3, r2
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	440b      	add	r3, r1
 80039de:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	2200      	movs	r2, #0
 80039e4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	2200      	movs	r2, #0
 80039ea:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	2200      	movs	r2, #0
 80039f0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	2200      	movs	r2, #0
 80039f6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80039f8:	68b9      	ldr	r1, [r7, #8]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	3206      	adds	r2, #6
 8003a00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d80c      	bhi.n	8003a30 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	68d9      	ldr	r1, [r3, #12]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	1c5a      	adds	r2, r3, #1
 8003a1e:	4613      	mov	r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	4413      	add	r3, r2
 8003a24:	00db      	lsls	r3, r3, #3
 8003a26:	440b      	add	r3, r1
 8003a28:	461a      	mov	r2, r3
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	60da      	str	r2, [r3, #12]
 8003a2e:	e004      	b.n	8003a3a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	461a      	mov	r2, r3
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	3301      	adds	r3, #1
 8003a4a:	60fb      	str	r3, [r7, #12]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2b03      	cmp	r3, #3
 8003a50:	d9bd      	bls.n	80039ce <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68da      	ldr	r2, [r3, #12]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a64:	611a      	str	r2, [r3, #16]
}
 8003a66:	bf00      	nop
 8003a68:	3714      	adds	r7, #20
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr

08003a72 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003a72:	b480      	push	{r7}
 8003a74:	b085      	sub	sp, #20
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	60fb      	str	r3, [r7, #12]
 8003a7e:	e048      	b.n	8003b12 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6919      	ldr	r1, [r3, #16]
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	4613      	mov	r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	4413      	add	r3, r2
 8003a8c:	00db      	lsls	r3, r3, #3
 8003a8e:	440b      	add	r3, r1
 8003a90:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	2200      	movs	r2, #0
 8003a96:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2200      	movs	r2, #0
 8003aae:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003abc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003ad6:	68b9      	ldr	r1, [r7, #8]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	68fa      	ldr	r2, [r7, #12]
 8003adc:	3212      	adds	r2, #18
 8003ade:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d80c      	bhi.n	8003b02 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6919      	ldr	r1, [r3, #16]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	1c5a      	adds	r2, r3, #1
 8003af0:	4613      	mov	r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	440b      	add	r3, r1
 8003afa:	461a      	mov	r2, r3
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	60da      	str	r2, [r3, #12]
 8003b00:	e004      	b.n	8003b0c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	461a      	mov	r2, r3
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	3301      	adds	r3, #1
 8003b10:	60fb      	str	r3, [r7, #12]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2b03      	cmp	r3, #3
 8003b16:	d9b3      	bls.n	8003a80 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	691a      	ldr	r2, [r3, #16]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b42:	60da      	str	r2, [r3, #12]
}
 8003b44:	bf00      	nop
 8003b46:	3714      	adds	r7, #20
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b089      	sub	sp, #36	@ 0x24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b62:	2300      	movs	r3, #0
 8003b64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b66:	2300      	movs	r3, #0
 8003b68:	61fb      	str	r3, [r7, #28]
 8003b6a:	e177      	b.n	8003e5c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	fa02 f303 	lsl.w	r3, r2, r3
 8003b74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	f040 8166 	bne.w	8003e56 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f003 0303 	and.w	r3, r3, #3
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d005      	beq.n	8003ba2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d130      	bne.n	8003c04 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	2203      	movs	r2, #3
 8003bae:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb2:	43db      	mvns	r3, r3
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	68da      	ldr	r2, [r3, #12]
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc6:	69ba      	ldr	r2, [r7, #24]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	69ba      	ldr	r2, [r7, #24]
 8003bd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bd8:	2201      	movs	r2, #1
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003be0:	43db      	mvns	r3, r3
 8003be2:	69ba      	ldr	r2, [r7, #24]
 8003be4:	4013      	ands	r3, r2
 8003be6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	091b      	lsrs	r3, r3, #4
 8003bee:	f003 0201 	and.w	r2, r3, #1
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f003 0303 	and.w	r3, r3, #3
 8003c0c:	2b03      	cmp	r3, #3
 8003c0e:	d017      	beq.n	8003c40 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	005b      	lsls	r3, r3, #1
 8003c1a:	2203      	movs	r2, #3
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	43db      	mvns	r3, r3
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	4013      	ands	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	689a      	ldr	r2, [r3, #8]
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	005b      	lsls	r3, r3, #1
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f003 0303 	and.w	r3, r3, #3
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d123      	bne.n	8003c94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	08da      	lsrs	r2, r3, #3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	3208      	adds	r2, #8
 8003c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	f003 0307 	and.w	r3, r3, #7
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	220f      	movs	r2, #15
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	43db      	mvns	r3, r3
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	691a      	ldr	r2, [r3, #16]
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	f003 0307 	and.w	r3, r3, #7
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	08da      	lsrs	r2, r3, #3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	3208      	adds	r2, #8
 8003c8e:	69b9      	ldr	r1, [r7, #24]
 8003c90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	005b      	lsls	r3, r3, #1
 8003c9e:	2203      	movs	r2, #3
 8003ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca4:	43db      	mvns	r3, r3
 8003ca6:	69ba      	ldr	r2, [r7, #24]
 8003ca8:	4013      	ands	r3, r2
 8003caa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f003 0203 	and.w	r2, r3, #3
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	69ba      	ldr	r2, [r7, #24]
 8003cc6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	f000 80c0 	beq.w	8003e56 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	60fb      	str	r3, [r7, #12]
 8003cda:	4b66      	ldr	r3, [pc, #408]	@ (8003e74 <HAL_GPIO_Init+0x324>)
 8003cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cde:	4a65      	ldr	r2, [pc, #404]	@ (8003e74 <HAL_GPIO_Init+0x324>)
 8003ce0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ce4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ce6:	4b63      	ldr	r3, [pc, #396]	@ (8003e74 <HAL_GPIO_Init+0x324>)
 8003ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cee:	60fb      	str	r3, [r7, #12]
 8003cf0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cf2:	4a61      	ldr	r2, [pc, #388]	@ (8003e78 <HAL_GPIO_Init+0x328>)
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	089b      	lsrs	r3, r3, #2
 8003cf8:	3302      	adds	r3, #2
 8003cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	f003 0303 	and.w	r3, r3, #3
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	220f      	movs	r2, #15
 8003d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0e:	43db      	mvns	r3, r3
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	4013      	ands	r3, r2
 8003d14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a58      	ldr	r2, [pc, #352]	@ (8003e7c <HAL_GPIO_Init+0x32c>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d037      	beq.n	8003d8e <HAL_GPIO_Init+0x23e>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4a57      	ldr	r2, [pc, #348]	@ (8003e80 <HAL_GPIO_Init+0x330>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d031      	beq.n	8003d8a <HAL_GPIO_Init+0x23a>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a56      	ldr	r2, [pc, #344]	@ (8003e84 <HAL_GPIO_Init+0x334>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d02b      	beq.n	8003d86 <HAL_GPIO_Init+0x236>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a55      	ldr	r2, [pc, #340]	@ (8003e88 <HAL_GPIO_Init+0x338>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d025      	beq.n	8003d82 <HAL_GPIO_Init+0x232>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a54      	ldr	r2, [pc, #336]	@ (8003e8c <HAL_GPIO_Init+0x33c>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d01f      	beq.n	8003d7e <HAL_GPIO_Init+0x22e>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a53      	ldr	r2, [pc, #332]	@ (8003e90 <HAL_GPIO_Init+0x340>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d019      	beq.n	8003d7a <HAL_GPIO_Init+0x22a>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a52      	ldr	r2, [pc, #328]	@ (8003e94 <HAL_GPIO_Init+0x344>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d013      	beq.n	8003d76 <HAL_GPIO_Init+0x226>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a51      	ldr	r2, [pc, #324]	@ (8003e98 <HAL_GPIO_Init+0x348>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d00d      	beq.n	8003d72 <HAL_GPIO_Init+0x222>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a50      	ldr	r2, [pc, #320]	@ (8003e9c <HAL_GPIO_Init+0x34c>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d007      	beq.n	8003d6e <HAL_GPIO_Init+0x21e>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a4f      	ldr	r2, [pc, #316]	@ (8003ea0 <HAL_GPIO_Init+0x350>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d101      	bne.n	8003d6a <HAL_GPIO_Init+0x21a>
 8003d66:	2309      	movs	r3, #9
 8003d68:	e012      	b.n	8003d90 <HAL_GPIO_Init+0x240>
 8003d6a:	230a      	movs	r3, #10
 8003d6c:	e010      	b.n	8003d90 <HAL_GPIO_Init+0x240>
 8003d6e:	2308      	movs	r3, #8
 8003d70:	e00e      	b.n	8003d90 <HAL_GPIO_Init+0x240>
 8003d72:	2307      	movs	r3, #7
 8003d74:	e00c      	b.n	8003d90 <HAL_GPIO_Init+0x240>
 8003d76:	2306      	movs	r3, #6
 8003d78:	e00a      	b.n	8003d90 <HAL_GPIO_Init+0x240>
 8003d7a:	2305      	movs	r3, #5
 8003d7c:	e008      	b.n	8003d90 <HAL_GPIO_Init+0x240>
 8003d7e:	2304      	movs	r3, #4
 8003d80:	e006      	b.n	8003d90 <HAL_GPIO_Init+0x240>
 8003d82:	2303      	movs	r3, #3
 8003d84:	e004      	b.n	8003d90 <HAL_GPIO_Init+0x240>
 8003d86:	2302      	movs	r3, #2
 8003d88:	e002      	b.n	8003d90 <HAL_GPIO_Init+0x240>
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e000      	b.n	8003d90 <HAL_GPIO_Init+0x240>
 8003d8e:	2300      	movs	r3, #0
 8003d90:	69fa      	ldr	r2, [r7, #28]
 8003d92:	f002 0203 	and.w	r2, r2, #3
 8003d96:	0092      	lsls	r2, r2, #2
 8003d98:	4093      	lsls	r3, r2
 8003d9a:	69ba      	ldr	r2, [r7, #24]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003da0:	4935      	ldr	r1, [pc, #212]	@ (8003e78 <HAL_GPIO_Init+0x328>)
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	089b      	lsrs	r3, r3, #2
 8003da6:	3302      	adds	r3, #2
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dae:	4b3d      	ldr	r3, [pc, #244]	@ (8003ea4 <HAL_GPIO_Init+0x354>)
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	43db      	mvns	r3, r3
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	4013      	ands	r3, r2
 8003dbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d003      	beq.n	8003dd2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003dca:	69ba      	ldr	r2, [r7, #24]
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003dd2:	4a34      	ldr	r2, [pc, #208]	@ (8003ea4 <HAL_GPIO_Init+0x354>)
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003dd8:	4b32      	ldr	r3, [pc, #200]	@ (8003ea4 <HAL_GPIO_Init+0x354>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	43db      	mvns	r3, r3
 8003de2:	69ba      	ldr	r2, [r7, #24]
 8003de4:	4013      	ands	r3, r2
 8003de6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d003      	beq.n	8003dfc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003dfc:	4a29      	ldr	r2, [pc, #164]	@ (8003ea4 <HAL_GPIO_Init+0x354>)
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e02:	4b28      	ldr	r3, [pc, #160]	@ (8003ea4 <HAL_GPIO_Init+0x354>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	43db      	mvns	r3, r3
 8003e0c:	69ba      	ldr	r2, [r7, #24]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d003      	beq.n	8003e26 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e26:	4a1f      	ldr	r2, [pc, #124]	@ (8003ea4 <HAL_GPIO_Init+0x354>)
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ea4 <HAL_GPIO_Init+0x354>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	43db      	mvns	r3, r3
 8003e36:	69ba      	ldr	r2, [r7, #24]
 8003e38:	4013      	ands	r3, r2
 8003e3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d003      	beq.n	8003e50 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003e48:	69ba      	ldr	r2, [r7, #24]
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e50:	4a14      	ldr	r2, [pc, #80]	@ (8003ea4 <HAL_GPIO_Init+0x354>)
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	61fb      	str	r3, [r7, #28]
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	2b0f      	cmp	r3, #15
 8003e60:	f67f ae84 	bls.w	8003b6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e64:	bf00      	nop
 8003e66:	bf00      	nop
 8003e68:	3724      	adds	r7, #36	@ 0x24
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	40023800 	.word	0x40023800
 8003e78:	40013800 	.word	0x40013800
 8003e7c:	40020000 	.word	0x40020000
 8003e80:	40020400 	.word	0x40020400
 8003e84:	40020800 	.word	0x40020800
 8003e88:	40020c00 	.word	0x40020c00
 8003e8c:	40021000 	.word	0x40021000
 8003e90:	40021400 	.word	0x40021400
 8003e94:	40021800 	.word	0x40021800
 8003e98:	40021c00 	.word	0x40021c00
 8003e9c:	40022000 	.word	0x40022000
 8003ea0:	40022400 	.word	0x40022400
 8003ea4:	40013c00 	.word	0x40013c00

08003ea8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b085      	sub	sp, #20
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	691a      	ldr	r2, [r3, #16]
 8003eb8:	887b      	ldrh	r3, [r7, #2]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d002      	beq.n	8003ec6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	73fb      	strb	r3, [r7, #15]
 8003ec4:	e001      	b.n	8003eca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3714      	adds	r7, #20
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	807b      	strh	r3, [r7, #2]
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ee8:	787b      	ldrb	r3, [r7, #1]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d003      	beq.n	8003ef6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003eee:	887a      	ldrh	r2, [r7, #2]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ef4:	e003      	b.n	8003efe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ef6:	887b      	ldrh	r3, [r7, #2]
 8003ef8:	041a      	lsls	r2, r3, #16
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	619a      	str	r2, [r3, #24]
}
 8003efe:	bf00      	nop
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
	...

08003f0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d101      	bne.n	8003f1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e12b      	b.n	8004176 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d106      	bne.n	8003f38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f7fd fe00 	bl	8001b38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2224      	movs	r2, #36	@ 0x24
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f022 0201 	bic.w	r2, r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f70:	f001 ff18 	bl	8005da4 <HAL_RCC_GetPCLK1Freq>
 8003f74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	4a81      	ldr	r2, [pc, #516]	@ (8004180 <HAL_I2C_Init+0x274>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d807      	bhi.n	8003f90 <HAL_I2C_Init+0x84>
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	4a80      	ldr	r2, [pc, #512]	@ (8004184 <HAL_I2C_Init+0x278>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	bf94      	ite	ls
 8003f88:	2301      	movls	r3, #1
 8003f8a:	2300      	movhi	r3, #0
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	e006      	b.n	8003f9e <HAL_I2C_Init+0x92>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	4a7d      	ldr	r2, [pc, #500]	@ (8004188 <HAL_I2C_Init+0x27c>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	bf94      	ite	ls
 8003f98:	2301      	movls	r3, #1
 8003f9a:	2300      	movhi	r3, #0
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d001      	beq.n	8003fa6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e0e7      	b.n	8004176 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	4a78      	ldr	r2, [pc, #480]	@ (800418c <HAL_I2C_Init+0x280>)
 8003faa:	fba2 2303 	umull	r2, r3, r2, r3
 8003fae:	0c9b      	lsrs	r3, r3, #18
 8003fb0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	68ba      	ldr	r2, [r7, #8]
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	6a1b      	ldr	r3, [r3, #32]
 8003fcc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	4a6a      	ldr	r2, [pc, #424]	@ (8004180 <HAL_I2C_Init+0x274>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d802      	bhi.n	8003fe0 <HAL_I2C_Init+0xd4>
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	3301      	adds	r3, #1
 8003fde:	e009      	b.n	8003ff4 <HAL_I2C_Init+0xe8>
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003fe6:	fb02 f303 	mul.w	r3, r2, r3
 8003fea:	4a69      	ldr	r2, [pc, #420]	@ (8004190 <HAL_I2C_Init+0x284>)
 8003fec:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff0:	099b      	lsrs	r3, r3, #6
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	6812      	ldr	r2, [r2, #0]
 8003ff8:	430b      	orrs	r3, r1
 8003ffa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	69db      	ldr	r3, [r3, #28]
 8004002:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004006:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	495c      	ldr	r1, [pc, #368]	@ (8004180 <HAL_I2C_Init+0x274>)
 8004010:	428b      	cmp	r3, r1
 8004012:	d819      	bhi.n	8004048 <HAL_I2C_Init+0x13c>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	1e59      	subs	r1, r3, #1
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004022:	1c59      	adds	r1, r3, #1
 8004024:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004028:	400b      	ands	r3, r1
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00a      	beq.n	8004044 <HAL_I2C_Init+0x138>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	1e59      	subs	r1, r3, #1
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	fbb1 f3f3 	udiv	r3, r1, r3
 800403c:	3301      	adds	r3, #1
 800403e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004042:	e051      	b.n	80040e8 <HAL_I2C_Init+0x1dc>
 8004044:	2304      	movs	r3, #4
 8004046:	e04f      	b.n	80040e8 <HAL_I2C_Init+0x1dc>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d111      	bne.n	8004074 <HAL_I2C_Init+0x168>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	1e58      	subs	r0, r3, #1
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6859      	ldr	r1, [r3, #4]
 8004058:	460b      	mov	r3, r1
 800405a:	005b      	lsls	r3, r3, #1
 800405c:	440b      	add	r3, r1
 800405e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004062:	3301      	adds	r3, #1
 8004064:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004068:	2b00      	cmp	r3, #0
 800406a:	bf0c      	ite	eq
 800406c:	2301      	moveq	r3, #1
 800406e:	2300      	movne	r3, #0
 8004070:	b2db      	uxtb	r3, r3
 8004072:	e012      	b.n	800409a <HAL_I2C_Init+0x18e>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	1e58      	subs	r0, r3, #1
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6859      	ldr	r1, [r3, #4]
 800407c:	460b      	mov	r3, r1
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	440b      	add	r3, r1
 8004082:	0099      	lsls	r1, r3, #2
 8004084:	440b      	add	r3, r1
 8004086:	fbb0 f3f3 	udiv	r3, r0, r3
 800408a:	3301      	adds	r3, #1
 800408c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004090:	2b00      	cmp	r3, #0
 8004092:	bf0c      	ite	eq
 8004094:	2301      	moveq	r3, #1
 8004096:	2300      	movne	r3, #0
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d001      	beq.n	80040a2 <HAL_I2C_Init+0x196>
 800409e:	2301      	movs	r3, #1
 80040a0:	e022      	b.n	80040e8 <HAL_I2C_Init+0x1dc>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d10e      	bne.n	80040c8 <HAL_I2C_Init+0x1bc>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	1e58      	subs	r0, r3, #1
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6859      	ldr	r1, [r3, #4]
 80040b2:	460b      	mov	r3, r1
 80040b4:	005b      	lsls	r3, r3, #1
 80040b6:	440b      	add	r3, r1
 80040b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80040bc:	3301      	adds	r3, #1
 80040be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040c6:	e00f      	b.n	80040e8 <HAL_I2C_Init+0x1dc>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	1e58      	subs	r0, r3, #1
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6859      	ldr	r1, [r3, #4]
 80040d0:	460b      	mov	r3, r1
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	440b      	add	r3, r1
 80040d6:	0099      	lsls	r1, r3, #2
 80040d8:	440b      	add	r3, r1
 80040da:	fbb0 f3f3 	udiv	r3, r0, r3
 80040de:	3301      	adds	r3, #1
 80040e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80040e8:	6879      	ldr	r1, [r7, #4]
 80040ea:	6809      	ldr	r1, [r1, #0]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	69da      	ldr	r2, [r3, #28]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	431a      	orrs	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	430a      	orrs	r2, r1
 800410a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004116:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	6911      	ldr	r1, [r2, #16]
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	68d2      	ldr	r2, [r2, #12]
 8004122:	4311      	orrs	r1, r2
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6812      	ldr	r2, [r2, #0]
 8004128:	430b      	orrs	r3, r1
 800412a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	695a      	ldr	r2, [r3, #20]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	431a      	orrs	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	430a      	orrs	r2, r1
 8004146:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f042 0201 	orr.w	r2, r2, #1
 8004156:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2220      	movs	r2, #32
 8004162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	000186a0 	.word	0x000186a0
 8004184:	001e847f 	.word	0x001e847f
 8004188:	003d08ff 	.word	0x003d08ff
 800418c:	431bde83 	.word	0x431bde83
 8004190:	10624dd3 	.word	0x10624dd3

08004194 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b088      	sub	sp, #32
 8004198:	af02      	add	r7, sp, #8
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	4608      	mov	r0, r1
 800419e:	4611      	mov	r1, r2
 80041a0:	461a      	mov	r2, r3
 80041a2:	4603      	mov	r3, r0
 80041a4:	817b      	strh	r3, [r7, #10]
 80041a6:	460b      	mov	r3, r1
 80041a8:	813b      	strh	r3, [r7, #8]
 80041aa:	4613      	mov	r3, r2
 80041ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80041ae:	f7fe ffab 	bl	8003108 <HAL_GetTick>
 80041b2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b20      	cmp	r3, #32
 80041be:	f040 80d9 	bne.w	8004374 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	2319      	movs	r3, #25
 80041c8:	2201      	movs	r2, #1
 80041ca:	496d      	ldr	r1, [pc, #436]	@ (8004380 <HAL_I2C_Mem_Write+0x1ec>)
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f000 fdb9 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d001      	beq.n	80041dc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80041d8:	2302      	movs	r3, #2
 80041da:	e0cc      	b.n	8004376 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d101      	bne.n	80041ea <HAL_I2C_Mem_Write+0x56>
 80041e6:	2302      	movs	r3, #2
 80041e8:	e0c5      	b.n	8004376 <HAL_I2C_Mem_Write+0x1e2>
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2201      	movs	r2, #1
 80041ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0301 	and.w	r3, r3, #1
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d007      	beq.n	8004210 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0201 	orr.w	r2, r2, #1
 800420e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800421e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2221      	movs	r2, #33	@ 0x21
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2240      	movs	r2, #64	@ 0x40
 800422c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6a3a      	ldr	r2, [r7, #32]
 800423a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004240:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004246:	b29a      	uxth	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	4a4d      	ldr	r2, [pc, #308]	@ (8004384 <HAL_I2C_Mem_Write+0x1f0>)
 8004250:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004252:	88f8      	ldrh	r0, [r7, #6]
 8004254:	893a      	ldrh	r2, [r7, #8]
 8004256:	8979      	ldrh	r1, [r7, #10]
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	9301      	str	r3, [sp, #4]
 800425c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800425e:	9300      	str	r3, [sp, #0]
 8004260:	4603      	mov	r3, r0
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f000 fbf0 	bl	8004a48 <I2C_RequestMemoryWrite>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d052      	beq.n	8004314 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e081      	b.n	8004376 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004272:	697a      	ldr	r2, [r7, #20]
 8004274:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f000 fe7e 	bl	8004f78 <I2C_WaitOnTXEFlagUntilTimeout>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00d      	beq.n	800429e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004286:	2b04      	cmp	r3, #4
 8004288:	d107      	bne.n	800429a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004298:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e06b      	b.n	8004376 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a2:	781a      	ldrb	r2, [r3, #0]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ae:	1c5a      	adds	r2, r3, #1
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042b8:	3b01      	subs	r3, #1
 80042ba:	b29a      	uxth	r2, r3
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	3b01      	subs	r3, #1
 80042c8:	b29a      	uxth	r2, r3
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	695b      	ldr	r3, [r3, #20]
 80042d4:	f003 0304 	and.w	r3, r3, #4
 80042d8:	2b04      	cmp	r3, #4
 80042da:	d11b      	bne.n	8004314 <HAL_I2C_Mem_Write+0x180>
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d017      	beq.n	8004314 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e8:	781a      	ldrb	r2, [r3, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f4:	1c5a      	adds	r2, r3, #1
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042fe:	3b01      	subs	r3, #1
 8004300:	b29a      	uxth	r2, r3
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430a:	b29b      	uxth	r3, r3
 800430c:	3b01      	subs	r3, #1
 800430e:	b29a      	uxth	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1aa      	bne.n	8004272 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800431c:	697a      	ldr	r2, [r7, #20]
 800431e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f000 fe71 	bl	8005008 <I2C_WaitOnBTFFlagUntilTimeout>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d00d      	beq.n	8004348 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004330:	2b04      	cmp	r3, #4
 8004332:	d107      	bne.n	8004344 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004342:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e016      	b.n	8004376 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004356:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2220      	movs	r2, #32
 800435c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004370:	2300      	movs	r3, #0
 8004372:	e000      	b.n	8004376 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004374:	2302      	movs	r3, #2
  }
}
 8004376:	4618      	mov	r0, r3
 8004378:	3718      	adds	r7, #24
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	00100002 	.word	0x00100002
 8004384:	ffff0000 	.word	0xffff0000

08004388 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b08c      	sub	sp, #48	@ 0x30
 800438c:	af02      	add	r7, sp, #8
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	4608      	mov	r0, r1
 8004392:	4611      	mov	r1, r2
 8004394:	461a      	mov	r2, r3
 8004396:	4603      	mov	r3, r0
 8004398:	817b      	strh	r3, [r7, #10]
 800439a:	460b      	mov	r3, r1
 800439c:	813b      	strh	r3, [r7, #8]
 800439e:	4613      	mov	r3, r2
 80043a0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80043a2:	f7fe feb1 	bl	8003108 <HAL_GetTick>
 80043a6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b20      	cmp	r3, #32
 80043b2:	f040 8214 	bne.w	80047de <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b8:	9300      	str	r3, [sp, #0]
 80043ba:	2319      	movs	r3, #25
 80043bc:	2201      	movs	r2, #1
 80043be:	497b      	ldr	r1, [pc, #492]	@ (80045ac <HAL_I2C_Mem_Read+0x224>)
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f000 fcbf 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80043cc:	2302      	movs	r3, #2
 80043ce:	e207      	b.n	80047e0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d101      	bne.n	80043de <HAL_I2C_Mem_Read+0x56>
 80043da:	2302      	movs	r3, #2
 80043dc:	e200      	b.n	80047e0 <HAL_I2C_Mem_Read+0x458>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2201      	movs	r2, #1
 80043e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d007      	beq.n	8004404 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f042 0201 	orr.w	r2, r2, #1
 8004402:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004412:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2222      	movs	r2, #34	@ 0x22
 8004418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2240      	movs	r2, #64	@ 0x40
 8004420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800442e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004434:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800443a:	b29a      	uxth	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	4a5b      	ldr	r2, [pc, #364]	@ (80045b0 <HAL_I2C_Mem_Read+0x228>)
 8004444:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004446:	88f8      	ldrh	r0, [r7, #6]
 8004448:	893a      	ldrh	r2, [r7, #8]
 800444a:	8979      	ldrh	r1, [r7, #10]
 800444c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444e:	9301      	str	r3, [sp, #4]
 8004450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004452:	9300      	str	r3, [sp, #0]
 8004454:	4603      	mov	r3, r0
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f000 fb8c 	bl	8004b74 <I2C_RequestMemoryRead>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d001      	beq.n	8004466 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e1bc      	b.n	80047e0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800446a:	2b00      	cmp	r3, #0
 800446c:	d113      	bne.n	8004496 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800446e:	2300      	movs	r3, #0
 8004470:	623b      	str	r3, [r7, #32]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	623b      	str	r3, [r7, #32]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	699b      	ldr	r3, [r3, #24]
 8004480:	623b      	str	r3, [r7, #32]
 8004482:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004492:	601a      	str	r2, [r3, #0]
 8004494:	e190      	b.n	80047b8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800449a:	2b01      	cmp	r3, #1
 800449c:	d11b      	bne.n	80044d6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044ae:	2300      	movs	r3, #0
 80044b0:	61fb      	str	r3, [r7, #28]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	61fb      	str	r3, [r7, #28]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	699b      	ldr	r3, [r3, #24]
 80044c0:	61fb      	str	r3, [r7, #28]
 80044c2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044d2:	601a      	str	r2, [r3, #0]
 80044d4:	e170      	b.n	80047b8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d11b      	bne.n	8004516 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044ec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044fe:	2300      	movs	r3, #0
 8004500:	61bb      	str	r3, [r7, #24]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	695b      	ldr	r3, [r3, #20]
 8004508:	61bb      	str	r3, [r7, #24]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	699b      	ldr	r3, [r3, #24]
 8004510:	61bb      	str	r3, [r7, #24]
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	e150      	b.n	80047b8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004516:	2300      	movs	r3, #0
 8004518:	617b      	str	r3, [r7, #20]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	617b      	str	r3, [r7, #20]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	699b      	ldr	r3, [r3, #24]
 8004528:	617b      	str	r3, [r7, #20]
 800452a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800452c:	e144      	b.n	80047b8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004532:	2b03      	cmp	r3, #3
 8004534:	f200 80f1 	bhi.w	800471a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800453c:	2b01      	cmp	r3, #1
 800453e:	d123      	bne.n	8004588 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004540:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004542:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004544:	68f8      	ldr	r0, [r7, #12]
 8004546:	f000 fda7 	bl	8005098 <I2C_WaitOnRXNEFlagUntilTimeout>
 800454a:	4603      	mov	r3, r0
 800454c:	2b00      	cmp	r3, #0
 800454e:	d001      	beq.n	8004554 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	e145      	b.n	80047e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	691a      	ldr	r2, [r3, #16]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455e:	b2d2      	uxtb	r2, r2
 8004560:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004566:	1c5a      	adds	r2, r3, #1
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004570:	3b01      	subs	r3, #1
 8004572:	b29a      	uxth	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800457c:	b29b      	uxth	r3, r3
 800457e:	3b01      	subs	r3, #1
 8004580:	b29a      	uxth	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004586:	e117      	b.n	80047b8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800458c:	2b02      	cmp	r3, #2
 800458e:	d14e      	bne.n	800462e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004592:	9300      	str	r3, [sp, #0]
 8004594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004596:	2200      	movs	r2, #0
 8004598:	4906      	ldr	r1, [pc, #24]	@ (80045b4 <HAL_I2C_Mem_Read+0x22c>)
 800459a:	68f8      	ldr	r0, [r7, #12]
 800459c:	f000 fbd2 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d008      	beq.n	80045b8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e11a      	b.n	80047e0 <HAL_I2C_Mem_Read+0x458>
 80045aa:	bf00      	nop
 80045ac:	00100002 	.word	0x00100002
 80045b0:	ffff0000 	.word	0xffff0000
 80045b4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	691a      	ldr	r2, [r3, #16]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d2:	b2d2      	uxtb	r2, r2
 80045d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045da:	1c5a      	adds	r2, r3, #1
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045e4:	3b01      	subs	r3, #1
 80045e6:	b29a      	uxth	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	3b01      	subs	r3, #1
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	691a      	ldr	r2, [r3, #16]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	b2d2      	uxtb	r2, r2
 8004606:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800460c:	1c5a      	adds	r2, r3, #1
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004616:	3b01      	subs	r3, #1
 8004618:	b29a      	uxth	r2, r3
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004622:	b29b      	uxth	r3, r3
 8004624:	3b01      	subs	r3, #1
 8004626:	b29a      	uxth	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800462c:	e0c4      	b.n	80047b8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800462e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004630:	9300      	str	r3, [sp, #0]
 8004632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004634:	2200      	movs	r2, #0
 8004636:	496c      	ldr	r1, [pc, #432]	@ (80047e8 <HAL_I2C_Mem_Read+0x460>)
 8004638:	68f8      	ldr	r0, [r7, #12]
 800463a:	f000 fb83 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d001      	beq.n	8004648 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e0cb      	b.n	80047e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004656:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	691a      	ldr	r2, [r3, #16]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004662:	b2d2      	uxtb	r2, r2
 8004664:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800466a:	1c5a      	adds	r2, r3, #1
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004674:	3b01      	subs	r3, #1
 8004676:	b29a      	uxth	r2, r3
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004680:	b29b      	uxth	r3, r3
 8004682:	3b01      	subs	r3, #1
 8004684:	b29a      	uxth	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800468a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468c:	9300      	str	r3, [sp, #0]
 800468e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004690:	2200      	movs	r2, #0
 8004692:	4955      	ldr	r1, [pc, #340]	@ (80047e8 <HAL_I2C_Mem_Read+0x460>)
 8004694:	68f8      	ldr	r0, [r7, #12]
 8004696:	f000 fb55 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d001      	beq.n	80046a4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e09d      	b.n	80047e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	691a      	ldr	r2, [r3, #16]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046be:	b2d2      	uxtb	r2, r2
 80046c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c6:	1c5a      	adds	r2, r3, #1
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046d0:	3b01      	subs	r3, #1
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046dc:	b29b      	uxth	r3, r3
 80046de:	3b01      	subs	r3, #1
 80046e0:	b29a      	uxth	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	691a      	ldr	r2, [r3, #16]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f0:	b2d2      	uxtb	r2, r2
 80046f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f8:	1c5a      	adds	r2, r3, #1
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004702:	3b01      	subs	r3, #1
 8004704:	b29a      	uxth	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800470e:	b29b      	uxth	r3, r3
 8004710:	3b01      	subs	r3, #1
 8004712:	b29a      	uxth	r2, r3
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004718:	e04e      	b.n	80047b8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800471a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800471c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f000 fcba 	bl	8005098 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d001      	beq.n	800472e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e058      	b.n	80047e0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	691a      	ldr	r2, [r3, #16]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004738:	b2d2      	uxtb	r2, r2
 800473a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004740:	1c5a      	adds	r2, r3, #1
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800474a:	3b01      	subs	r3, #1
 800474c:	b29a      	uxth	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004756:	b29b      	uxth	r3, r3
 8004758:	3b01      	subs	r3, #1
 800475a:	b29a      	uxth	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	f003 0304 	and.w	r3, r3, #4
 800476a:	2b04      	cmp	r3, #4
 800476c:	d124      	bne.n	80047b8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004772:	2b03      	cmp	r3, #3
 8004774:	d107      	bne.n	8004786 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004784:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	691a      	ldr	r2, [r3, #16]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004790:	b2d2      	uxtb	r2, r2
 8004792:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004798:	1c5a      	adds	r2, r3, #1
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047a2:	3b01      	subs	r3, #1
 80047a4:	b29a      	uxth	r2, r3
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	3b01      	subs	r3, #1
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f47f aeb6 	bne.w	800452e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2220      	movs	r2, #32
 80047c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80047da:	2300      	movs	r3, #0
 80047dc:	e000      	b.n	80047e0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80047de:	2302      	movs	r3, #2
  }
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3728      	adds	r7, #40	@ 0x28
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	00010004 	.word	0x00010004

080047ec <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b08a      	sub	sp, #40	@ 0x28
 80047f0:	af02      	add	r7, sp, #8
 80047f2:	60f8      	str	r0, [r7, #12]
 80047f4:	607a      	str	r2, [r7, #4]
 80047f6:	603b      	str	r3, [r7, #0]
 80047f8:	460b      	mov	r3, r1
 80047fa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80047fc:	f7fe fc84 	bl	8003108 <HAL_GetTick>
 8004800:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004802:	2300      	movs	r3, #0
 8004804:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800480c:	b2db      	uxtb	r3, r3
 800480e:	2b20      	cmp	r3, #32
 8004810:	f040 8111 	bne.w	8004a36 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	9300      	str	r3, [sp, #0]
 8004818:	2319      	movs	r3, #25
 800481a:	2201      	movs	r2, #1
 800481c:	4988      	ldr	r1, [pc, #544]	@ (8004a40 <HAL_I2C_IsDeviceReady+0x254>)
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f000 fa90 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800482a:	2302      	movs	r3, #2
 800482c:	e104      	b.n	8004a38 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004834:	2b01      	cmp	r3, #1
 8004836:	d101      	bne.n	800483c <HAL_I2C_IsDeviceReady+0x50>
 8004838:	2302      	movs	r3, #2
 800483a:	e0fd      	b.n	8004a38 <HAL_I2C_IsDeviceReady+0x24c>
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	2b01      	cmp	r3, #1
 8004850:	d007      	beq.n	8004862 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f042 0201 	orr.w	r2, r2, #1
 8004860:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004870:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2224      	movs	r2, #36	@ 0x24
 8004876:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4a70      	ldr	r2, [pc, #448]	@ (8004a44 <HAL_I2C_IsDeviceReady+0x258>)
 8004884:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004894:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	9300      	str	r3, [sp, #0]
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	2200      	movs	r2, #0
 800489e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048a2:	68f8      	ldr	r0, [r7, #12]
 80048a4:	f000 fa4e 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00d      	beq.n	80048ca <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048bc:	d103      	bne.n	80048c6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048c4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e0b6      	b.n	8004a38 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80048ca:	897b      	ldrh	r3, [r7, #10]
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	461a      	mov	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80048d8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80048da:	f7fe fc15 	bl	8003108 <HAL_GetTick>
 80048de:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	f003 0302 	and.w	r3, r3, #2
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	bf0c      	ite	eq
 80048ee:	2301      	moveq	r3, #1
 80048f0:	2300      	movne	r3, #0
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	695b      	ldr	r3, [r3, #20]
 80048fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004900:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004904:	bf0c      	ite	eq
 8004906:	2301      	moveq	r3, #1
 8004908:	2300      	movne	r3, #0
 800490a:	b2db      	uxtb	r3, r3
 800490c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800490e:	e025      	b.n	800495c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004910:	f7fe fbfa 	bl	8003108 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	429a      	cmp	r2, r3
 800491e:	d302      	bcc.n	8004926 <HAL_I2C_IsDeviceReady+0x13a>
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d103      	bne.n	800492e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	22a0      	movs	r2, #160	@ 0xa0
 800492a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	695b      	ldr	r3, [r3, #20]
 8004934:	f003 0302 	and.w	r3, r3, #2
 8004938:	2b02      	cmp	r3, #2
 800493a:	bf0c      	ite	eq
 800493c:	2301      	moveq	r3, #1
 800493e:	2300      	movne	r3, #0
 8004940:	b2db      	uxtb	r3, r3
 8004942:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800494e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004952:	bf0c      	ite	eq
 8004954:	2301      	moveq	r3, #1
 8004956:	2300      	movne	r3, #0
 8004958:	b2db      	uxtb	r3, r3
 800495a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2ba0      	cmp	r3, #160	@ 0xa0
 8004966:	d005      	beq.n	8004974 <HAL_I2C_IsDeviceReady+0x188>
 8004968:	7dfb      	ldrb	r3, [r7, #23]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d102      	bne.n	8004974 <HAL_I2C_IsDeviceReady+0x188>
 800496e:	7dbb      	ldrb	r3, [r7, #22]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d0cd      	beq.n	8004910 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2220      	movs	r2, #32
 8004978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	695b      	ldr	r3, [r3, #20]
 8004982:	f003 0302 	and.w	r3, r3, #2
 8004986:	2b02      	cmp	r3, #2
 8004988:	d129      	bne.n	80049de <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004998:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800499a:	2300      	movs	r3, #0
 800499c:	613b      	str	r3, [r7, #16]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	613b      	str	r3, [r7, #16]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	699b      	ldr	r3, [r3, #24]
 80049ac:	613b      	str	r3, [r7, #16]
 80049ae:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	9300      	str	r3, [sp, #0]
 80049b4:	2319      	movs	r3, #25
 80049b6:	2201      	movs	r2, #1
 80049b8:	4921      	ldr	r1, [pc, #132]	@ (8004a40 <HAL_I2C_IsDeviceReady+0x254>)
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	f000 f9c2 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e036      	b.n	8004a38 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2220      	movs	r2, #32
 80049ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80049da:	2300      	movs	r3, #0
 80049dc:	e02c      	b.n	8004a38 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049ec:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80049f6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	9300      	str	r3, [sp, #0]
 80049fc:	2319      	movs	r3, #25
 80049fe:	2201      	movs	r2, #1
 8004a00:	490f      	ldr	r1, [pc, #60]	@ (8004a40 <HAL_I2C_IsDeviceReady+0x254>)
 8004a02:	68f8      	ldr	r0, [r7, #12]
 8004a04:	f000 f99e 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d001      	beq.n	8004a12 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e012      	b.n	8004a38 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	3301      	adds	r3, #1
 8004a16:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004a18:	69ba      	ldr	r2, [r7, #24]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	f4ff af32 	bcc.w	8004886 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2220      	movs	r2, #32
 8004a26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e000      	b.n	8004a38 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004a36:	2302      	movs	r3, #2
  }
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3720      	adds	r7, #32
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	00100002 	.word	0x00100002
 8004a44:	ffff0000 	.word	0xffff0000

08004a48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b088      	sub	sp, #32
 8004a4c:	af02      	add	r7, sp, #8
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	4608      	mov	r0, r1
 8004a52:	4611      	mov	r1, r2
 8004a54:	461a      	mov	r2, r3
 8004a56:	4603      	mov	r3, r0
 8004a58:	817b      	strh	r3, [r7, #10]
 8004a5a:	460b      	mov	r3, r1
 8004a5c:	813b      	strh	r3, [r7, #8]
 8004a5e:	4613      	mov	r3, r2
 8004a60:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a74:	9300      	str	r3, [sp, #0]
 8004a76:	6a3b      	ldr	r3, [r7, #32]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f000 f960 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00d      	beq.n	8004aa6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a98:	d103      	bne.n	8004aa2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004aa0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e05f      	b.n	8004b66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004aa6:	897b      	ldrh	r3, [r7, #10]
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	461a      	mov	r2, r3
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004ab4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab8:	6a3a      	ldr	r2, [r7, #32]
 8004aba:	492d      	ldr	r1, [pc, #180]	@ (8004b70 <I2C_RequestMemoryWrite+0x128>)
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 f9bb 	bl	8004e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e04c      	b.n	8004b66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004acc:	2300      	movs	r3, #0
 8004ace:	617b      	str	r3, [r7, #20]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	695b      	ldr	r3, [r3, #20]
 8004ad6:	617b      	str	r3, [r7, #20]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	617b      	str	r3, [r7, #20]
 8004ae0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ae2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ae4:	6a39      	ldr	r1, [r7, #32]
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f000 fa46 	bl	8004f78 <I2C_WaitOnTXEFlagUntilTimeout>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00d      	beq.n	8004b0e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af6:	2b04      	cmp	r3, #4
 8004af8:	d107      	bne.n	8004b0a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e02b      	b.n	8004b66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b0e:	88fb      	ldrh	r3, [r7, #6]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d105      	bne.n	8004b20 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b14:	893b      	ldrh	r3, [r7, #8]
 8004b16:	b2da      	uxtb	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	611a      	str	r2, [r3, #16]
 8004b1e:	e021      	b.n	8004b64 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b20:	893b      	ldrh	r3, [r7, #8]
 8004b22:	0a1b      	lsrs	r3, r3, #8
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	b2da      	uxtb	r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b30:	6a39      	ldr	r1, [r7, #32]
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f000 fa20 	bl	8004f78 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00d      	beq.n	8004b5a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b42:	2b04      	cmp	r3, #4
 8004b44:	d107      	bne.n	8004b56 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e005      	b.n	8004b66 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b5a:	893b      	ldrh	r3, [r7, #8]
 8004b5c:	b2da      	uxtb	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3718      	adds	r7, #24
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	00010002 	.word	0x00010002

08004b74 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b088      	sub	sp, #32
 8004b78:	af02      	add	r7, sp, #8
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	4608      	mov	r0, r1
 8004b7e:	4611      	mov	r1, r2
 8004b80:	461a      	mov	r2, r3
 8004b82:	4603      	mov	r3, r0
 8004b84:	817b      	strh	r3, [r7, #10]
 8004b86:	460b      	mov	r3, r1
 8004b88:	813b      	strh	r3, [r7, #8]
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b9c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004bac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb0:	9300      	str	r3, [sp, #0]
 8004bb2:	6a3b      	ldr	r3, [r7, #32]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004bba:	68f8      	ldr	r0, [r7, #12]
 8004bbc:	f000 f8c2 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d00d      	beq.n	8004be2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bd4:	d103      	bne.n	8004bde <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004bdc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e0aa      	b.n	8004d38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004be2:	897b      	ldrh	r3, [r7, #10]
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	461a      	mov	r2, r3
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004bf0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf4:	6a3a      	ldr	r2, [r7, #32]
 8004bf6:	4952      	ldr	r1, [pc, #328]	@ (8004d40 <I2C_RequestMemoryRead+0x1cc>)
 8004bf8:	68f8      	ldr	r0, [r7, #12]
 8004bfa:	f000 f91d 	bl	8004e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d001      	beq.n	8004c08 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e097      	b.n	8004d38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c08:	2300      	movs	r3, #0
 8004c0a:	617b      	str	r3, [r7, #20]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	617b      	str	r3, [r7, #20]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	699b      	ldr	r3, [r3, #24]
 8004c1a:	617b      	str	r3, [r7, #20]
 8004c1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c20:	6a39      	ldr	r1, [r7, #32]
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f000 f9a8 	bl	8004f78 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00d      	beq.n	8004c4a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c32:	2b04      	cmp	r3, #4
 8004c34:	d107      	bne.n	8004c46 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e076      	b.n	8004d38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c4a:	88fb      	ldrh	r3, [r7, #6]
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d105      	bne.n	8004c5c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c50:	893b      	ldrh	r3, [r7, #8]
 8004c52:	b2da      	uxtb	r2, r3
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	611a      	str	r2, [r3, #16]
 8004c5a:	e021      	b.n	8004ca0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004c5c:	893b      	ldrh	r3, [r7, #8]
 8004c5e:	0a1b      	lsrs	r3, r3, #8
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	b2da      	uxtb	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c6c:	6a39      	ldr	r1, [r7, #32]
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f000 f982 	bl	8004f78 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00d      	beq.n	8004c96 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7e:	2b04      	cmp	r3, #4
 8004c80:	d107      	bne.n	8004c92 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e050      	b.n	8004d38 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c96:	893b      	ldrh	r3, [r7, #8]
 8004c98:	b2da      	uxtb	r2, r3
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ca0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ca2:	6a39      	ldr	r1, [r7, #32]
 8004ca4:	68f8      	ldr	r0, [r7, #12]
 8004ca6:	f000 f967 	bl	8004f78 <I2C_WaitOnTXEFlagUntilTimeout>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d00d      	beq.n	8004ccc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb4:	2b04      	cmp	r3, #4
 8004cb6:	d107      	bne.n	8004cc8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cc6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e035      	b.n	8004d38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cda:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cde:	9300      	str	r3, [sp, #0]
 8004ce0:	6a3b      	ldr	r3, [r7, #32]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f000 f82b 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d00d      	beq.n	8004d10 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d02:	d103      	bne.n	8004d0c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d0a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e013      	b.n	8004d38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004d10:	897b      	ldrh	r3, [r7, #10]
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	f043 0301 	orr.w	r3, r3, #1
 8004d18:	b2da      	uxtb	r2, r3
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d22:	6a3a      	ldr	r2, [r7, #32]
 8004d24:	4906      	ldr	r1, [pc, #24]	@ (8004d40 <I2C_RequestMemoryRead+0x1cc>)
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f000 f886 	bl	8004e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d001      	beq.n	8004d36 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e000      	b.n	8004d38 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3718      	adds	r7, #24
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	00010002 	.word	0x00010002

08004d44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b084      	sub	sp, #16
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	603b      	str	r3, [r7, #0]
 8004d50:	4613      	mov	r3, r2
 8004d52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d54:	e048      	b.n	8004de8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d5c:	d044      	beq.n	8004de8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d5e:	f7fe f9d3 	bl	8003108 <HAL_GetTick>
 8004d62:	4602      	mov	r2, r0
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	683a      	ldr	r2, [r7, #0]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d302      	bcc.n	8004d74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d139      	bne.n	8004de8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	0c1b      	lsrs	r3, r3, #16
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d10d      	bne.n	8004d9a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	695b      	ldr	r3, [r3, #20]
 8004d84:	43da      	mvns	r2, r3
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	4013      	ands	r3, r2
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	bf0c      	ite	eq
 8004d90:	2301      	moveq	r3, #1
 8004d92:	2300      	movne	r3, #0
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	461a      	mov	r2, r3
 8004d98:	e00c      	b.n	8004db4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	43da      	mvns	r2, r3
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	4013      	ands	r3, r2
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	bf0c      	ite	eq
 8004dac:	2301      	moveq	r3, #1
 8004dae:	2300      	movne	r3, #0
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	461a      	mov	r2, r3
 8004db4:	79fb      	ldrb	r3, [r7, #7]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d116      	bne.n	8004de8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2220      	movs	r2, #32
 8004dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd4:	f043 0220 	orr.w	r2, r3, #32
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2200      	movs	r2, #0
 8004de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e023      	b.n	8004e30 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	0c1b      	lsrs	r3, r3, #16
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d10d      	bne.n	8004e0e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	695b      	ldr	r3, [r3, #20]
 8004df8:	43da      	mvns	r2, r3
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	bf0c      	ite	eq
 8004e04:	2301      	moveq	r3, #1
 8004e06:	2300      	movne	r3, #0
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	e00c      	b.n	8004e28 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	699b      	ldr	r3, [r3, #24]
 8004e14:	43da      	mvns	r2, r3
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	4013      	ands	r3, r2
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	bf0c      	ite	eq
 8004e20:	2301      	moveq	r3, #1
 8004e22:	2300      	movne	r3, #0
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	461a      	mov	r2, r3
 8004e28:	79fb      	ldrb	r3, [r7, #7]
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d093      	beq.n	8004d56 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3710      	adds	r7, #16
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}

08004e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b084      	sub	sp, #16
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
 8004e44:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e46:	e071      	b.n	8004f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e56:	d123      	bne.n	8004ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e66:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e70:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2220      	movs	r2, #32
 8004e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8c:	f043 0204 	orr.w	r2, r3, #4
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e067      	b.n	8004f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea6:	d041      	beq.n	8004f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ea8:	f7fe f92e 	bl	8003108 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d302      	bcc.n	8004ebe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d136      	bne.n	8004f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	0c1b      	lsrs	r3, r3, #16
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d10c      	bne.n	8004ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	43da      	mvns	r2, r3
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	bf14      	ite	ne
 8004eda:	2301      	movne	r3, #1
 8004edc:	2300      	moveq	r3, #0
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	e00b      	b.n	8004efa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	699b      	ldr	r3, [r3, #24]
 8004ee8:	43da      	mvns	r2, r3
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	4013      	ands	r3, r2
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	bf14      	ite	ne
 8004ef4:	2301      	movne	r3, #1
 8004ef6:	2300      	moveq	r3, #0
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d016      	beq.n	8004f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2200      	movs	r2, #0
 8004f02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2220      	movs	r2, #32
 8004f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f18:	f043 0220 	orr.w	r2, r3, #32
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e021      	b.n	8004f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	0c1b      	lsrs	r3, r3, #16
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d10c      	bne.n	8004f50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	695b      	ldr	r3, [r3, #20]
 8004f3c:	43da      	mvns	r2, r3
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	4013      	ands	r3, r2
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	bf14      	ite	ne
 8004f48:	2301      	movne	r3, #1
 8004f4a:	2300      	moveq	r3, #0
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	e00b      	b.n	8004f68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	43da      	mvns	r2, r3
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	bf14      	ite	ne
 8004f62:	2301      	movne	r3, #1
 8004f64:	2300      	moveq	r3, #0
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f47f af6d 	bne.w	8004e48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004f6e:	2300      	movs	r3, #0
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3710      	adds	r7, #16
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f84:	e034      	b.n	8004ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f86:	68f8      	ldr	r0, [r7, #12]
 8004f88:	f000 f8e3 	bl	8005152 <I2C_IsAcknowledgeFailed>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d001      	beq.n	8004f96 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e034      	b.n	8005000 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f9c:	d028      	beq.n	8004ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f9e:	f7fe f8b3 	bl	8003108 <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	68ba      	ldr	r2, [r7, #8]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d302      	bcc.n	8004fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d11d      	bne.n	8004ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fbe:	2b80      	cmp	r3, #128	@ 0x80
 8004fc0:	d016      	beq.n	8004ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2220      	movs	r2, #32
 8004fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fdc:	f043 0220 	orr.w	r2, r3, #32
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e007      	b.n	8005000 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ffa:	2b80      	cmp	r3, #128	@ 0x80
 8004ffc:	d1c3      	bne.n	8004f86 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	3710      	adds	r7, #16
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005014:	e034      	b.n	8005080 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005016:	68f8      	ldr	r0, [r7, #12]
 8005018:	f000 f89b 	bl	8005152 <I2C_IsAcknowledgeFailed>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d001      	beq.n	8005026 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e034      	b.n	8005090 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800502c:	d028      	beq.n	8005080 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800502e:	f7fe f86b 	bl	8003108 <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	68ba      	ldr	r2, [r7, #8]
 800503a:	429a      	cmp	r2, r3
 800503c:	d302      	bcc.n	8005044 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d11d      	bne.n	8005080 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	f003 0304 	and.w	r3, r3, #4
 800504e:	2b04      	cmp	r3, #4
 8005050:	d016      	beq.n	8005080 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2220      	movs	r2, #32
 800505c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800506c:	f043 0220 	orr.w	r2, r3, #32
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2200      	movs	r2, #0
 8005078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	e007      	b.n	8005090 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	695b      	ldr	r3, [r3, #20]
 8005086:	f003 0304 	and.w	r3, r3, #4
 800508a:	2b04      	cmp	r3, #4
 800508c:	d1c3      	bne.n	8005016 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800508e:	2300      	movs	r3, #0
}
 8005090:	4618      	mov	r0, r3
 8005092:	3710      	adds	r7, #16
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80050a4:	e049      	b.n	800513a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	695b      	ldr	r3, [r3, #20]
 80050ac:	f003 0310 	and.w	r3, r3, #16
 80050b0:	2b10      	cmp	r3, #16
 80050b2:	d119      	bne.n	80050e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f06f 0210 	mvn.w	r2, #16
 80050bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2220      	movs	r2, #32
 80050c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e030      	b.n	800514a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050e8:	f7fe f80e 	bl	8003108 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	68ba      	ldr	r2, [r7, #8]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d302      	bcc.n	80050fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d11d      	bne.n	800513a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	695b      	ldr	r3, [r3, #20]
 8005104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005108:	2b40      	cmp	r3, #64	@ 0x40
 800510a:	d016      	beq.n	800513a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2220      	movs	r2, #32
 8005116:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005126:	f043 0220 	orr.w	r2, r3, #32
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2200      	movs	r2, #0
 8005132:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e007      	b.n	800514a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005144:	2b40      	cmp	r3, #64	@ 0x40
 8005146:	d1ae      	bne.n	80050a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3710      	adds	r7, #16
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}

08005152 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005152:	b480      	push	{r7}
 8005154:	b083      	sub	sp, #12
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	695b      	ldr	r3, [r3, #20]
 8005160:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005164:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005168:	d11b      	bne.n	80051a2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005172:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2220      	movs	r2, #32
 800517e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800518e:	f043 0204 	orr.w	r2, r3, #4
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e000      	b.n	80051a4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	2b20      	cmp	r3, #32
 80051c4:	d129      	bne.n	800521a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2224      	movs	r2, #36	@ 0x24
 80051ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f022 0201 	bic.w	r2, r2, #1
 80051dc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f022 0210 	bic.w	r2, r2, #16
 80051ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	683a      	ldr	r2, [r7, #0]
 80051fa:	430a      	orrs	r2, r1
 80051fc:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f042 0201 	orr.w	r2, r2, #1
 800520c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2220      	movs	r2, #32
 8005212:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005216:	2300      	movs	r3, #0
 8005218:	e000      	b.n	800521c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800521a:	2302      	movs	r3, #2
  }
}
 800521c:	4618      	mov	r0, r3
 800521e:	370c      	adds	r7, #12
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr

08005228 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005228:	b480      	push	{r7}
 800522a:	b085      	sub	sp, #20
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005232:	2300      	movs	r3, #0
 8005234:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800523c:	b2db      	uxtb	r3, r3
 800523e:	2b20      	cmp	r3, #32
 8005240:	d12a      	bne.n	8005298 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2224      	movs	r2, #36	@ 0x24
 8005246:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f022 0201 	bic.w	r2, r2, #1
 8005258:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005260:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005262:	89fb      	ldrh	r3, [r7, #14]
 8005264:	f023 030f 	bic.w	r3, r3, #15
 8005268:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	b29a      	uxth	r2, r3
 800526e:	89fb      	ldrh	r3, [r7, #14]
 8005270:	4313      	orrs	r3, r2
 8005272:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	89fa      	ldrh	r2, [r7, #14]
 800527a:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f042 0201 	orr.w	r2, r2, #1
 800528a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2220      	movs	r2, #32
 8005290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005294:	2300      	movs	r3, #0
 8005296:	e000      	b.n	800529a <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005298:	2302      	movs	r3, #2
  }
}
 800529a:	4618      	mov	r0, r3
 800529c:	3714      	adds	r7, #20
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr

080052a6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80052a6:	b580      	push	{r7, lr}
 80052a8:	b086      	sub	sp, #24
 80052aa:	af02      	add	r7, sp, #8
 80052ac:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d101      	bne.n	80052b8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e101      	b.n	80054bc <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d106      	bne.n	80052d8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f7fc fd70 	bl	8001db8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2203      	movs	r2, #3
 80052dc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80052e6:	d102      	bne.n	80052ee <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4618      	mov	r0, r3
 80052f4:	f002 fd96 	bl	8007e24 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6818      	ldr	r0, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	7c1a      	ldrb	r2, [r3, #16]
 8005300:	f88d 2000 	strb.w	r2, [sp]
 8005304:	3304      	adds	r3, #4
 8005306:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005308:	f002 fd28 	bl	8007d5c <USB_CoreInit>
 800530c:	4603      	mov	r3, r0
 800530e:	2b00      	cmp	r3, #0
 8005310:	d005      	beq.n	800531e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2202      	movs	r2, #2
 8005316:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e0ce      	b.n	80054bc <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2100      	movs	r1, #0
 8005324:	4618      	mov	r0, r3
 8005326:	f002 fd8e 	bl	8007e46 <USB_SetCurrentMode>
 800532a:	4603      	mov	r3, r0
 800532c:	2b00      	cmp	r3, #0
 800532e:	d005      	beq.n	800533c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2202      	movs	r2, #2
 8005334:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e0bf      	b.n	80054bc <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800533c:	2300      	movs	r3, #0
 800533e:	73fb      	strb	r3, [r7, #15]
 8005340:	e04a      	b.n	80053d8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005342:	7bfa      	ldrb	r2, [r7, #15]
 8005344:	6879      	ldr	r1, [r7, #4]
 8005346:	4613      	mov	r3, r2
 8005348:	00db      	lsls	r3, r3, #3
 800534a:	4413      	add	r3, r2
 800534c:	009b      	lsls	r3, r3, #2
 800534e:	440b      	add	r3, r1
 8005350:	3315      	adds	r3, #21
 8005352:	2201      	movs	r2, #1
 8005354:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005356:	7bfa      	ldrb	r2, [r7, #15]
 8005358:	6879      	ldr	r1, [r7, #4]
 800535a:	4613      	mov	r3, r2
 800535c:	00db      	lsls	r3, r3, #3
 800535e:	4413      	add	r3, r2
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	440b      	add	r3, r1
 8005364:	3314      	adds	r3, #20
 8005366:	7bfa      	ldrb	r2, [r7, #15]
 8005368:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800536a:	7bfa      	ldrb	r2, [r7, #15]
 800536c:	7bfb      	ldrb	r3, [r7, #15]
 800536e:	b298      	uxth	r0, r3
 8005370:	6879      	ldr	r1, [r7, #4]
 8005372:	4613      	mov	r3, r2
 8005374:	00db      	lsls	r3, r3, #3
 8005376:	4413      	add	r3, r2
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	440b      	add	r3, r1
 800537c:	332e      	adds	r3, #46	@ 0x2e
 800537e:	4602      	mov	r2, r0
 8005380:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005382:	7bfa      	ldrb	r2, [r7, #15]
 8005384:	6879      	ldr	r1, [r7, #4]
 8005386:	4613      	mov	r3, r2
 8005388:	00db      	lsls	r3, r3, #3
 800538a:	4413      	add	r3, r2
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	440b      	add	r3, r1
 8005390:	3318      	adds	r3, #24
 8005392:	2200      	movs	r2, #0
 8005394:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005396:	7bfa      	ldrb	r2, [r7, #15]
 8005398:	6879      	ldr	r1, [r7, #4]
 800539a:	4613      	mov	r3, r2
 800539c:	00db      	lsls	r3, r3, #3
 800539e:	4413      	add	r3, r2
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	440b      	add	r3, r1
 80053a4:	331c      	adds	r3, #28
 80053a6:	2200      	movs	r2, #0
 80053a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80053aa:	7bfa      	ldrb	r2, [r7, #15]
 80053ac:	6879      	ldr	r1, [r7, #4]
 80053ae:	4613      	mov	r3, r2
 80053b0:	00db      	lsls	r3, r3, #3
 80053b2:	4413      	add	r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	440b      	add	r3, r1
 80053b8:	3320      	adds	r3, #32
 80053ba:	2200      	movs	r2, #0
 80053bc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80053be:	7bfa      	ldrb	r2, [r7, #15]
 80053c0:	6879      	ldr	r1, [r7, #4]
 80053c2:	4613      	mov	r3, r2
 80053c4:	00db      	lsls	r3, r3, #3
 80053c6:	4413      	add	r3, r2
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	440b      	add	r3, r1
 80053cc:	3324      	adds	r3, #36	@ 0x24
 80053ce:	2200      	movs	r2, #0
 80053d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80053d2:	7bfb      	ldrb	r3, [r7, #15]
 80053d4:	3301      	adds	r3, #1
 80053d6:	73fb      	strb	r3, [r7, #15]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	791b      	ldrb	r3, [r3, #4]
 80053dc:	7bfa      	ldrb	r2, [r7, #15]
 80053de:	429a      	cmp	r2, r3
 80053e0:	d3af      	bcc.n	8005342 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80053e2:	2300      	movs	r3, #0
 80053e4:	73fb      	strb	r3, [r7, #15]
 80053e6:	e044      	b.n	8005472 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80053e8:	7bfa      	ldrb	r2, [r7, #15]
 80053ea:	6879      	ldr	r1, [r7, #4]
 80053ec:	4613      	mov	r3, r2
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	4413      	add	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	440b      	add	r3, r1
 80053f6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80053fa:	2200      	movs	r2, #0
 80053fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80053fe:	7bfa      	ldrb	r2, [r7, #15]
 8005400:	6879      	ldr	r1, [r7, #4]
 8005402:	4613      	mov	r3, r2
 8005404:	00db      	lsls	r3, r3, #3
 8005406:	4413      	add	r3, r2
 8005408:	009b      	lsls	r3, r3, #2
 800540a:	440b      	add	r3, r1
 800540c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005410:	7bfa      	ldrb	r2, [r7, #15]
 8005412:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005414:	7bfa      	ldrb	r2, [r7, #15]
 8005416:	6879      	ldr	r1, [r7, #4]
 8005418:	4613      	mov	r3, r2
 800541a:	00db      	lsls	r3, r3, #3
 800541c:	4413      	add	r3, r2
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	440b      	add	r3, r1
 8005422:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005426:	2200      	movs	r2, #0
 8005428:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800542a:	7bfa      	ldrb	r2, [r7, #15]
 800542c:	6879      	ldr	r1, [r7, #4]
 800542e:	4613      	mov	r3, r2
 8005430:	00db      	lsls	r3, r3, #3
 8005432:	4413      	add	r3, r2
 8005434:	009b      	lsls	r3, r3, #2
 8005436:	440b      	add	r3, r1
 8005438:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800543c:	2200      	movs	r2, #0
 800543e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005440:	7bfa      	ldrb	r2, [r7, #15]
 8005442:	6879      	ldr	r1, [r7, #4]
 8005444:	4613      	mov	r3, r2
 8005446:	00db      	lsls	r3, r3, #3
 8005448:	4413      	add	r3, r2
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	440b      	add	r3, r1
 800544e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005452:	2200      	movs	r2, #0
 8005454:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005456:	7bfa      	ldrb	r2, [r7, #15]
 8005458:	6879      	ldr	r1, [r7, #4]
 800545a:	4613      	mov	r3, r2
 800545c:	00db      	lsls	r3, r3, #3
 800545e:	4413      	add	r3, r2
 8005460:	009b      	lsls	r3, r3, #2
 8005462:	440b      	add	r3, r1
 8005464:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005468:	2200      	movs	r2, #0
 800546a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800546c:	7bfb      	ldrb	r3, [r7, #15]
 800546e:	3301      	adds	r3, #1
 8005470:	73fb      	strb	r3, [r7, #15]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	791b      	ldrb	r3, [r3, #4]
 8005476:	7bfa      	ldrb	r2, [r7, #15]
 8005478:	429a      	cmp	r2, r3
 800547a:	d3b5      	bcc.n	80053e8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6818      	ldr	r0, [r3, #0]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	7c1a      	ldrb	r2, [r3, #16]
 8005484:	f88d 2000 	strb.w	r2, [sp]
 8005488:	3304      	adds	r3, #4
 800548a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800548c:	f002 fd28 	bl	8007ee0 <USB_DevInit>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d005      	beq.n	80054a2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2202      	movs	r2, #2
 800549a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e00c      	b.n	80054bc <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4618      	mov	r0, r3
 80054b6:	f002 fef0 	bl	800829a <USB_DevDisconnect>

  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3710      	adds	r7, #16
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d101      	bne.n	80054d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e267      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0301 	and.w	r3, r3, #1
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d075      	beq.n	80055ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80054e2:	4b88      	ldr	r3, [pc, #544]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f003 030c 	and.w	r3, r3, #12
 80054ea:	2b04      	cmp	r3, #4
 80054ec:	d00c      	beq.n	8005508 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054ee:	4b85      	ldr	r3, [pc, #532]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80054f6:	2b08      	cmp	r3, #8
 80054f8:	d112      	bne.n	8005520 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054fa:	4b82      	ldr	r3, [pc, #520]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005502:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005506:	d10b      	bne.n	8005520 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005508:	4b7e      	ldr	r3, [pc, #504]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d05b      	beq.n	80055cc <HAL_RCC_OscConfig+0x108>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d157      	bne.n	80055cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	e242      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005528:	d106      	bne.n	8005538 <HAL_RCC_OscConfig+0x74>
 800552a:	4b76      	ldr	r3, [pc, #472]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a75      	ldr	r2, [pc, #468]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005530:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005534:	6013      	str	r3, [r2, #0]
 8005536:	e01d      	b.n	8005574 <HAL_RCC_OscConfig+0xb0>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005540:	d10c      	bne.n	800555c <HAL_RCC_OscConfig+0x98>
 8005542:	4b70      	ldr	r3, [pc, #448]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a6f      	ldr	r2, [pc, #444]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005548:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800554c:	6013      	str	r3, [r2, #0]
 800554e:	4b6d      	ldr	r3, [pc, #436]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a6c      	ldr	r2, [pc, #432]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005554:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005558:	6013      	str	r3, [r2, #0]
 800555a:	e00b      	b.n	8005574 <HAL_RCC_OscConfig+0xb0>
 800555c:	4b69      	ldr	r3, [pc, #420]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a68      	ldr	r2, [pc, #416]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005562:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005566:	6013      	str	r3, [r2, #0]
 8005568:	4b66      	ldr	r3, [pc, #408]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a65      	ldr	r2, [pc, #404]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 800556e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005572:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d013      	beq.n	80055a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800557c:	f7fd fdc4 	bl	8003108 <HAL_GetTick>
 8005580:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005582:	e008      	b.n	8005596 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005584:	f7fd fdc0 	bl	8003108 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	2b64      	cmp	r3, #100	@ 0x64
 8005590:	d901      	bls.n	8005596 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e207      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005596:	4b5b      	ldr	r3, [pc, #364]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d0f0      	beq.n	8005584 <HAL_RCC_OscConfig+0xc0>
 80055a2:	e014      	b.n	80055ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055a4:	f7fd fdb0 	bl	8003108 <HAL_GetTick>
 80055a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055aa:	e008      	b.n	80055be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055ac:	f7fd fdac 	bl	8003108 <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	2b64      	cmp	r3, #100	@ 0x64
 80055b8:	d901      	bls.n	80055be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e1f3      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055be:	4b51      	ldr	r3, [pc, #324]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d1f0      	bne.n	80055ac <HAL_RCC_OscConfig+0xe8>
 80055ca:	e000      	b.n	80055ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f003 0302 	and.w	r3, r3, #2
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d063      	beq.n	80056a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80055da:	4b4a      	ldr	r3, [pc, #296]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f003 030c 	and.w	r3, r3, #12
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00b      	beq.n	80055fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055e6:	4b47      	ldr	r3, [pc, #284]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80055ee:	2b08      	cmp	r3, #8
 80055f0:	d11c      	bne.n	800562c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055f2:	4b44      	ldr	r3, [pc, #272]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d116      	bne.n	800562c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055fe:	4b41      	ldr	r3, [pc, #260]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 0302 	and.w	r3, r3, #2
 8005606:	2b00      	cmp	r3, #0
 8005608:	d005      	beq.n	8005616 <HAL_RCC_OscConfig+0x152>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	2b01      	cmp	r3, #1
 8005610:	d001      	beq.n	8005616 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e1c7      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005616:	4b3b      	ldr	r3, [pc, #236]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	00db      	lsls	r3, r3, #3
 8005624:	4937      	ldr	r1, [pc, #220]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005626:	4313      	orrs	r3, r2
 8005628:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800562a:	e03a      	b.n	80056a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d020      	beq.n	8005676 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005634:	4b34      	ldr	r3, [pc, #208]	@ (8005708 <HAL_RCC_OscConfig+0x244>)
 8005636:	2201      	movs	r2, #1
 8005638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800563a:	f7fd fd65 	bl	8003108 <HAL_GetTick>
 800563e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005640:	e008      	b.n	8005654 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005642:	f7fd fd61 	bl	8003108 <HAL_GetTick>
 8005646:	4602      	mov	r2, r0
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	2b02      	cmp	r3, #2
 800564e:	d901      	bls.n	8005654 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e1a8      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005654:	4b2b      	ldr	r3, [pc, #172]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0302 	and.w	r3, r3, #2
 800565c:	2b00      	cmp	r3, #0
 800565e:	d0f0      	beq.n	8005642 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005660:	4b28      	ldr	r3, [pc, #160]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	691b      	ldr	r3, [r3, #16]
 800566c:	00db      	lsls	r3, r3, #3
 800566e:	4925      	ldr	r1, [pc, #148]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005670:	4313      	orrs	r3, r2
 8005672:	600b      	str	r3, [r1, #0]
 8005674:	e015      	b.n	80056a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005676:	4b24      	ldr	r3, [pc, #144]	@ (8005708 <HAL_RCC_OscConfig+0x244>)
 8005678:	2200      	movs	r2, #0
 800567a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800567c:	f7fd fd44 	bl	8003108 <HAL_GetTick>
 8005680:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005682:	e008      	b.n	8005696 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005684:	f7fd fd40 	bl	8003108 <HAL_GetTick>
 8005688:	4602      	mov	r2, r0
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	2b02      	cmp	r3, #2
 8005690:	d901      	bls.n	8005696 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005692:	2303      	movs	r3, #3
 8005694:	e187      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005696:	4b1b      	ldr	r3, [pc, #108]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0302 	and.w	r3, r3, #2
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1f0      	bne.n	8005684 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0308 	and.w	r3, r3, #8
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d036      	beq.n	800571c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d016      	beq.n	80056e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056b6:	4b15      	ldr	r3, [pc, #84]	@ (800570c <HAL_RCC_OscConfig+0x248>)
 80056b8:	2201      	movs	r2, #1
 80056ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056bc:	f7fd fd24 	bl	8003108 <HAL_GetTick>
 80056c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056c2:	e008      	b.n	80056d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056c4:	f7fd fd20 	bl	8003108 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d901      	bls.n	80056d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e167      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005704 <HAL_RCC_OscConfig+0x240>)
 80056d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d0f0      	beq.n	80056c4 <HAL_RCC_OscConfig+0x200>
 80056e2:	e01b      	b.n	800571c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056e4:	4b09      	ldr	r3, [pc, #36]	@ (800570c <HAL_RCC_OscConfig+0x248>)
 80056e6:	2200      	movs	r2, #0
 80056e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056ea:	f7fd fd0d 	bl	8003108 <HAL_GetTick>
 80056ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056f0:	e00e      	b.n	8005710 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056f2:	f7fd fd09 	bl	8003108 <HAL_GetTick>
 80056f6:	4602      	mov	r2, r0
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	2b02      	cmp	r3, #2
 80056fe:	d907      	bls.n	8005710 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005700:	2303      	movs	r3, #3
 8005702:	e150      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
 8005704:	40023800 	.word	0x40023800
 8005708:	42470000 	.word	0x42470000
 800570c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005710:	4b88      	ldr	r3, [pc, #544]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 8005712:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005714:	f003 0302 	and.w	r3, r3, #2
 8005718:	2b00      	cmp	r3, #0
 800571a:	d1ea      	bne.n	80056f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0304 	and.w	r3, r3, #4
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 8097 	beq.w	8005858 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800572a:	2300      	movs	r3, #0
 800572c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800572e:	4b81      	ldr	r3, [pc, #516]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 8005730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005736:	2b00      	cmp	r3, #0
 8005738:	d10f      	bne.n	800575a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800573a:	2300      	movs	r3, #0
 800573c:	60bb      	str	r3, [r7, #8]
 800573e:	4b7d      	ldr	r3, [pc, #500]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 8005740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005742:	4a7c      	ldr	r2, [pc, #496]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 8005744:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005748:	6413      	str	r3, [r2, #64]	@ 0x40
 800574a:	4b7a      	ldr	r3, [pc, #488]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 800574c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800574e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005752:	60bb      	str	r3, [r7, #8]
 8005754:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005756:	2301      	movs	r3, #1
 8005758:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800575a:	4b77      	ldr	r3, [pc, #476]	@ (8005938 <HAL_RCC_OscConfig+0x474>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005762:	2b00      	cmp	r3, #0
 8005764:	d118      	bne.n	8005798 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005766:	4b74      	ldr	r3, [pc, #464]	@ (8005938 <HAL_RCC_OscConfig+0x474>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a73      	ldr	r2, [pc, #460]	@ (8005938 <HAL_RCC_OscConfig+0x474>)
 800576c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005770:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005772:	f7fd fcc9 	bl	8003108 <HAL_GetTick>
 8005776:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005778:	e008      	b.n	800578c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800577a:	f7fd fcc5 	bl	8003108 <HAL_GetTick>
 800577e:	4602      	mov	r2, r0
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	1ad3      	subs	r3, r2, r3
 8005784:	2b02      	cmp	r3, #2
 8005786:	d901      	bls.n	800578c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005788:	2303      	movs	r3, #3
 800578a:	e10c      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800578c:	4b6a      	ldr	r3, [pc, #424]	@ (8005938 <HAL_RCC_OscConfig+0x474>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005794:	2b00      	cmp	r3, #0
 8005796:	d0f0      	beq.n	800577a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	2b01      	cmp	r3, #1
 800579e:	d106      	bne.n	80057ae <HAL_RCC_OscConfig+0x2ea>
 80057a0:	4b64      	ldr	r3, [pc, #400]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 80057a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057a4:	4a63      	ldr	r2, [pc, #396]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 80057a6:	f043 0301 	orr.w	r3, r3, #1
 80057aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80057ac:	e01c      	b.n	80057e8 <HAL_RCC_OscConfig+0x324>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	2b05      	cmp	r3, #5
 80057b4:	d10c      	bne.n	80057d0 <HAL_RCC_OscConfig+0x30c>
 80057b6:	4b5f      	ldr	r3, [pc, #380]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 80057b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057ba:	4a5e      	ldr	r2, [pc, #376]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 80057bc:	f043 0304 	orr.w	r3, r3, #4
 80057c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80057c2:	4b5c      	ldr	r3, [pc, #368]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 80057c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057c6:	4a5b      	ldr	r2, [pc, #364]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 80057c8:	f043 0301 	orr.w	r3, r3, #1
 80057cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80057ce:	e00b      	b.n	80057e8 <HAL_RCC_OscConfig+0x324>
 80057d0:	4b58      	ldr	r3, [pc, #352]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 80057d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057d4:	4a57      	ldr	r2, [pc, #348]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 80057d6:	f023 0301 	bic.w	r3, r3, #1
 80057da:	6713      	str	r3, [r2, #112]	@ 0x70
 80057dc:	4b55      	ldr	r3, [pc, #340]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 80057de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057e0:	4a54      	ldr	r2, [pc, #336]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 80057e2:	f023 0304 	bic.w	r3, r3, #4
 80057e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d015      	beq.n	800581c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057f0:	f7fd fc8a 	bl	8003108 <HAL_GetTick>
 80057f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057f6:	e00a      	b.n	800580e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057f8:	f7fd fc86 	bl	8003108 <HAL_GetTick>
 80057fc:	4602      	mov	r2, r0
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005806:	4293      	cmp	r3, r2
 8005808:	d901      	bls.n	800580e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e0cb      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800580e:	4b49      	ldr	r3, [pc, #292]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 8005810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005812:	f003 0302 	and.w	r3, r3, #2
 8005816:	2b00      	cmp	r3, #0
 8005818:	d0ee      	beq.n	80057f8 <HAL_RCC_OscConfig+0x334>
 800581a:	e014      	b.n	8005846 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800581c:	f7fd fc74 	bl	8003108 <HAL_GetTick>
 8005820:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005822:	e00a      	b.n	800583a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005824:	f7fd fc70 	bl	8003108 <HAL_GetTick>
 8005828:	4602      	mov	r2, r0
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	1ad3      	subs	r3, r2, r3
 800582e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005832:	4293      	cmp	r3, r2
 8005834:	d901      	bls.n	800583a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005836:	2303      	movs	r3, #3
 8005838:	e0b5      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800583a:	4b3e      	ldr	r3, [pc, #248]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 800583c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800583e:	f003 0302 	and.w	r3, r3, #2
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1ee      	bne.n	8005824 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005846:	7dfb      	ldrb	r3, [r7, #23]
 8005848:	2b01      	cmp	r3, #1
 800584a:	d105      	bne.n	8005858 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800584c:	4b39      	ldr	r3, [pc, #228]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 800584e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005850:	4a38      	ldr	r2, [pc, #224]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 8005852:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005856:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	699b      	ldr	r3, [r3, #24]
 800585c:	2b00      	cmp	r3, #0
 800585e:	f000 80a1 	beq.w	80059a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005862:	4b34      	ldr	r3, [pc, #208]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	f003 030c 	and.w	r3, r3, #12
 800586a:	2b08      	cmp	r3, #8
 800586c:	d05c      	beq.n	8005928 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	699b      	ldr	r3, [r3, #24]
 8005872:	2b02      	cmp	r3, #2
 8005874:	d141      	bne.n	80058fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005876:	4b31      	ldr	r3, [pc, #196]	@ (800593c <HAL_RCC_OscConfig+0x478>)
 8005878:	2200      	movs	r2, #0
 800587a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800587c:	f7fd fc44 	bl	8003108 <HAL_GetTick>
 8005880:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005882:	e008      	b.n	8005896 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005884:	f7fd fc40 	bl	8003108 <HAL_GetTick>
 8005888:	4602      	mov	r2, r0
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	2b02      	cmp	r3, #2
 8005890:	d901      	bls.n	8005896 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005892:	2303      	movs	r3, #3
 8005894:	e087      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005896:	4b27      	ldr	r3, [pc, #156]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d1f0      	bne.n	8005884 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	69da      	ldr	r2, [r3, #28]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a1b      	ldr	r3, [r3, #32]
 80058aa:	431a      	orrs	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b0:	019b      	lsls	r3, r3, #6
 80058b2:	431a      	orrs	r2, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b8:	085b      	lsrs	r3, r3, #1
 80058ba:	3b01      	subs	r3, #1
 80058bc:	041b      	lsls	r3, r3, #16
 80058be:	431a      	orrs	r2, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c4:	061b      	lsls	r3, r3, #24
 80058c6:	491b      	ldr	r1, [pc, #108]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 80058c8:	4313      	orrs	r3, r2
 80058ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058cc:	4b1b      	ldr	r3, [pc, #108]	@ (800593c <HAL_RCC_OscConfig+0x478>)
 80058ce:	2201      	movs	r2, #1
 80058d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058d2:	f7fd fc19 	bl	8003108 <HAL_GetTick>
 80058d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058d8:	e008      	b.n	80058ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058da:	f7fd fc15 	bl	8003108 <HAL_GetTick>
 80058de:	4602      	mov	r2, r0
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	1ad3      	subs	r3, r2, r3
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d901      	bls.n	80058ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80058e8:	2303      	movs	r3, #3
 80058ea:	e05c      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058ec:	4b11      	ldr	r3, [pc, #68]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d0f0      	beq.n	80058da <HAL_RCC_OscConfig+0x416>
 80058f8:	e054      	b.n	80059a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058fa:	4b10      	ldr	r3, [pc, #64]	@ (800593c <HAL_RCC_OscConfig+0x478>)
 80058fc:	2200      	movs	r2, #0
 80058fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005900:	f7fd fc02 	bl	8003108 <HAL_GetTick>
 8005904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005906:	e008      	b.n	800591a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005908:	f7fd fbfe 	bl	8003108 <HAL_GetTick>
 800590c:	4602      	mov	r2, r0
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	2b02      	cmp	r3, #2
 8005914:	d901      	bls.n	800591a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005916:	2303      	movs	r3, #3
 8005918:	e045      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800591a:	4b06      	ldr	r3, [pc, #24]	@ (8005934 <HAL_RCC_OscConfig+0x470>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005922:	2b00      	cmp	r3, #0
 8005924:	d1f0      	bne.n	8005908 <HAL_RCC_OscConfig+0x444>
 8005926:	e03d      	b.n	80059a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	699b      	ldr	r3, [r3, #24]
 800592c:	2b01      	cmp	r3, #1
 800592e:	d107      	bne.n	8005940 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e038      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
 8005934:	40023800 	.word	0x40023800
 8005938:	40007000 	.word	0x40007000
 800593c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005940:	4b1b      	ldr	r3, [pc, #108]	@ (80059b0 <HAL_RCC_OscConfig+0x4ec>)
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	2b01      	cmp	r3, #1
 800594c:	d028      	beq.n	80059a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005958:	429a      	cmp	r2, r3
 800595a:	d121      	bne.n	80059a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005966:	429a      	cmp	r2, r3
 8005968:	d11a      	bne.n	80059a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800596a:	68fa      	ldr	r2, [r7, #12]
 800596c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005970:	4013      	ands	r3, r2
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005976:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005978:	4293      	cmp	r3, r2
 800597a:	d111      	bne.n	80059a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005986:	085b      	lsrs	r3, r3, #1
 8005988:	3b01      	subs	r3, #1
 800598a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800598c:	429a      	cmp	r2, r3
 800598e:	d107      	bne.n	80059a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800599a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800599c:	429a      	cmp	r2, r3
 800599e:	d001      	beq.n	80059a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e000      	b.n	80059a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3718      	adds	r7, #24
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
 80059ae:	bf00      	nop
 80059b0:	40023800 	.word	0x40023800

080059b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d101      	bne.n	80059c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	e0cc      	b.n	8005b62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80059c8:	4b68      	ldr	r3, [pc, #416]	@ (8005b6c <HAL_RCC_ClockConfig+0x1b8>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 030f 	and.w	r3, r3, #15
 80059d0:	683a      	ldr	r2, [r7, #0]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d90c      	bls.n	80059f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059d6:	4b65      	ldr	r3, [pc, #404]	@ (8005b6c <HAL_RCC_ClockConfig+0x1b8>)
 80059d8:	683a      	ldr	r2, [r7, #0]
 80059da:	b2d2      	uxtb	r2, r2
 80059dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059de:	4b63      	ldr	r3, [pc, #396]	@ (8005b6c <HAL_RCC_ClockConfig+0x1b8>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 030f 	and.w	r3, r3, #15
 80059e6:	683a      	ldr	r2, [r7, #0]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d001      	beq.n	80059f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e0b8      	b.n	8005b62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0302 	and.w	r3, r3, #2
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d020      	beq.n	8005a3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 0304 	and.w	r3, r3, #4
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d005      	beq.n	8005a14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a08:	4b59      	ldr	r3, [pc, #356]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	4a58      	ldr	r2, [pc, #352]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005a0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005a12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0308 	and.w	r3, r3, #8
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d005      	beq.n	8005a2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a20:	4b53      	ldr	r3, [pc, #332]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	4a52      	ldr	r2, [pc, #328]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005a26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005a2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a2c:	4b50      	ldr	r3, [pc, #320]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	494d      	ldr	r1, [pc, #308]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f003 0301 	and.w	r3, r3, #1
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d044      	beq.n	8005ad4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d107      	bne.n	8005a62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a52:	4b47      	ldr	r3, [pc, #284]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d119      	bne.n	8005a92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e07f      	b.n	8005b62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d003      	beq.n	8005a72 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a6e:	2b03      	cmp	r3, #3
 8005a70:	d107      	bne.n	8005a82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a72:	4b3f      	ldr	r3, [pc, #252]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d109      	bne.n	8005a92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e06f      	b.n	8005b62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a82:	4b3b      	ldr	r3, [pc, #236]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 0302 	and.w	r3, r3, #2
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d101      	bne.n	8005a92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e067      	b.n	8005b62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a92:	4b37      	ldr	r3, [pc, #220]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	f023 0203 	bic.w	r2, r3, #3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	4934      	ldr	r1, [pc, #208]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005aa4:	f7fd fb30 	bl	8003108 <HAL_GetTick>
 8005aa8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005aaa:	e00a      	b.n	8005ac2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005aac:	f7fd fb2c 	bl	8003108 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d901      	bls.n	8005ac2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	e04f      	b.n	8005b62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ac2:	4b2b      	ldr	r3, [pc, #172]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f003 020c 	and.w	r2, r3, #12
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	009b      	lsls	r3, r3, #2
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d1eb      	bne.n	8005aac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ad4:	4b25      	ldr	r3, [pc, #148]	@ (8005b6c <HAL_RCC_ClockConfig+0x1b8>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 030f 	and.w	r3, r3, #15
 8005adc:	683a      	ldr	r2, [r7, #0]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d20c      	bcs.n	8005afc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ae2:	4b22      	ldr	r3, [pc, #136]	@ (8005b6c <HAL_RCC_ClockConfig+0x1b8>)
 8005ae4:	683a      	ldr	r2, [r7, #0]
 8005ae6:	b2d2      	uxtb	r2, r2
 8005ae8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005aea:	4b20      	ldr	r3, [pc, #128]	@ (8005b6c <HAL_RCC_ClockConfig+0x1b8>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 030f 	and.w	r3, r3, #15
 8005af2:	683a      	ldr	r2, [r7, #0]
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d001      	beq.n	8005afc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e032      	b.n	8005b62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 0304 	and.w	r3, r3, #4
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d008      	beq.n	8005b1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b08:	4b19      	ldr	r3, [pc, #100]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	4916      	ldr	r1, [pc, #88]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0308 	and.w	r3, r3, #8
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d009      	beq.n	8005b3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b26:	4b12      	ldr	r3, [pc, #72]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	00db      	lsls	r3, r3, #3
 8005b34:	490e      	ldr	r1, [pc, #56]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005b36:	4313      	orrs	r3, r2
 8005b38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005b3a:	f000 f821 	bl	8005b80 <HAL_RCC_GetSysClockFreq>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	4b0b      	ldr	r3, [pc, #44]	@ (8005b70 <HAL_RCC_ClockConfig+0x1bc>)
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	091b      	lsrs	r3, r3, #4
 8005b46:	f003 030f 	and.w	r3, r3, #15
 8005b4a:	490a      	ldr	r1, [pc, #40]	@ (8005b74 <HAL_RCC_ClockConfig+0x1c0>)
 8005b4c:	5ccb      	ldrb	r3, [r1, r3]
 8005b4e:	fa22 f303 	lsr.w	r3, r2, r3
 8005b52:	4a09      	ldr	r2, [pc, #36]	@ (8005b78 <HAL_RCC_ClockConfig+0x1c4>)
 8005b54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005b56:	4b09      	ldr	r3, [pc, #36]	@ (8005b7c <HAL_RCC_ClockConfig+0x1c8>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f7fd fa90 	bl	8003080 <HAL_InitTick>

  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3710      	adds	r7, #16
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	40023c00 	.word	0x40023c00
 8005b70:	40023800 	.word	0x40023800
 8005b74:	0800bfa8 	.word	0x0800bfa8
 8005b78:	20000048 	.word	0x20000048
 8005b7c:	2000004c 	.word	0x2000004c

08005b80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b84:	b094      	sub	sp, #80	@ 0x50
 8005b86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005b90:	2300      	movs	r3, #0
 8005b92:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005b94:	2300      	movs	r3, #0
 8005b96:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b98:	4b79      	ldr	r3, [pc, #484]	@ (8005d80 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	f003 030c 	and.w	r3, r3, #12
 8005ba0:	2b08      	cmp	r3, #8
 8005ba2:	d00d      	beq.n	8005bc0 <HAL_RCC_GetSysClockFreq+0x40>
 8005ba4:	2b08      	cmp	r3, #8
 8005ba6:	f200 80e1 	bhi.w	8005d6c <HAL_RCC_GetSysClockFreq+0x1ec>
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d002      	beq.n	8005bb4 <HAL_RCC_GetSysClockFreq+0x34>
 8005bae:	2b04      	cmp	r3, #4
 8005bb0:	d003      	beq.n	8005bba <HAL_RCC_GetSysClockFreq+0x3a>
 8005bb2:	e0db      	b.n	8005d6c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005bb4:	4b73      	ldr	r3, [pc, #460]	@ (8005d84 <HAL_RCC_GetSysClockFreq+0x204>)
 8005bb6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bb8:	e0db      	b.n	8005d72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005bba:	4b73      	ldr	r3, [pc, #460]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x208>)
 8005bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bbe:	e0d8      	b.n	8005d72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005bc0:	4b6f      	ldr	r3, [pc, #444]	@ (8005d80 <HAL_RCC_GetSysClockFreq+0x200>)
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bc8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005bca:	4b6d      	ldr	r3, [pc, #436]	@ (8005d80 <HAL_RCC_GetSysClockFreq+0x200>)
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d063      	beq.n	8005c9e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bd6:	4b6a      	ldr	r3, [pc, #424]	@ (8005d80 <HAL_RCC_GetSysClockFreq+0x200>)
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	099b      	lsrs	r3, r3, #6
 8005bdc:	2200      	movs	r2, #0
 8005bde:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005be0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005be4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005be8:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bea:	2300      	movs	r3, #0
 8005bec:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005bf2:	4622      	mov	r2, r4
 8005bf4:	462b      	mov	r3, r5
 8005bf6:	f04f 0000 	mov.w	r0, #0
 8005bfa:	f04f 0100 	mov.w	r1, #0
 8005bfe:	0159      	lsls	r1, r3, #5
 8005c00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c04:	0150      	lsls	r0, r2, #5
 8005c06:	4602      	mov	r2, r0
 8005c08:	460b      	mov	r3, r1
 8005c0a:	4621      	mov	r1, r4
 8005c0c:	1a51      	subs	r1, r2, r1
 8005c0e:	6139      	str	r1, [r7, #16]
 8005c10:	4629      	mov	r1, r5
 8005c12:	eb63 0301 	sbc.w	r3, r3, r1
 8005c16:	617b      	str	r3, [r7, #20]
 8005c18:	f04f 0200 	mov.w	r2, #0
 8005c1c:	f04f 0300 	mov.w	r3, #0
 8005c20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c24:	4659      	mov	r1, fp
 8005c26:	018b      	lsls	r3, r1, #6
 8005c28:	4651      	mov	r1, sl
 8005c2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005c2e:	4651      	mov	r1, sl
 8005c30:	018a      	lsls	r2, r1, #6
 8005c32:	4651      	mov	r1, sl
 8005c34:	ebb2 0801 	subs.w	r8, r2, r1
 8005c38:	4659      	mov	r1, fp
 8005c3a:	eb63 0901 	sbc.w	r9, r3, r1
 8005c3e:	f04f 0200 	mov.w	r2, #0
 8005c42:	f04f 0300 	mov.w	r3, #0
 8005c46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c52:	4690      	mov	r8, r2
 8005c54:	4699      	mov	r9, r3
 8005c56:	4623      	mov	r3, r4
 8005c58:	eb18 0303 	adds.w	r3, r8, r3
 8005c5c:	60bb      	str	r3, [r7, #8]
 8005c5e:	462b      	mov	r3, r5
 8005c60:	eb49 0303 	adc.w	r3, r9, r3
 8005c64:	60fb      	str	r3, [r7, #12]
 8005c66:	f04f 0200 	mov.w	r2, #0
 8005c6a:	f04f 0300 	mov.w	r3, #0
 8005c6e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005c72:	4629      	mov	r1, r5
 8005c74:	024b      	lsls	r3, r1, #9
 8005c76:	4621      	mov	r1, r4
 8005c78:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005c7c:	4621      	mov	r1, r4
 8005c7e:	024a      	lsls	r2, r1, #9
 8005c80:	4610      	mov	r0, r2
 8005c82:	4619      	mov	r1, r3
 8005c84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c86:	2200      	movs	r2, #0
 8005c88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c8c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005c90:	f7fa fffa 	bl	8000c88 <__aeabi_uldivmod>
 8005c94:	4602      	mov	r2, r0
 8005c96:	460b      	mov	r3, r1
 8005c98:	4613      	mov	r3, r2
 8005c9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c9c:	e058      	b.n	8005d50 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c9e:	4b38      	ldr	r3, [pc, #224]	@ (8005d80 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	099b      	lsrs	r3, r3, #6
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	4611      	mov	r1, r2
 8005caa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005cae:	623b      	str	r3, [r7, #32]
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cb4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005cb8:	4642      	mov	r2, r8
 8005cba:	464b      	mov	r3, r9
 8005cbc:	f04f 0000 	mov.w	r0, #0
 8005cc0:	f04f 0100 	mov.w	r1, #0
 8005cc4:	0159      	lsls	r1, r3, #5
 8005cc6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005cca:	0150      	lsls	r0, r2, #5
 8005ccc:	4602      	mov	r2, r0
 8005cce:	460b      	mov	r3, r1
 8005cd0:	4641      	mov	r1, r8
 8005cd2:	ebb2 0a01 	subs.w	sl, r2, r1
 8005cd6:	4649      	mov	r1, r9
 8005cd8:	eb63 0b01 	sbc.w	fp, r3, r1
 8005cdc:	f04f 0200 	mov.w	r2, #0
 8005ce0:	f04f 0300 	mov.w	r3, #0
 8005ce4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005ce8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005cec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005cf0:	ebb2 040a 	subs.w	r4, r2, sl
 8005cf4:	eb63 050b 	sbc.w	r5, r3, fp
 8005cf8:	f04f 0200 	mov.w	r2, #0
 8005cfc:	f04f 0300 	mov.w	r3, #0
 8005d00:	00eb      	lsls	r3, r5, #3
 8005d02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d06:	00e2      	lsls	r2, r4, #3
 8005d08:	4614      	mov	r4, r2
 8005d0a:	461d      	mov	r5, r3
 8005d0c:	4643      	mov	r3, r8
 8005d0e:	18e3      	adds	r3, r4, r3
 8005d10:	603b      	str	r3, [r7, #0]
 8005d12:	464b      	mov	r3, r9
 8005d14:	eb45 0303 	adc.w	r3, r5, r3
 8005d18:	607b      	str	r3, [r7, #4]
 8005d1a:	f04f 0200 	mov.w	r2, #0
 8005d1e:	f04f 0300 	mov.w	r3, #0
 8005d22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005d26:	4629      	mov	r1, r5
 8005d28:	028b      	lsls	r3, r1, #10
 8005d2a:	4621      	mov	r1, r4
 8005d2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d30:	4621      	mov	r1, r4
 8005d32:	028a      	lsls	r2, r1, #10
 8005d34:	4610      	mov	r0, r2
 8005d36:	4619      	mov	r1, r3
 8005d38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	61bb      	str	r3, [r7, #24]
 8005d3e:	61fa      	str	r2, [r7, #28]
 8005d40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d44:	f7fa ffa0 	bl	8000c88 <__aeabi_uldivmod>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005d50:	4b0b      	ldr	r3, [pc, #44]	@ (8005d80 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	0c1b      	lsrs	r3, r3, #16
 8005d56:	f003 0303 	and.w	r3, r3, #3
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	005b      	lsls	r3, r3, #1
 8005d5e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005d60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d68:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d6a:	e002      	b.n	8005d72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005d6c:	4b05      	ldr	r3, [pc, #20]	@ (8005d84 <HAL_RCC_GetSysClockFreq+0x204>)
 8005d6e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3750      	adds	r7, #80	@ 0x50
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d7e:	bf00      	nop
 8005d80:	40023800 	.word	0x40023800
 8005d84:	00f42400 	.word	0x00f42400
 8005d88:	007a1200 	.word	0x007a1200

08005d8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d90:	4b03      	ldr	r3, [pc, #12]	@ (8005da0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d92:	681b      	ldr	r3, [r3, #0]
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr
 8005d9e:	bf00      	nop
 8005da0:	20000048 	.word	0x20000048

08005da4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005da8:	f7ff fff0 	bl	8005d8c <HAL_RCC_GetHCLKFreq>
 8005dac:	4602      	mov	r2, r0
 8005dae:	4b05      	ldr	r3, [pc, #20]	@ (8005dc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	0a9b      	lsrs	r3, r3, #10
 8005db4:	f003 0307 	and.w	r3, r3, #7
 8005db8:	4903      	ldr	r1, [pc, #12]	@ (8005dc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005dba:	5ccb      	ldrb	r3, [r1, r3]
 8005dbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	40023800 	.word	0x40023800
 8005dc8:	0800bfb8 	.word	0x0800bfb8

08005dcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005dd0:	f7ff ffdc 	bl	8005d8c <HAL_RCC_GetHCLKFreq>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	4b05      	ldr	r3, [pc, #20]	@ (8005dec <HAL_RCC_GetPCLK2Freq+0x20>)
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	0b5b      	lsrs	r3, r3, #13
 8005ddc:	f003 0307 	and.w	r3, r3, #7
 8005de0:	4903      	ldr	r1, [pc, #12]	@ (8005df0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005de2:	5ccb      	ldrb	r3, [r1, r3]
 8005de4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	bd80      	pop	{r7, pc}
 8005dec:	40023800 	.word	0x40023800
 8005df0:	0800bfb8 	.word	0x0800bfb8

08005df4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e041      	b.n	8005e8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d106      	bne.n	8005e20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7fb fed4 	bl	8001bc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2202      	movs	r2, #2
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	3304      	adds	r3, #4
 8005e30:	4619      	mov	r1, r3
 8005e32:	4610      	mov	r0, r2
 8005e34:	f000 fb42 	bl	80064bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3708      	adds	r7, #8
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
	...

08005e94 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b085      	sub	sp, #20
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d001      	beq.n	8005eac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e046      	b.n	8005f3a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2202      	movs	r2, #2
 8005eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a23      	ldr	r2, [pc, #140]	@ (8005f48 <HAL_TIM_Base_Start+0xb4>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d022      	beq.n	8005f04 <HAL_TIM_Base_Start+0x70>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ec6:	d01d      	beq.n	8005f04 <HAL_TIM_Base_Start+0x70>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a1f      	ldr	r2, [pc, #124]	@ (8005f4c <HAL_TIM_Base_Start+0xb8>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d018      	beq.n	8005f04 <HAL_TIM_Base_Start+0x70>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a1e      	ldr	r2, [pc, #120]	@ (8005f50 <HAL_TIM_Base_Start+0xbc>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d013      	beq.n	8005f04 <HAL_TIM_Base_Start+0x70>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a1c      	ldr	r2, [pc, #112]	@ (8005f54 <HAL_TIM_Base_Start+0xc0>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d00e      	beq.n	8005f04 <HAL_TIM_Base_Start+0x70>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a1b      	ldr	r2, [pc, #108]	@ (8005f58 <HAL_TIM_Base_Start+0xc4>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d009      	beq.n	8005f04 <HAL_TIM_Base_Start+0x70>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a19      	ldr	r2, [pc, #100]	@ (8005f5c <HAL_TIM_Base_Start+0xc8>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d004      	beq.n	8005f04 <HAL_TIM_Base_Start+0x70>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a18      	ldr	r2, [pc, #96]	@ (8005f60 <HAL_TIM_Base_Start+0xcc>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d111      	bne.n	8005f28 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f003 0307 	and.w	r3, r3, #7
 8005f0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2b06      	cmp	r3, #6
 8005f14:	d010      	beq.n	8005f38 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f042 0201 	orr.w	r2, r2, #1
 8005f24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f26:	e007      	b.n	8005f38 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f042 0201 	orr.w	r2, r2, #1
 8005f36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f38:	2300      	movs	r3, #0
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3714      	adds	r7, #20
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	40010000 	.word	0x40010000
 8005f4c:	40000400 	.word	0x40000400
 8005f50:	40000800 	.word	0x40000800
 8005f54:	40000c00 	.word	0x40000c00
 8005f58:	40010400 	.word	0x40010400
 8005f5c:	40014000 	.word	0x40014000
 8005f60:	40001800 	.word	0x40001800

08005f64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d101      	bne.n	8005f76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e041      	b.n	8005ffa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d106      	bne.n	8005f90 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f000 f839 	bl	8006002 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2202      	movs	r2, #2
 8005f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	3304      	adds	r3, #4
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	4610      	mov	r0, r2
 8005fa4:	f000 fa8a 	bl	80064bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3708      	adds	r7, #8
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006002:	b480      	push	{r7}
 8006004:	b083      	sub	sp, #12
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800600a:	bf00      	nop
 800600c:	370c      	adds	r7, #12
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr
	...

08006018 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d109      	bne.n	800603c <HAL_TIM_PWM_Start+0x24>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800602e:	b2db      	uxtb	r3, r3
 8006030:	2b01      	cmp	r3, #1
 8006032:	bf14      	ite	ne
 8006034:	2301      	movne	r3, #1
 8006036:	2300      	moveq	r3, #0
 8006038:	b2db      	uxtb	r3, r3
 800603a:	e022      	b.n	8006082 <HAL_TIM_PWM_Start+0x6a>
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	2b04      	cmp	r3, #4
 8006040:	d109      	bne.n	8006056 <HAL_TIM_PWM_Start+0x3e>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006048:	b2db      	uxtb	r3, r3
 800604a:	2b01      	cmp	r3, #1
 800604c:	bf14      	ite	ne
 800604e:	2301      	movne	r3, #1
 8006050:	2300      	moveq	r3, #0
 8006052:	b2db      	uxtb	r3, r3
 8006054:	e015      	b.n	8006082 <HAL_TIM_PWM_Start+0x6a>
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	2b08      	cmp	r3, #8
 800605a:	d109      	bne.n	8006070 <HAL_TIM_PWM_Start+0x58>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006062:	b2db      	uxtb	r3, r3
 8006064:	2b01      	cmp	r3, #1
 8006066:	bf14      	ite	ne
 8006068:	2301      	movne	r3, #1
 800606a:	2300      	moveq	r3, #0
 800606c:	b2db      	uxtb	r3, r3
 800606e:	e008      	b.n	8006082 <HAL_TIM_PWM_Start+0x6a>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006076:	b2db      	uxtb	r3, r3
 8006078:	2b01      	cmp	r3, #1
 800607a:	bf14      	ite	ne
 800607c:	2301      	movne	r3, #1
 800607e:	2300      	moveq	r3, #0
 8006080:	b2db      	uxtb	r3, r3
 8006082:	2b00      	cmp	r3, #0
 8006084:	d001      	beq.n	800608a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e07c      	b.n	8006184 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d104      	bne.n	800609a <HAL_TIM_PWM_Start+0x82>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2202      	movs	r2, #2
 8006094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006098:	e013      	b.n	80060c2 <HAL_TIM_PWM_Start+0xaa>
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	2b04      	cmp	r3, #4
 800609e:	d104      	bne.n	80060aa <HAL_TIM_PWM_Start+0x92>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2202      	movs	r2, #2
 80060a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060a8:	e00b      	b.n	80060c2 <HAL_TIM_PWM_Start+0xaa>
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	2b08      	cmp	r3, #8
 80060ae:	d104      	bne.n	80060ba <HAL_TIM_PWM_Start+0xa2>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2202      	movs	r2, #2
 80060b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060b8:	e003      	b.n	80060c2 <HAL_TIM_PWM_Start+0xaa>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2202      	movs	r2, #2
 80060be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2201      	movs	r2, #1
 80060c8:	6839      	ldr	r1, [r7, #0]
 80060ca:	4618      	mov	r0, r3
 80060cc:	f000 fce6 	bl	8006a9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a2d      	ldr	r2, [pc, #180]	@ (800618c <HAL_TIM_PWM_Start+0x174>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d004      	beq.n	80060e4 <HAL_TIM_PWM_Start+0xcc>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a2c      	ldr	r2, [pc, #176]	@ (8006190 <HAL_TIM_PWM_Start+0x178>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d101      	bne.n	80060e8 <HAL_TIM_PWM_Start+0xd0>
 80060e4:	2301      	movs	r3, #1
 80060e6:	e000      	b.n	80060ea <HAL_TIM_PWM_Start+0xd2>
 80060e8:	2300      	movs	r3, #0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d007      	beq.n	80060fe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80060fc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a22      	ldr	r2, [pc, #136]	@ (800618c <HAL_TIM_PWM_Start+0x174>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d022      	beq.n	800614e <HAL_TIM_PWM_Start+0x136>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006110:	d01d      	beq.n	800614e <HAL_TIM_PWM_Start+0x136>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a1f      	ldr	r2, [pc, #124]	@ (8006194 <HAL_TIM_PWM_Start+0x17c>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d018      	beq.n	800614e <HAL_TIM_PWM_Start+0x136>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a1d      	ldr	r2, [pc, #116]	@ (8006198 <HAL_TIM_PWM_Start+0x180>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d013      	beq.n	800614e <HAL_TIM_PWM_Start+0x136>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a1c      	ldr	r2, [pc, #112]	@ (800619c <HAL_TIM_PWM_Start+0x184>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d00e      	beq.n	800614e <HAL_TIM_PWM_Start+0x136>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a16      	ldr	r2, [pc, #88]	@ (8006190 <HAL_TIM_PWM_Start+0x178>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d009      	beq.n	800614e <HAL_TIM_PWM_Start+0x136>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a18      	ldr	r2, [pc, #96]	@ (80061a0 <HAL_TIM_PWM_Start+0x188>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d004      	beq.n	800614e <HAL_TIM_PWM_Start+0x136>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a16      	ldr	r2, [pc, #88]	@ (80061a4 <HAL_TIM_PWM_Start+0x18c>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d111      	bne.n	8006172 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	f003 0307 	and.w	r3, r3, #7
 8006158:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2b06      	cmp	r3, #6
 800615e:	d010      	beq.n	8006182 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f042 0201 	orr.w	r2, r2, #1
 800616e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006170:	e007      	b.n	8006182 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f042 0201 	orr.w	r2, r2, #1
 8006180:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006182:	2300      	movs	r3, #0
}
 8006184:	4618      	mov	r0, r3
 8006186:	3710      	adds	r7, #16
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}
 800618c:	40010000 	.word	0x40010000
 8006190:	40010400 	.word	0x40010400
 8006194:	40000400 	.word	0x40000400
 8006198:	40000800 	.word	0x40000800
 800619c:	40000c00 	.word	0x40000c00
 80061a0:	40014000 	.word	0x40014000
 80061a4:	40001800 	.word	0x40001800

080061a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b086      	sub	sp, #24
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	60f8      	str	r0, [r7, #12]
 80061b0:	60b9      	str	r1, [r7, #8]
 80061b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061b4:	2300      	movs	r3, #0
 80061b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d101      	bne.n	80061c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80061c2:	2302      	movs	r3, #2
 80061c4:	e0ae      	b.n	8006324 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2b0c      	cmp	r3, #12
 80061d2:	f200 809f 	bhi.w	8006314 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80061d6:	a201      	add	r2, pc, #4	@ (adr r2, 80061dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80061d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061dc:	08006211 	.word	0x08006211
 80061e0:	08006315 	.word	0x08006315
 80061e4:	08006315 	.word	0x08006315
 80061e8:	08006315 	.word	0x08006315
 80061ec:	08006251 	.word	0x08006251
 80061f0:	08006315 	.word	0x08006315
 80061f4:	08006315 	.word	0x08006315
 80061f8:	08006315 	.word	0x08006315
 80061fc:	08006293 	.word	0x08006293
 8006200:	08006315 	.word	0x08006315
 8006204:	08006315 	.word	0x08006315
 8006208:	08006315 	.word	0x08006315
 800620c:	080062d3 	.word	0x080062d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68b9      	ldr	r1, [r7, #8]
 8006216:	4618      	mov	r0, r3
 8006218:	f000 f9f6 	bl	8006608 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	699a      	ldr	r2, [r3, #24]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f042 0208 	orr.w	r2, r2, #8
 800622a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	699a      	ldr	r2, [r3, #24]
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f022 0204 	bic.w	r2, r2, #4
 800623a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6999      	ldr	r1, [r3, #24]
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	691a      	ldr	r2, [r3, #16]
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	430a      	orrs	r2, r1
 800624c:	619a      	str	r2, [r3, #24]
      break;
 800624e:	e064      	b.n	800631a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68b9      	ldr	r1, [r7, #8]
 8006256:	4618      	mov	r0, r3
 8006258:	f000 fa46 	bl	80066e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	699a      	ldr	r2, [r3, #24]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800626a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	699a      	ldr	r2, [r3, #24]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800627a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	6999      	ldr	r1, [r3, #24]
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	021a      	lsls	r2, r3, #8
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	430a      	orrs	r2, r1
 800628e:	619a      	str	r2, [r3, #24]
      break;
 8006290:	e043      	b.n	800631a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68b9      	ldr	r1, [r7, #8]
 8006298:	4618      	mov	r0, r3
 800629a:	f000 fa9b 	bl	80067d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	69da      	ldr	r2, [r3, #28]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f042 0208 	orr.w	r2, r2, #8
 80062ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	69da      	ldr	r2, [r3, #28]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f022 0204 	bic.w	r2, r2, #4
 80062bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	69d9      	ldr	r1, [r3, #28]
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	691a      	ldr	r2, [r3, #16]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	430a      	orrs	r2, r1
 80062ce:	61da      	str	r2, [r3, #28]
      break;
 80062d0:	e023      	b.n	800631a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68b9      	ldr	r1, [r7, #8]
 80062d8:	4618      	mov	r0, r3
 80062da:	f000 faef 	bl	80068bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	69da      	ldr	r2, [r3, #28]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	69da      	ldr	r2, [r3, #28]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	69d9      	ldr	r1, [r3, #28]
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	021a      	lsls	r2, r3, #8
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	430a      	orrs	r2, r1
 8006310:	61da      	str	r2, [r3, #28]
      break;
 8006312:	e002      	b.n	800631a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	75fb      	strb	r3, [r7, #23]
      break;
 8006318:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2200      	movs	r2, #0
 800631e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006322:	7dfb      	ldrb	r3, [r7, #23]
}
 8006324:	4618      	mov	r0, r3
 8006326:	3718      	adds	r7, #24
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}

0800632c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006336:	2300      	movs	r3, #0
 8006338:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006340:	2b01      	cmp	r3, #1
 8006342:	d101      	bne.n	8006348 <HAL_TIM_ConfigClockSource+0x1c>
 8006344:	2302      	movs	r3, #2
 8006346:	e0b4      	b.n	80064b2 <HAL_TIM_ConfigClockSource+0x186>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2202      	movs	r2, #2
 8006354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006366:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800636e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68ba      	ldr	r2, [r7, #8]
 8006376:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006380:	d03e      	beq.n	8006400 <HAL_TIM_ConfigClockSource+0xd4>
 8006382:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006386:	f200 8087 	bhi.w	8006498 <HAL_TIM_ConfigClockSource+0x16c>
 800638a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800638e:	f000 8086 	beq.w	800649e <HAL_TIM_ConfigClockSource+0x172>
 8006392:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006396:	d87f      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x16c>
 8006398:	2b70      	cmp	r3, #112	@ 0x70
 800639a:	d01a      	beq.n	80063d2 <HAL_TIM_ConfigClockSource+0xa6>
 800639c:	2b70      	cmp	r3, #112	@ 0x70
 800639e:	d87b      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x16c>
 80063a0:	2b60      	cmp	r3, #96	@ 0x60
 80063a2:	d050      	beq.n	8006446 <HAL_TIM_ConfigClockSource+0x11a>
 80063a4:	2b60      	cmp	r3, #96	@ 0x60
 80063a6:	d877      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x16c>
 80063a8:	2b50      	cmp	r3, #80	@ 0x50
 80063aa:	d03c      	beq.n	8006426 <HAL_TIM_ConfigClockSource+0xfa>
 80063ac:	2b50      	cmp	r3, #80	@ 0x50
 80063ae:	d873      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x16c>
 80063b0:	2b40      	cmp	r3, #64	@ 0x40
 80063b2:	d058      	beq.n	8006466 <HAL_TIM_ConfigClockSource+0x13a>
 80063b4:	2b40      	cmp	r3, #64	@ 0x40
 80063b6:	d86f      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x16c>
 80063b8:	2b30      	cmp	r3, #48	@ 0x30
 80063ba:	d064      	beq.n	8006486 <HAL_TIM_ConfigClockSource+0x15a>
 80063bc:	2b30      	cmp	r3, #48	@ 0x30
 80063be:	d86b      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x16c>
 80063c0:	2b20      	cmp	r3, #32
 80063c2:	d060      	beq.n	8006486 <HAL_TIM_ConfigClockSource+0x15a>
 80063c4:	2b20      	cmp	r3, #32
 80063c6:	d867      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x16c>
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d05c      	beq.n	8006486 <HAL_TIM_ConfigClockSource+0x15a>
 80063cc:	2b10      	cmp	r3, #16
 80063ce:	d05a      	beq.n	8006486 <HAL_TIM_ConfigClockSource+0x15a>
 80063d0:	e062      	b.n	8006498 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063e2:	f000 fb3b 	bl	8006a5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80063f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68ba      	ldr	r2, [r7, #8]
 80063fc:	609a      	str	r2, [r3, #8]
      break;
 80063fe:	e04f      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006410:	f000 fb24 	bl	8006a5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	689a      	ldr	r2, [r3, #8]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006422:	609a      	str	r2, [r3, #8]
      break;
 8006424:	e03c      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006432:	461a      	mov	r2, r3
 8006434:	f000 fa98 	bl	8006968 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2150      	movs	r1, #80	@ 0x50
 800643e:	4618      	mov	r0, r3
 8006440:	f000 faf1 	bl	8006a26 <TIM_ITRx_SetConfig>
      break;
 8006444:	e02c      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006452:	461a      	mov	r2, r3
 8006454:	f000 fab7 	bl	80069c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2160      	movs	r1, #96	@ 0x60
 800645e:	4618      	mov	r0, r3
 8006460:	f000 fae1 	bl	8006a26 <TIM_ITRx_SetConfig>
      break;
 8006464:	e01c      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006472:	461a      	mov	r2, r3
 8006474:	f000 fa78 	bl	8006968 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	2140      	movs	r1, #64	@ 0x40
 800647e:	4618      	mov	r0, r3
 8006480:	f000 fad1 	bl	8006a26 <TIM_ITRx_SetConfig>
      break;
 8006484:	e00c      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4619      	mov	r1, r3
 8006490:	4610      	mov	r0, r2
 8006492:	f000 fac8 	bl	8006a26 <TIM_ITRx_SetConfig>
      break;
 8006496:	e003      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	73fb      	strb	r3, [r7, #15]
      break;
 800649c:	e000      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800649e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80064b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3710      	adds	r7, #16
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
	...

080064bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064bc:	b480      	push	{r7}
 80064be:	b085      	sub	sp, #20
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a43      	ldr	r2, [pc, #268]	@ (80065dc <TIM_Base_SetConfig+0x120>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d013      	beq.n	80064fc <TIM_Base_SetConfig+0x40>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064da:	d00f      	beq.n	80064fc <TIM_Base_SetConfig+0x40>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4a40      	ldr	r2, [pc, #256]	@ (80065e0 <TIM_Base_SetConfig+0x124>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d00b      	beq.n	80064fc <TIM_Base_SetConfig+0x40>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a3f      	ldr	r2, [pc, #252]	@ (80065e4 <TIM_Base_SetConfig+0x128>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d007      	beq.n	80064fc <TIM_Base_SetConfig+0x40>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a3e      	ldr	r2, [pc, #248]	@ (80065e8 <TIM_Base_SetConfig+0x12c>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d003      	beq.n	80064fc <TIM_Base_SetConfig+0x40>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a3d      	ldr	r2, [pc, #244]	@ (80065ec <TIM_Base_SetConfig+0x130>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d108      	bne.n	800650e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006502:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	68fa      	ldr	r2, [r7, #12]
 800650a:	4313      	orrs	r3, r2
 800650c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a32      	ldr	r2, [pc, #200]	@ (80065dc <TIM_Base_SetConfig+0x120>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d02b      	beq.n	800656e <TIM_Base_SetConfig+0xb2>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800651c:	d027      	beq.n	800656e <TIM_Base_SetConfig+0xb2>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a2f      	ldr	r2, [pc, #188]	@ (80065e0 <TIM_Base_SetConfig+0x124>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d023      	beq.n	800656e <TIM_Base_SetConfig+0xb2>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	4a2e      	ldr	r2, [pc, #184]	@ (80065e4 <TIM_Base_SetConfig+0x128>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d01f      	beq.n	800656e <TIM_Base_SetConfig+0xb2>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	4a2d      	ldr	r2, [pc, #180]	@ (80065e8 <TIM_Base_SetConfig+0x12c>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d01b      	beq.n	800656e <TIM_Base_SetConfig+0xb2>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4a2c      	ldr	r2, [pc, #176]	@ (80065ec <TIM_Base_SetConfig+0x130>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d017      	beq.n	800656e <TIM_Base_SetConfig+0xb2>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	4a2b      	ldr	r2, [pc, #172]	@ (80065f0 <TIM_Base_SetConfig+0x134>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d013      	beq.n	800656e <TIM_Base_SetConfig+0xb2>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	4a2a      	ldr	r2, [pc, #168]	@ (80065f4 <TIM_Base_SetConfig+0x138>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d00f      	beq.n	800656e <TIM_Base_SetConfig+0xb2>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	4a29      	ldr	r2, [pc, #164]	@ (80065f8 <TIM_Base_SetConfig+0x13c>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d00b      	beq.n	800656e <TIM_Base_SetConfig+0xb2>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a28      	ldr	r2, [pc, #160]	@ (80065fc <TIM_Base_SetConfig+0x140>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d007      	beq.n	800656e <TIM_Base_SetConfig+0xb2>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4a27      	ldr	r2, [pc, #156]	@ (8006600 <TIM_Base_SetConfig+0x144>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d003      	beq.n	800656e <TIM_Base_SetConfig+0xb2>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	4a26      	ldr	r2, [pc, #152]	@ (8006604 <TIM_Base_SetConfig+0x148>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d108      	bne.n	8006580 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006574:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	68db      	ldr	r3, [r3, #12]
 800657a:	68fa      	ldr	r2, [r7, #12]
 800657c:	4313      	orrs	r3, r2
 800657e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	695b      	ldr	r3, [r3, #20]
 800658a:	4313      	orrs	r3, r2
 800658c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	689a      	ldr	r2, [r3, #8]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	681a      	ldr	r2, [r3, #0]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a0e      	ldr	r2, [pc, #56]	@ (80065dc <TIM_Base_SetConfig+0x120>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d003      	beq.n	80065ae <TIM_Base_SetConfig+0xf2>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a10      	ldr	r2, [pc, #64]	@ (80065ec <TIM_Base_SetConfig+0x130>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d103      	bne.n	80065b6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	691a      	ldr	r2, [r3, #16]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f043 0204 	orr.w	r2, r3, #4
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2201      	movs	r2, #1
 80065c6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	68fa      	ldr	r2, [r7, #12]
 80065cc:	601a      	str	r2, [r3, #0]
}
 80065ce:	bf00      	nop
 80065d0:	3714      	adds	r7, #20
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr
 80065da:	bf00      	nop
 80065dc:	40010000 	.word	0x40010000
 80065e0:	40000400 	.word	0x40000400
 80065e4:	40000800 	.word	0x40000800
 80065e8:	40000c00 	.word	0x40000c00
 80065ec:	40010400 	.word	0x40010400
 80065f0:	40014000 	.word	0x40014000
 80065f4:	40014400 	.word	0x40014400
 80065f8:	40014800 	.word	0x40014800
 80065fc:	40001800 	.word	0x40001800
 8006600:	40001c00 	.word	0x40001c00
 8006604:	40002000 	.word	0x40002000

08006608 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006608:	b480      	push	{r7}
 800660a:	b087      	sub	sp, #28
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a1b      	ldr	r3, [r3, #32]
 8006616:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6a1b      	ldr	r3, [r3, #32]
 800661c:	f023 0201 	bic.w	r2, r3, #1
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	699b      	ldr	r3, [r3, #24]
 800662e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f023 0303 	bic.w	r3, r3, #3
 800663e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	4313      	orrs	r3, r2
 8006648:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	f023 0302 	bic.w	r3, r3, #2
 8006650:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	697a      	ldr	r2, [r7, #20]
 8006658:	4313      	orrs	r3, r2
 800665a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4a20      	ldr	r2, [pc, #128]	@ (80066e0 <TIM_OC1_SetConfig+0xd8>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d003      	beq.n	800666c <TIM_OC1_SetConfig+0x64>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	4a1f      	ldr	r2, [pc, #124]	@ (80066e4 <TIM_OC1_SetConfig+0xdc>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d10c      	bne.n	8006686 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	f023 0308 	bic.w	r3, r3, #8
 8006672:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	697a      	ldr	r2, [r7, #20]
 800667a:	4313      	orrs	r3, r2
 800667c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	f023 0304 	bic.w	r3, r3, #4
 8006684:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a15      	ldr	r2, [pc, #84]	@ (80066e0 <TIM_OC1_SetConfig+0xd8>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d003      	beq.n	8006696 <TIM_OC1_SetConfig+0x8e>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	4a14      	ldr	r2, [pc, #80]	@ (80066e4 <TIM_OC1_SetConfig+0xdc>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d111      	bne.n	80066ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800669c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80066a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	695b      	ldr	r3, [r3, #20]
 80066aa:	693a      	ldr	r2, [r7, #16]
 80066ac:	4313      	orrs	r3, r2
 80066ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	699b      	ldr	r3, [r3, #24]
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	693a      	ldr	r2, [r7, #16]
 80066be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	68fa      	ldr	r2, [r7, #12]
 80066c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	685a      	ldr	r2, [r3, #4]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	697a      	ldr	r2, [r7, #20]
 80066d2:	621a      	str	r2, [r3, #32]
}
 80066d4:	bf00      	nop
 80066d6:	371c      	adds	r7, #28
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr
 80066e0:	40010000 	.word	0x40010000
 80066e4:	40010400 	.word	0x40010400

080066e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b087      	sub	sp, #28
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a1b      	ldr	r3, [r3, #32]
 80066fc:	f023 0210 	bic.w	r2, r3, #16
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800671e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	021b      	lsls	r3, r3, #8
 8006726:	68fa      	ldr	r2, [r7, #12]
 8006728:	4313      	orrs	r3, r2
 800672a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	f023 0320 	bic.w	r3, r3, #32
 8006732:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	011b      	lsls	r3, r3, #4
 800673a:	697a      	ldr	r2, [r7, #20]
 800673c:	4313      	orrs	r3, r2
 800673e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a22      	ldr	r2, [pc, #136]	@ (80067cc <TIM_OC2_SetConfig+0xe4>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d003      	beq.n	8006750 <TIM_OC2_SetConfig+0x68>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a21      	ldr	r2, [pc, #132]	@ (80067d0 <TIM_OC2_SetConfig+0xe8>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d10d      	bne.n	800676c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006756:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	011b      	lsls	r3, r3, #4
 800675e:	697a      	ldr	r2, [r7, #20]
 8006760:	4313      	orrs	r3, r2
 8006762:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800676a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a17      	ldr	r2, [pc, #92]	@ (80067cc <TIM_OC2_SetConfig+0xe4>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d003      	beq.n	800677c <TIM_OC2_SetConfig+0x94>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4a16      	ldr	r2, [pc, #88]	@ (80067d0 <TIM_OC2_SetConfig+0xe8>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d113      	bne.n	80067a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006782:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800678a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	695b      	ldr	r3, [r3, #20]
 8006790:	009b      	lsls	r3, r3, #2
 8006792:	693a      	ldr	r2, [r7, #16]
 8006794:	4313      	orrs	r3, r2
 8006796:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	699b      	ldr	r3, [r3, #24]
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	693a      	ldr	r2, [r7, #16]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	693a      	ldr	r2, [r7, #16]
 80067a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	685a      	ldr	r2, [r3, #4]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	697a      	ldr	r2, [r7, #20]
 80067bc:	621a      	str	r2, [r3, #32]
}
 80067be:	bf00      	nop
 80067c0:	371c      	adds	r7, #28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	40010000 	.word	0x40010000
 80067d0:	40010400 	.word	0x40010400

080067d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b087      	sub	sp, #28
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6a1b      	ldr	r3, [r3, #32]
 80067e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6a1b      	ldr	r3, [r3, #32]
 80067e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	69db      	ldr	r3, [r3, #28]
 80067fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f023 0303 	bic.w	r3, r3, #3
 800680a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	68fa      	ldr	r2, [r7, #12]
 8006812:	4313      	orrs	r3, r2
 8006814:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800681c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	021b      	lsls	r3, r3, #8
 8006824:	697a      	ldr	r2, [r7, #20]
 8006826:	4313      	orrs	r3, r2
 8006828:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a21      	ldr	r2, [pc, #132]	@ (80068b4 <TIM_OC3_SetConfig+0xe0>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d003      	beq.n	800683a <TIM_OC3_SetConfig+0x66>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a20      	ldr	r2, [pc, #128]	@ (80068b8 <TIM_OC3_SetConfig+0xe4>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d10d      	bne.n	8006856 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006840:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	021b      	lsls	r3, r3, #8
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	4313      	orrs	r3, r2
 800684c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006854:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a16      	ldr	r2, [pc, #88]	@ (80068b4 <TIM_OC3_SetConfig+0xe0>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d003      	beq.n	8006866 <TIM_OC3_SetConfig+0x92>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a15      	ldr	r2, [pc, #84]	@ (80068b8 <TIM_OC3_SetConfig+0xe4>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d113      	bne.n	800688e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800686c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006874:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	695b      	ldr	r3, [r3, #20]
 800687a:	011b      	lsls	r3, r3, #4
 800687c:	693a      	ldr	r2, [r7, #16]
 800687e:	4313      	orrs	r3, r2
 8006880:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	699b      	ldr	r3, [r3, #24]
 8006886:	011b      	lsls	r3, r3, #4
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	4313      	orrs	r3, r2
 800688c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	693a      	ldr	r2, [r7, #16]
 8006892:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	68fa      	ldr	r2, [r7, #12]
 8006898:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	685a      	ldr	r2, [r3, #4]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	697a      	ldr	r2, [r7, #20]
 80068a6:	621a      	str	r2, [r3, #32]
}
 80068a8:	bf00      	nop
 80068aa:	371c      	adds	r7, #28
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr
 80068b4:	40010000 	.word	0x40010000
 80068b8:	40010400 	.word	0x40010400

080068bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068bc:	b480      	push	{r7}
 80068be:	b087      	sub	sp, #28
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
 80068c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6a1b      	ldr	r3, [r3, #32]
 80068ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6a1b      	ldr	r3, [r3, #32]
 80068d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	69db      	ldr	r3, [r3, #28]
 80068e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	021b      	lsls	r3, r3, #8
 80068fa:	68fa      	ldr	r2, [r7, #12]
 80068fc:	4313      	orrs	r3, r2
 80068fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006906:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	031b      	lsls	r3, r3, #12
 800690e:	693a      	ldr	r2, [r7, #16]
 8006910:	4313      	orrs	r3, r2
 8006912:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a12      	ldr	r2, [pc, #72]	@ (8006960 <TIM_OC4_SetConfig+0xa4>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d003      	beq.n	8006924 <TIM_OC4_SetConfig+0x68>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a11      	ldr	r2, [pc, #68]	@ (8006964 <TIM_OC4_SetConfig+0xa8>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d109      	bne.n	8006938 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800692a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	695b      	ldr	r3, [r3, #20]
 8006930:	019b      	lsls	r3, r3, #6
 8006932:	697a      	ldr	r2, [r7, #20]
 8006934:	4313      	orrs	r3, r2
 8006936:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	697a      	ldr	r2, [r7, #20]
 800693c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	68fa      	ldr	r2, [r7, #12]
 8006942:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	685a      	ldr	r2, [r3, #4]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	693a      	ldr	r2, [r7, #16]
 8006950:	621a      	str	r2, [r3, #32]
}
 8006952:	bf00      	nop
 8006954:	371c      	adds	r7, #28
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr
 800695e:	bf00      	nop
 8006960:	40010000 	.word	0x40010000
 8006964:	40010400 	.word	0x40010400

08006968 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006968:	b480      	push	{r7}
 800696a:	b087      	sub	sp, #28
 800696c:	af00      	add	r7, sp, #0
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	60b9      	str	r1, [r7, #8]
 8006972:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6a1b      	ldr	r3, [r3, #32]
 8006978:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6a1b      	ldr	r3, [r3, #32]
 800697e:	f023 0201 	bic.w	r2, r3, #1
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	699b      	ldr	r3, [r3, #24]
 800698a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006992:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	011b      	lsls	r3, r3, #4
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	4313      	orrs	r3, r2
 800699c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	f023 030a 	bic.w	r3, r3, #10
 80069a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	693a      	ldr	r2, [r7, #16]
 80069b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	697a      	ldr	r2, [r7, #20]
 80069b8:	621a      	str	r2, [r3, #32]
}
 80069ba:	bf00      	nop
 80069bc:	371c      	adds	r7, #28
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr

080069c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069c6:	b480      	push	{r7}
 80069c8:	b087      	sub	sp, #28
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	60f8      	str	r0, [r7, #12]
 80069ce:	60b9      	str	r1, [r7, #8]
 80069d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	6a1b      	ldr	r3, [r3, #32]
 80069d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6a1b      	ldr	r3, [r3, #32]
 80069dc:	f023 0210 	bic.w	r2, r3, #16
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	699b      	ldr	r3, [r3, #24]
 80069e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	031b      	lsls	r3, r3, #12
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a02:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	011b      	lsls	r3, r3, #4
 8006a08:	697a      	ldr	r2, [r7, #20]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	693a      	ldr	r2, [r7, #16]
 8006a12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	697a      	ldr	r2, [r7, #20]
 8006a18:	621a      	str	r2, [r3, #32]
}
 8006a1a:	bf00      	nop
 8006a1c:	371c      	adds	r7, #28
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr

08006a26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a26:	b480      	push	{r7}
 8006a28:	b085      	sub	sp, #20
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
 8006a2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a3e:	683a      	ldr	r2, [r7, #0]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	f043 0307 	orr.w	r3, r3, #7
 8006a48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	68fa      	ldr	r2, [r7, #12]
 8006a4e:	609a      	str	r2, [r3, #8]
}
 8006a50:	bf00      	nop
 8006a52:	3714      	adds	r7, #20
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr

08006a5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b087      	sub	sp, #28
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	60b9      	str	r1, [r7, #8]
 8006a66:	607a      	str	r2, [r7, #4]
 8006a68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	021a      	lsls	r2, r3, #8
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	431a      	orrs	r2, r3
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	697a      	ldr	r2, [r7, #20]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	697a      	ldr	r2, [r7, #20]
 8006a8e:	609a      	str	r2, [r3, #8]
}
 8006a90:	bf00      	nop
 8006a92:	371c      	adds	r7, #28
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b087      	sub	sp, #28
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	f003 031f 	and.w	r3, r3, #31
 8006aae:	2201      	movs	r2, #1
 8006ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6a1a      	ldr	r2, [r3, #32]
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	43db      	mvns	r3, r3
 8006abe:	401a      	ands	r2, r3
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6a1a      	ldr	r2, [r3, #32]
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	f003 031f 	and.w	r3, r3, #31
 8006ace:	6879      	ldr	r1, [r7, #4]
 8006ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ad4:	431a      	orrs	r2, r3
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	621a      	str	r2, [r3, #32]
}
 8006ada:	bf00      	nop
 8006adc:	371c      	adds	r7, #28
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae4:	4770      	bx	lr
	...

08006ae8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b085      	sub	sp, #20
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d101      	bne.n	8006b00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006afc:	2302      	movs	r3, #2
 8006afe:	e05a      	b.n	8006bb6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2201      	movs	r2, #1
 8006b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2202      	movs	r2, #2
 8006b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	68fa      	ldr	r2, [r7, #12]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68fa      	ldr	r2, [r7, #12]
 8006b38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a21      	ldr	r2, [pc, #132]	@ (8006bc4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d022      	beq.n	8006b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b4c:	d01d      	beq.n	8006b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a1d      	ldr	r2, [pc, #116]	@ (8006bc8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d018      	beq.n	8006b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a1b      	ldr	r2, [pc, #108]	@ (8006bcc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d013      	beq.n	8006b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a1a      	ldr	r2, [pc, #104]	@ (8006bd0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d00e      	beq.n	8006b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a18      	ldr	r2, [pc, #96]	@ (8006bd4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d009      	beq.n	8006b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a17      	ldr	r2, [pc, #92]	@ (8006bd8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d004      	beq.n	8006b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a15      	ldr	r2, [pc, #84]	@ (8006bdc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d10c      	bne.n	8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	68ba      	ldr	r2, [r7, #8]
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	68ba      	ldr	r2, [r7, #8]
 8006ba2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006bb4:	2300      	movs	r3, #0
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3714      	adds	r7, #20
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr
 8006bc2:	bf00      	nop
 8006bc4:	40010000 	.word	0x40010000
 8006bc8:	40000400 	.word	0x40000400
 8006bcc:	40000800 	.word	0x40000800
 8006bd0:	40000c00 	.word	0x40000c00
 8006bd4:	40010400 	.word	0x40010400
 8006bd8:	40014000 	.word	0x40014000
 8006bdc:	40001800 	.word	0x40001800

08006be0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b085      	sub	sp, #20
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006bea:	2300      	movs	r3, #0
 8006bec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d101      	bne.n	8006bfc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006bf8:	2302      	movs	r3, #2
 8006bfa:	e03d      	b.n	8006c78 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	695b      	ldr	r3, [r3, #20]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	69db      	ldr	r3, [r3, #28]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3714      	adds	r7, #20
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b082      	sub	sp, #8
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d101      	bne.n	8006c96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e042      	b.n	8006d1c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c9c:	b2db      	uxtb	r3, r3
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d106      	bne.n	8006cb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f7fa fffe 	bl	8001cac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2224      	movs	r2, #36	@ 0x24
 8006cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	68da      	ldr	r2, [r3, #12]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006cc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f000 fdd3 	bl	8007874 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	691a      	ldr	r2, [r3, #16]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006cdc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	695a      	ldr	r2, [r3, #20]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006cec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	68da      	ldr	r2, [r3, #12]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006cfc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2200      	movs	r2, #0
 8006d02:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2220      	movs	r2, #32
 8006d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2220      	movs	r2, #32
 8006d10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006d1a:	2300      	movs	r3, #0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3708      	adds	r7, #8
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}

08006d24 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b08a      	sub	sp, #40	@ 0x28
 8006d28:	af02      	add	r7, sp, #8
 8006d2a:	60f8      	str	r0, [r7, #12]
 8006d2c:	60b9      	str	r1, [r7, #8]
 8006d2e:	603b      	str	r3, [r7, #0]
 8006d30:	4613      	mov	r3, r2
 8006d32:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006d34:	2300      	movs	r3, #0
 8006d36:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d3e:	b2db      	uxtb	r3, r3
 8006d40:	2b20      	cmp	r3, #32
 8006d42:	d175      	bne.n	8006e30 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d002      	beq.n	8006d50 <HAL_UART_Transmit+0x2c>
 8006d4a:	88fb      	ldrh	r3, [r7, #6]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d101      	bne.n	8006d54 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e06e      	b.n	8006e32 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2200      	movs	r2, #0
 8006d58:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2221      	movs	r2, #33	@ 0x21
 8006d5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d62:	f7fc f9d1 	bl	8003108 <HAL_GetTick>
 8006d66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	88fa      	ldrh	r2, [r7, #6]
 8006d6c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	88fa      	ldrh	r2, [r7, #6]
 8006d72:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d7c:	d108      	bne.n	8006d90 <HAL_UART_Transmit+0x6c>
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d104      	bne.n	8006d90 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d86:	2300      	movs	r3, #0
 8006d88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	61bb      	str	r3, [r7, #24]
 8006d8e:	e003      	b.n	8006d98 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d94:	2300      	movs	r3, #0
 8006d96:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d98:	e02e      	b.n	8006df8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	9300      	str	r3, [sp, #0]
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	2200      	movs	r2, #0
 8006da2:	2180      	movs	r1, #128	@ 0x80
 8006da4:	68f8      	ldr	r0, [r7, #12]
 8006da6:	f000 fb37 	bl	8007418 <UART_WaitOnFlagUntilTimeout>
 8006daa:	4603      	mov	r3, r0
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d005      	beq.n	8006dbc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2220      	movs	r2, #32
 8006db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006db8:	2303      	movs	r3, #3
 8006dba:	e03a      	b.n	8006e32 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006dbc:	69fb      	ldr	r3, [r7, #28]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d10b      	bne.n	8006dda <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006dc2:	69bb      	ldr	r3, [r7, #24]
 8006dc4:	881b      	ldrh	r3, [r3, #0]
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dd0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	3302      	adds	r3, #2
 8006dd6:	61bb      	str	r3, [r7, #24]
 8006dd8:	e007      	b.n	8006dea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	781a      	ldrb	r2, [r3, #0]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006de4:	69fb      	ldr	r3, [r7, #28]
 8006de6:	3301      	adds	r3, #1
 8006de8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	3b01      	subs	r3, #1
 8006df2:	b29a      	uxth	r2, r3
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1cb      	bne.n	8006d9a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	2140      	movs	r1, #64	@ 0x40
 8006e0c:	68f8      	ldr	r0, [r7, #12]
 8006e0e:	f000 fb03 	bl	8007418 <UART_WaitOnFlagUntilTimeout>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d005      	beq.n	8006e24 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2220      	movs	r2, #32
 8006e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006e20:	2303      	movs	r3, #3
 8006e22:	e006      	b.n	8006e32 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2220      	movs	r2, #32
 8006e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	e000      	b.n	8006e32 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006e30:	2302      	movs	r3, #2
  }
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3720      	adds	r7, #32
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}

08006e3a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e3a:	b580      	push	{r7, lr}
 8006e3c:	b084      	sub	sp, #16
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	60f8      	str	r0, [r7, #12]
 8006e42:	60b9      	str	r1, [r7, #8]
 8006e44:	4613      	mov	r3, r2
 8006e46:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	2b20      	cmp	r3, #32
 8006e52:	d112      	bne.n	8006e7a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d002      	beq.n	8006e60 <HAL_UART_Receive_IT+0x26>
 8006e5a:	88fb      	ldrh	r3, [r7, #6]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d101      	bne.n	8006e64 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	e00b      	b.n	8006e7c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006e6a:	88fb      	ldrh	r3, [r7, #6]
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	68b9      	ldr	r1, [r7, #8]
 8006e70:	68f8      	ldr	r0, [r7, #12]
 8006e72:	f000 fb2a 	bl	80074ca <UART_Start_Receive_IT>
 8006e76:	4603      	mov	r3, r0
 8006e78:	e000      	b.n	8006e7c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006e7a:	2302      	movs	r3, #2
  }
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3710      	adds	r7, #16
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b0ba      	sub	sp, #232	@ 0xe8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	68db      	ldr	r3, [r3, #12]
 8006e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	695b      	ldr	r3, [r3, #20]
 8006ea6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eba:	f003 030f 	and.w	r3, r3, #15
 8006ebe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006ec2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d10f      	bne.n	8006eea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ece:	f003 0320 	and.w	r3, r3, #32
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d009      	beq.n	8006eea <HAL_UART_IRQHandler+0x66>
 8006ed6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006eda:	f003 0320 	and.w	r3, r3, #32
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d003      	beq.n	8006eea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f000 fc07 	bl	80076f6 <UART_Receive_IT>
      return;
 8006ee8:	e273      	b.n	80073d2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006eea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	f000 80de 	beq.w	80070b0 <HAL_UART_IRQHandler+0x22c>
 8006ef4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ef8:	f003 0301 	and.w	r3, r3, #1
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d106      	bne.n	8006f0e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f04:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	f000 80d1 	beq.w	80070b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f12:	f003 0301 	and.w	r3, r3, #1
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d00b      	beq.n	8006f32 <HAL_UART_IRQHandler+0xae>
 8006f1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d005      	beq.n	8006f32 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f2a:	f043 0201 	orr.w	r2, r3, #1
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f36:	f003 0304 	and.w	r3, r3, #4
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00b      	beq.n	8006f56 <HAL_UART_IRQHandler+0xd2>
 8006f3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f42:	f003 0301 	and.w	r3, r3, #1
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d005      	beq.n	8006f56 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f4e:	f043 0202 	orr.w	r2, r3, #2
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f5a:	f003 0302 	and.w	r3, r3, #2
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00b      	beq.n	8006f7a <HAL_UART_IRQHandler+0xf6>
 8006f62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f66:	f003 0301 	and.w	r3, r3, #1
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d005      	beq.n	8006f7a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f72:	f043 0204 	orr.w	r2, r3, #4
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f7e:	f003 0308 	and.w	r3, r3, #8
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d011      	beq.n	8006faa <HAL_UART_IRQHandler+0x126>
 8006f86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f8a:	f003 0320 	and.w	r3, r3, #32
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d105      	bne.n	8006f9e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d005      	beq.n	8006faa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fa2:	f043 0208 	orr.w	r2, r3, #8
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f000 820a 	beq.w	80073c8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fb8:	f003 0320 	and.w	r3, r3, #32
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d008      	beq.n	8006fd2 <HAL_UART_IRQHandler+0x14e>
 8006fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fc4:	f003 0320 	and.w	r3, r3, #32
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d002      	beq.n	8006fd2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f000 fb92 	bl	80076f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	695b      	ldr	r3, [r3, #20]
 8006fd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fdc:	2b40      	cmp	r3, #64	@ 0x40
 8006fde:	bf0c      	ite	eq
 8006fe0:	2301      	moveq	r3, #1
 8006fe2:	2300      	movne	r3, #0
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fee:	f003 0308 	and.w	r3, r3, #8
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d103      	bne.n	8006ffe <HAL_UART_IRQHandler+0x17a>
 8006ff6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d04f      	beq.n	800709e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 fa9d 	bl	800753e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	695b      	ldr	r3, [r3, #20]
 800700a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800700e:	2b40      	cmp	r3, #64	@ 0x40
 8007010:	d141      	bne.n	8007096 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	3314      	adds	r3, #20
 8007018:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800701c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007020:	e853 3f00 	ldrex	r3, [r3]
 8007024:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007028:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800702c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007030:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	3314      	adds	r3, #20
 800703a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800703e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007042:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007046:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800704a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800704e:	e841 2300 	strex	r3, r2, [r1]
 8007052:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007056:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800705a:	2b00      	cmp	r3, #0
 800705c:	d1d9      	bne.n	8007012 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007062:	2b00      	cmp	r3, #0
 8007064:	d013      	beq.n	800708e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800706a:	4a8a      	ldr	r2, [pc, #552]	@ (8007294 <HAL_UART_IRQHandler+0x410>)
 800706c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007072:	4618      	mov	r0, r3
 8007074:	f7fc f9f9 	bl	800346a <HAL_DMA_Abort_IT>
 8007078:	4603      	mov	r3, r0
 800707a:	2b00      	cmp	r3, #0
 800707c:	d016      	beq.n	80070ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007082:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007088:	4610      	mov	r0, r2
 800708a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800708c:	e00e      	b.n	80070ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 f9ac 	bl	80073ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007094:	e00a      	b.n	80070ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f000 f9a8 	bl	80073ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800709c:	e006      	b.n	80070ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 f9a4 	bl	80073ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80070aa:	e18d      	b.n	80073c8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ac:	bf00      	nop
    return;
 80070ae:	e18b      	b.n	80073c8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	f040 8167 	bne.w	8007388 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80070ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070be:	f003 0310 	and.w	r3, r3, #16
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f000 8160 	beq.w	8007388 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80070c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070cc:	f003 0310 	and.w	r3, r3, #16
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	f000 8159 	beq.w	8007388 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070d6:	2300      	movs	r3, #0
 80070d8:	60bb      	str	r3, [r7, #8]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	60bb      	str	r3, [r7, #8]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	60bb      	str	r3, [r7, #8]
 80070ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	695b      	ldr	r3, [r3, #20]
 80070f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070f6:	2b40      	cmp	r3, #64	@ 0x40
 80070f8:	f040 80ce 	bne.w	8007298 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007108:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800710c:	2b00      	cmp	r3, #0
 800710e:	f000 80a9 	beq.w	8007264 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007116:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800711a:	429a      	cmp	r2, r3
 800711c:	f080 80a2 	bcs.w	8007264 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007126:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800712c:	69db      	ldr	r3, [r3, #28]
 800712e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007132:	f000 8088 	beq.w	8007246 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	330c      	adds	r3, #12
 800713c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007140:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007144:	e853 3f00 	ldrex	r3, [r3]
 8007148:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800714c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007150:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007154:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	330c      	adds	r3, #12
 800715e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007162:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007166:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800716a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800716e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007172:	e841 2300 	strex	r3, r2, [r1]
 8007176:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800717a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800717e:	2b00      	cmp	r3, #0
 8007180:	d1d9      	bne.n	8007136 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	3314      	adds	r3, #20
 8007188:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800718c:	e853 3f00 	ldrex	r3, [r3]
 8007190:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007192:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007194:	f023 0301 	bic.w	r3, r3, #1
 8007198:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	3314      	adds	r3, #20
 80071a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80071a6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80071aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80071ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80071b2:	e841 2300 	strex	r3, r2, [r1]
 80071b6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80071b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1e1      	bne.n	8007182 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	3314      	adds	r3, #20
 80071c4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071c8:	e853 3f00 	ldrex	r3, [r3]
 80071cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80071ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	3314      	adds	r3, #20
 80071de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80071e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80071e4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80071e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80071ea:	e841 2300 	strex	r3, r2, [r1]
 80071ee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80071f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1e3      	bne.n	80071be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2220      	movs	r2, #32
 80071fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	330c      	adds	r3, #12
 800720a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800720c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800720e:	e853 3f00 	ldrex	r3, [r3]
 8007212:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007214:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007216:	f023 0310 	bic.w	r3, r3, #16
 800721a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	330c      	adds	r3, #12
 8007224:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007228:	65ba      	str	r2, [r7, #88]	@ 0x58
 800722a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800722e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007230:	e841 2300 	strex	r3, r2, [r1]
 8007234:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007236:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007238:	2b00      	cmp	r3, #0
 800723a:	d1e3      	bne.n	8007204 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007240:	4618      	mov	r0, r3
 8007242:	f7fc f8a2 	bl	800338a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2202      	movs	r2, #2
 800724a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007254:	b29b      	uxth	r3, r3
 8007256:	1ad3      	subs	r3, r2, r3
 8007258:	b29b      	uxth	r3, r3
 800725a:	4619      	mov	r1, r3
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 f8cf 	bl	8007400 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007262:	e0b3      	b.n	80073cc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007268:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800726c:	429a      	cmp	r2, r3
 800726e:	f040 80ad 	bne.w	80073cc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007276:	69db      	ldr	r3, [r3, #28]
 8007278:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800727c:	f040 80a6 	bne.w	80073cc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2202      	movs	r2, #2
 8007284:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800728a:	4619      	mov	r1, r3
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f000 f8b7 	bl	8007400 <HAL_UARTEx_RxEventCallback>
      return;
 8007292:	e09b      	b.n	80073cc <HAL_UART_IRQHandler+0x548>
 8007294:	08007605 	.word	0x08007605
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	1ad3      	subs	r3, r2, r3
 80072a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	f000 808e 	beq.w	80073d0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80072b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	f000 8089 	beq.w	80073d0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	330c      	adds	r3, #12
 80072c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072c8:	e853 3f00 	ldrex	r3, [r3]
 80072cc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80072d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	330c      	adds	r3, #12
 80072de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80072e2:	647a      	str	r2, [r7, #68]	@ 0x44
 80072e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072ea:	e841 2300 	strex	r3, r2, [r1]
 80072ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d1e3      	bne.n	80072be <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	3314      	adds	r3, #20
 80072fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007300:	e853 3f00 	ldrex	r3, [r3]
 8007304:	623b      	str	r3, [r7, #32]
   return(result);
 8007306:	6a3b      	ldr	r3, [r7, #32]
 8007308:	f023 0301 	bic.w	r3, r3, #1
 800730c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	3314      	adds	r3, #20
 8007316:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800731a:	633a      	str	r2, [r7, #48]	@ 0x30
 800731c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800731e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007320:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007322:	e841 2300 	strex	r3, r2, [r1]
 8007326:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800732a:	2b00      	cmp	r3, #0
 800732c:	d1e3      	bne.n	80072f6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2220      	movs	r2, #32
 8007332:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	330c      	adds	r3, #12
 8007342:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	e853 3f00 	ldrex	r3, [r3]
 800734a:	60fb      	str	r3, [r7, #12]
   return(result);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f023 0310 	bic.w	r3, r3, #16
 8007352:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	330c      	adds	r3, #12
 800735c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007360:	61fa      	str	r2, [r7, #28]
 8007362:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007364:	69b9      	ldr	r1, [r7, #24]
 8007366:	69fa      	ldr	r2, [r7, #28]
 8007368:	e841 2300 	strex	r3, r2, [r1]
 800736c:	617b      	str	r3, [r7, #20]
   return(result);
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d1e3      	bne.n	800733c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2202      	movs	r2, #2
 8007378:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800737a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800737e:	4619      	mov	r1, r3
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f000 f83d 	bl	8007400 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007386:	e023      	b.n	80073d0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007388:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800738c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007390:	2b00      	cmp	r3, #0
 8007392:	d009      	beq.n	80073a8 <HAL_UART_IRQHandler+0x524>
 8007394:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007398:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800739c:	2b00      	cmp	r3, #0
 800739e:	d003      	beq.n	80073a8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 f940 	bl	8007626 <UART_Transmit_IT>
    return;
 80073a6:	e014      	b.n	80073d2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80073a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d00e      	beq.n	80073d2 <HAL_UART_IRQHandler+0x54e>
 80073b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d008      	beq.n	80073d2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f000 f980 	bl	80076c6 <UART_EndTransmit_IT>
    return;
 80073c6:	e004      	b.n	80073d2 <HAL_UART_IRQHandler+0x54e>
    return;
 80073c8:	bf00      	nop
 80073ca:	e002      	b.n	80073d2 <HAL_UART_IRQHandler+0x54e>
      return;
 80073cc:	bf00      	nop
 80073ce:	e000      	b.n	80073d2 <HAL_UART_IRQHandler+0x54e>
      return;
 80073d0:	bf00      	nop
  }
}
 80073d2:	37e8      	adds	r7, #232	@ 0xe8
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80073e0:	bf00      	nop
 80073e2:	370c      	adds	r7, #12
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr

080073ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b083      	sub	sp, #12
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80073f4:	bf00      	nop
 80073f6:	370c      	adds	r7, #12
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	460b      	mov	r3, r1
 800740a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800740c:	bf00      	nop
 800740e:	370c      	adds	r7, #12
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b086      	sub	sp, #24
 800741c:	af00      	add	r7, sp, #0
 800741e:	60f8      	str	r0, [r7, #12]
 8007420:	60b9      	str	r1, [r7, #8]
 8007422:	603b      	str	r3, [r7, #0]
 8007424:	4613      	mov	r3, r2
 8007426:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007428:	e03b      	b.n	80074a2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800742a:	6a3b      	ldr	r3, [r7, #32]
 800742c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007430:	d037      	beq.n	80074a2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007432:	f7fb fe69 	bl	8003108 <HAL_GetTick>
 8007436:	4602      	mov	r2, r0
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	1ad3      	subs	r3, r2, r3
 800743c:	6a3a      	ldr	r2, [r7, #32]
 800743e:	429a      	cmp	r2, r3
 8007440:	d302      	bcc.n	8007448 <UART_WaitOnFlagUntilTimeout+0x30>
 8007442:	6a3b      	ldr	r3, [r7, #32]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d101      	bne.n	800744c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007448:	2303      	movs	r3, #3
 800744a:	e03a      	b.n	80074c2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	f003 0304 	and.w	r3, r3, #4
 8007456:	2b00      	cmp	r3, #0
 8007458:	d023      	beq.n	80074a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	2b80      	cmp	r3, #128	@ 0x80
 800745e:	d020      	beq.n	80074a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	2b40      	cmp	r3, #64	@ 0x40
 8007464:	d01d      	beq.n	80074a2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f003 0308 	and.w	r3, r3, #8
 8007470:	2b08      	cmp	r3, #8
 8007472:	d116      	bne.n	80074a2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007474:	2300      	movs	r3, #0
 8007476:	617b      	str	r3, [r7, #20]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	617b      	str	r3, [r7, #20]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	617b      	str	r3, [r7, #20]
 8007488:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800748a:	68f8      	ldr	r0, [r7, #12]
 800748c:	f000 f857 	bl	800753e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2208      	movs	r2, #8
 8007494:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2200      	movs	r2, #0
 800749a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	e00f      	b.n	80074c2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	4013      	ands	r3, r2
 80074ac:	68ba      	ldr	r2, [r7, #8]
 80074ae:	429a      	cmp	r2, r3
 80074b0:	bf0c      	ite	eq
 80074b2:	2301      	moveq	r3, #1
 80074b4:	2300      	movne	r3, #0
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	461a      	mov	r2, r3
 80074ba:	79fb      	ldrb	r3, [r7, #7]
 80074bc:	429a      	cmp	r2, r3
 80074be:	d0b4      	beq.n	800742a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074c0:	2300      	movs	r3, #0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3718      	adds	r7, #24
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}

080074ca <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074ca:	b480      	push	{r7}
 80074cc:	b085      	sub	sp, #20
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	60f8      	str	r0, [r7, #12]
 80074d2:	60b9      	str	r1, [r7, #8]
 80074d4:	4613      	mov	r3, r2
 80074d6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	68ba      	ldr	r2, [r7, #8]
 80074dc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	88fa      	ldrh	r2, [r7, #6]
 80074e2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	88fa      	ldrh	r2, [r7, #6]
 80074e8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2200      	movs	r2, #0
 80074ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2222      	movs	r2, #34	@ 0x22
 80074f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	691b      	ldr	r3, [r3, #16]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d007      	beq.n	8007510 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	68da      	ldr	r2, [r3, #12]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800750e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	695a      	ldr	r2, [r3, #20]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f042 0201 	orr.w	r2, r2, #1
 800751e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	68da      	ldr	r2, [r3, #12]
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f042 0220 	orr.w	r2, r2, #32
 800752e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007530:	2300      	movs	r3, #0
}
 8007532:	4618      	mov	r0, r3
 8007534:	3714      	adds	r7, #20
 8007536:	46bd      	mov	sp, r7
 8007538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753c:	4770      	bx	lr

0800753e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800753e:	b480      	push	{r7}
 8007540:	b095      	sub	sp, #84	@ 0x54
 8007542:	af00      	add	r7, sp, #0
 8007544:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	330c      	adds	r3, #12
 800754c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800754e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007550:	e853 3f00 	ldrex	r3, [r3]
 8007554:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007558:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800755c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	330c      	adds	r3, #12
 8007564:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007566:	643a      	str	r2, [r7, #64]	@ 0x40
 8007568:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800756a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800756c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800756e:	e841 2300 	strex	r3, r2, [r1]
 8007572:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007576:	2b00      	cmp	r3, #0
 8007578:	d1e5      	bne.n	8007546 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	3314      	adds	r3, #20
 8007580:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007582:	6a3b      	ldr	r3, [r7, #32]
 8007584:	e853 3f00 	ldrex	r3, [r3]
 8007588:	61fb      	str	r3, [r7, #28]
   return(result);
 800758a:	69fb      	ldr	r3, [r7, #28]
 800758c:	f023 0301 	bic.w	r3, r3, #1
 8007590:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	3314      	adds	r3, #20
 8007598:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800759a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800759c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800759e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80075a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075a2:	e841 2300 	strex	r3, r2, [r1]
 80075a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80075a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1e5      	bne.n	800757a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d119      	bne.n	80075ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	330c      	adds	r3, #12
 80075bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	e853 3f00 	ldrex	r3, [r3]
 80075c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	f023 0310 	bic.w	r3, r3, #16
 80075cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	330c      	adds	r3, #12
 80075d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075d6:	61ba      	str	r2, [r7, #24]
 80075d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075da:	6979      	ldr	r1, [r7, #20]
 80075dc:	69ba      	ldr	r2, [r7, #24]
 80075de:	e841 2300 	strex	r3, r2, [r1]
 80075e2:	613b      	str	r3, [r7, #16]
   return(result);
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d1e5      	bne.n	80075b6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2220      	movs	r2, #32
 80075ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2200      	movs	r2, #0
 80075f6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80075f8:	bf00      	nop
 80075fa:	3754      	adds	r7, #84	@ 0x54
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b084      	sub	sp, #16
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007610:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2200      	movs	r2, #0
 8007616:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007618:	68f8      	ldr	r0, [r7, #12]
 800761a:	f7ff fee7 	bl	80073ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800761e:	bf00      	nop
 8007620:	3710      	adds	r7, #16
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}

08007626 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007626:	b480      	push	{r7}
 8007628:	b085      	sub	sp, #20
 800762a:	af00      	add	r7, sp, #0
 800762c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007634:	b2db      	uxtb	r3, r3
 8007636:	2b21      	cmp	r3, #33	@ 0x21
 8007638:	d13e      	bne.n	80076b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007642:	d114      	bne.n	800766e <UART_Transmit_IT+0x48>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	691b      	ldr	r3, [r3, #16]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d110      	bne.n	800766e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6a1b      	ldr	r3, [r3, #32]
 8007650:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	881b      	ldrh	r3, [r3, #0]
 8007656:	461a      	mov	r2, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007660:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6a1b      	ldr	r3, [r3, #32]
 8007666:	1c9a      	adds	r2, r3, #2
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	621a      	str	r2, [r3, #32]
 800766c:	e008      	b.n	8007680 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6a1b      	ldr	r3, [r3, #32]
 8007672:	1c59      	adds	r1, r3, #1
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	6211      	str	r1, [r2, #32]
 8007678:	781a      	ldrb	r2, [r3, #0]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007684:	b29b      	uxth	r3, r3
 8007686:	3b01      	subs	r3, #1
 8007688:	b29b      	uxth	r3, r3
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	4619      	mov	r1, r3
 800768e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007690:	2b00      	cmp	r3, #0
 8007692:	d10f      	bne.n	80076b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	68da      	ldr	r2, [r3, #12]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	68da      	ldr	r2, [r3, #12]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80076b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80076b4:	2300      	movs	r3, #0
 80076b6:	e000      	b.n	80076ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80076b8:	2302      	movs	r3, #2
  }
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3714      	adds	r7, #20
 80076be:	46bd      	mov	sp, r7
 80076c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c4:	4770      	bx	lr

080076c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80076c6:	b580      	push	{r7, lr}
 80076c8:	b082      	sub	sp, #8
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	68da      	ldr	r2, [r3, #12]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2220      	movs	r2, #32
 80076e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f7ff fe76 	bl	80073d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80076ec:	2300      	movs	r3, #0
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3708      	adds	r7, #8
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}

080076f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80076f6:	b580      	push	{r7, lr}
 80076f8:	b08c      	sub	sp, #48	@ 0x30
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80076fe:	2300      	movs	r3, #0
 8007700:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007702:	2300      	movs	r3, #0
 8007704:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800770c:	b2db      	uxtb	r3, r3
 800770e:	2b22      	cmp	r3, #34	@ 0x22
 8007710:	f040 80aa 	bne.w	8007868 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	689b      	ldr	r3, [r3, #8]
 8007718:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800771c:	d115      	bne.n	800774a <UART_Receive_IT+0x54>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	691b      	ldr	r3, [r3, #16]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d111      	bne.n	800774a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800772a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	b29b      	uxth	r3, r3
 8007734:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007738:	b29a      	uxth	r2, r3
 800773a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800773c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007742:	1c9a      	adds	r2, r3, #2
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	629a      	str	r2, [r3, #40]	@ 0x28
 8007748:	e024      	b.n	8007794 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800774e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007758:	d007      	beq.n	800776a <UART_Receive_IT+0x74>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d10a      	bne.n	8007778 <UART_Receive_IT+0x82>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d106      	bne.n	8007778 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	b2da      	uxtb	r2, r3
 8007772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007774:	701a      	strb	r2, [r3, #0]
 8007776:	e008      	b.n	800778a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	b2db      	uxtb	r3, r3
 8007780:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007784:	b2da      	uxtb	r2, r3
 8007786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007788:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800778e:	1c5a      	adds	r2, r3, #1
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007798:	b29b      	uxth	r3, r3
 800779a:	3b01      	subs	r3, #1
 800779c:	b29b      	uxth	r3, r3
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	4619      	mov	r1, r3
 80077a2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d15d      	bne.n	8007864 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	68da      	ldr	r2, [r3, #12]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f022 0220 	bic.w	r2, r2, #32
 80077b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	68da      	ldr	r2, [r3, #12]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80077c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	695a      	ldr	r2, [r3, #20]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f022 0201 	bic.w	r2, r2, #1
 80077d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2220      	movs	r2, #32
 80077dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2200      	movs	r2, #0
 80077e4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077ea:	2b01      	cmp	r3, #1
 80077ec:	d135      	bne.n	800785a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	330c      	adds	r3, #12
 80077fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	e853 3f00 	ldrex	r3, [r3]
 8007802:	613b      	str	r3, [r7, #16]
   return(result);
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	f023 0310 	bic.w	r3, r3, #16
 800780a:	627b      	str	r3, [r7, #36]	@ 0x24
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	330c      	adds	r3, #12
 8007812:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007814:	623a      	str	r2, [r7, #32]
 8007816:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007818:	69f9      	ldr	r1, [r7, #28]
 800781a:	6a3a      	ldr	r2, [r7, #32]
 800781c:	e841 2300 	strex	r3, r2, [r1]
 8007820:	61bb      	str	r3, [r7, #24]
   return(result);
 8007822:	69bb      	ldr	r3, [r7, #24]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d1e5      	bne.n	80077f4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f003 0310 	and.w	r3, r3, #16
 8007832:	2b10      	cmp	r3, #16
 8007834:	d10a      	bne.n	800784c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007836:	2300      	movs	r3, #0
 8007838:	60fb      	str	r3, [r7, #12]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	60fb      	str	r3, [r7, #12]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	60fb      	str	r3, [r7, #12]
 800784a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007850:	4619      	mov	r1, r3
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f7ff fdd4 	bl	8007400 <HAL_UARTEx_RxEventCallback>
 8007858:	e002      	b.n	8007860 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f7fa f864 	bl	8001928 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007860:	2300      	movs	r3, #0
 8007862:	e002      	b.n	800786a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007864:	2300      	movs	r3, #0
 8007866:	e000      	b.n	800786a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007868:	2302      	movs	r3, #2
  }
}
 800786a:	4618      	mov	r0, r3
 800786c:	3730      	adds	r7, #48	@ 0x30
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
	...

08007874 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007874:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007878:	b0c0      	sub	sp, #256	@ 0x100
 800787a:	af00      	add	r7, sp, #0
 800787c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	691b      	ldr	r3, [r3, #16]
 8007888:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800788c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007890:	68d9      	ldr	r1, [r3, #12]
 8007892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007896:	681a      	ldr	r2, [r3, #0]
 8007898:	ea40 0301 	orr.w	r3, r0, r1
 800789c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800789e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078a2:	689a      	ldr	r2, [r3, #8]
 80078a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078a8:	691b      	ldr	r3, [r3, #16]
 80078aa:	431a      	orrs	r2, r3
 80078ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078b0:	695b      	ldr	r3, [r3, #20]
 80078b2:	431a      	orrs	r2, r3
 80078b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078b8:	69db      	ldr	r3, [r3, #28]
 80078ba:	4313      	orrs	r3, r2
 80078bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80078c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80078cc:	f021 010c 	bic.w	r1, r1, #12
 80078d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80078da:	430b      	orrs	r3, r1
 80078dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80078de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	695b      	ldr	r3, [r3, #20]
 80078e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80078ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078ee:	6999      	ldr	r1, [r3, #24]
 80078f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	ea40 0301 	orr.w	r3, r0, r1
 80078fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80078fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007900:	681a      	ldr	r2, [r3, #0]
 8007902:	4b8f      	ldr	r3, [pc, #572]	@ (8007b40 <UART_SetConfig+0x2cc>)
 8007904:	429a      	cmp	r2, r3
 8007906:	d005      	beq.n	8007914 <UART_SetConfig+0xa0>
 8007908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	4b8d      	ldr	r3, [pc, #564]	@ (8007b44 <UART_SetConfig+0x2d0>)
 8007910:	429a      	cmp	r2, r3
 8007912:	d104      	bne.n	800791e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007914:	f7fe fa5a 	bl	8005dcc <HAL_RCC_GetPCLK2Freq>
 8007918:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800791c:	e003      	b.n	8007926 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800791e:	f7fe fa41 	bl	8005da4 <HAL_RCC_GetPCLK1Freq>
 8007922:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800792a:	69db      	ldr	r3, [r3, #28]
 800792c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007930:	f040 810c 	bne.w	8007b4c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007934:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007938:	2200      	movs	r2, #0
 800793a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800793e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007942:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007946:	4622      	mov	r2, r4
 8007948:	462b      	mov	r3, r5
 800794a:	1891      	adds	r1, r2, r2
 800794c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800794e:	415b      	adcs	r3, r3
 8007950:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007952:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007956:	4621      	mov	r1, r4
 8007958:	eb12 0801 	adds.w	r8, r2, r1
 800795c:	4629      	mov	r1, r5
 800795e:	eb43 0901 	adc.w	r9, r3, r1
 8007962:	f04f 0200 	mov.w	r2, #0
 8007966:	f04f 0300 	mov.w	r3, #0
 800796a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800796e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007972:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007976:	4690      	mov	r8, r2
 8007978:	4699      	mov	r9, r3
 800797a:	4623      	mov	r3, r4
 800797c:	eb18 0303 	adds.w	r3, r8, r3
 8007980:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007984:	462b      	mov	r3, r5
 8007986:	eb49 0303 	adc.w	r3, r9, r3
 800798a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800798e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	2200      	movs	r2, #0
 8007996:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800799a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800799e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80079a2:	460b      	mov	r3, r1
 80079a4:	18db      	adds	r3, r3, r3
 80079a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80079a8:	4613      	mov	r3, r2
 80079aa:	eb42 0303 	adc.w	r3, r2, r3
 80079ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80079b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80079b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80079b8:	f7f9 f966 	bl	8000c88 <__aeabi_uldivmod>
 80079bc:	4602      	mov	r2, r0
 80079be:	460b      	mov	r3, r1
 80079c0:	4b61      	ldr	r3, [pc, #388]	@ (8007b48 <UART_SetConfig+0x2d4>)
 80079c2:	fba3 2302 	umull	r2, r3, r3, r2
 80079c6:	095b      	lsrs	r3, r3, #5
 80079c8:	011c      	lsls	r4, r3, #4
 80079ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079ce:	2200      	movs	r2, #0
 80079d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80079d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80079d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80079dc:	4642      	mov	r2, r8
 80079de:	464b      	mov	r3, r9
 80079e0:	1891      	adds	r1, r2, r2
 80079e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80079e4:	415b      	adcs	r3, r3
 80079e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80079ec:	4641      	mov	r1, r8
 80079ee:	eb12 0a01 	adds.w	sl, r2, r1
 80079f2:	4649      	mov	r1, r9
 80079f4:	eb43 0b01 	adc.w	fp, r3, r1
 80079f8:	f04f 0200 	mov.w	r2, #0
 80079fc:	f04f 0300 	mov.w	r3, #0
 8007a00:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007a04:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007a08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a0c:	4692      	mov	sl, r2
 8007a0e:	469b      	mov	fp, r3
 8007a10:	4643      	mov	r3, r8
 8007a12:	eb1a 0303 	adds.w	r3, sl, r3
 8007a16:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007a1a:	464b      	mov	r3, r9
 8007a1c:	eb4b 0303 	adc.w	r3, fp, r3
 8007a20:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a30:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007a34:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007a38:	460b      	mov	r3, r1
 8007a3a:	18db      	adds	r3, r3, r3
 8007a3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a3e:	4613      	mov	r3, r2
 8007a40:	eb42 0303 	adc.w	r3, r2, r3
 8007a44:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007a4a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007a4e:	f7f9 f91b 	bl	8000c88 <__aeabi_uldivmod>
 8007a52:	4602      	mov	r2, r0
 8007a54:	460b      	mov	r3, r1
 8007a56:	4611      	mov	r1, r2
 8007a58:	4b3b      	ldr	r3, [pc, #236]	@ (8007b48 <UART_SetConfig+0x2d4>)
 8007a5a:	fba3 2301 	umull	r2, r3, r3, r1
 8007a5e:	095b      	lsrs	r3, r3, #5
 8007a60:	2264      	movs	r2, #100	@ 0x64
 8007a62:	fb02 f303 	mul.w	r3, r2, r3
 8007a66:	1acb      	subs	r3, r1, r3
 8007a68:	00db      	lsls	r3, r3, #3
 8007a6a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007a6e:	4b36      	ldr	r3, [pc, #216]	@ (8007b48 <UART_SetConfig+0x2d4>)
 8007a70:	fba3 2302 	umull	r2, r3, r3, r2
 8007a74:	095b      	lsrs	r3, r3, #5
 8007a76:	005b      	lsls	r3, r3, #1
 8007a78:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007a7c:	441c      	add	r4, r3
 8007a7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a82:	2200      	movs	r2, #0
 8007a84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a88:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007a8c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007a90:	4642      	mov	r2, r8
 8007a92:	464b      	mov	r3, r9
 8007a94:	1891      	adds	r1, r2, r2
 8007a96:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007a98:	415b      	adcs	r3, r3
 8007a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a9c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007aa0:	4641      	mov	r1, r8
 8007aa2:	1851      	adds	r1, r2, r1
 8007aa4:	6339      	str	r1, [r7, #48]	@ 0x30
 8007aa6:	4649      	mov	r1, r9
 8007aa8:	414b      	adcs	r3, r1
 8007aaa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aac:	f04f 0200 	mov.w	r2, #0
 8007ab0:	f04f 0300 	mov.w	r3, #0
 8007ab4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007ab8:	4659      	mov	r1, fp
 8007aba:	00cb      	lsls	r3, r1, #3
 8007abc:	4651      	mov	r1, sl
 8007abe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ac2:	4651      	mov	r1, sl
 8007ac4:	00ca      	lsls	r2, r1, #3
 8007ac6:	4610      	mov	r0, r2
 8007ac8:	4619      	mov	r1, r3
 8007aca:	4603      	mov	r3, r0
 8007acc:	4642      	mov	r2, r8
 8007ace:	189b      	adds	r3, r3, r2
 8007ad0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ad4:	464b      	mov	r3, r9
 8007ad6:	460a      	mov	r2, r1
 8007ad8:	eb42 0303 	adc.w	r3, r2, r3
 8007adc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007aec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007af0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007af4:	460b      	mov	r3, r1
 8007af6:	18db      	adds	r3, r3, r3
 8007af8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007afa:	4613      	mov	r3, r2
 8007afc:	eb42 0303 	adc.w	r3, r2, r3
 8007b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007b06:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007b0a:	f7f9 f8bd 	bl	8000c88 <__aeabi_uldivmod>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	460b      	mov	r3, r1
 8007b12:	4b0d      	ldr	r3, [pc, #52]	@ (8007b48 <UART_SetConfig+0x2d4>)
 8007b14:	fba3 1302 	umull	r1, r3, r3, r2
 8007b18:	095b      	lsrs	r3, r3, #5
 8007b1a:	2164      	movs	r1, #100	@ 0x64
 8007b1c:	fb01 f303 	mul.w	r3, r1, r3
 8007b20:	1ad3      	subs	r3, r2, r3
 8007b22:	00db      	lsls	r3, r3, #3
 8007b24:	3332      	adds	r3, #50	@ 0x32
 8007b26:	4a08      	ldr	r2, [pc, #32]	@ (8007b48 <UART_SetConfig+0x2d4>)
 8007b28:	fba2 2303 	umull	r2, r3, r2, r3
 8007b2c:	095b      	lsrs	r3, r3, #5
 8007b2e:	f003 0207 	and.w	r2, r3, #7
 8007b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4422      	add	r2, r4
 8007b3a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007b3c:	e106      	b.n	8007d4c <UART_SetConfig+0x4d8>
 8007b3e:	bf00      	nop
 8007b40:	40011000 	.word	0x40011000
 8007b44:	40011400 	.word	0x40011400
 8007b48:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b50:	2200      	movs	r2, #0
 8007b52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b56:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007b5a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007b5e:	4642      	mov	r2, r8
 8007b60:	464b      	mov	r3, r9
 8007b62:	1891      	adds	r1, r2, r2
 8007b64:	6239      	str	r1, [r7, #32]
 8007b66:	415b      	adcs	r3, r3
 8007b68:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b6a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007b6e:	4641      	mov	r1, r8
 8007b70:	1854      	adds	r4, r2, r1
 8007b72:	4649      	mov	r1, r9
 8007b74:	eb43 0501 	adc.w	r5, r3, r1
 8007b78:	f04f 0200 	mov.w	r2, #0
 8007b7c:	f04f 0300 	mov.w	r3, #0
 8007b80:	00eb      	lsls	r3, r5, #3
 8007b82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b86:	00e2      	lsls	r2, r4, #3
 8007b88:	4614      	mov	r4, r2
 8007b8a:	461d      	mov	r5, r3
 8007b8c:	4643      	mov	r3, r8
 8007b8e:	18e3      	adds	r3, r4, r3
 8007b90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007b94:	464b      	mov	r3, r9
 8007b96:	eb45 0303 	adc.w	r3, r5, r3
 8007b9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007b9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007baa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007bae:	f04f 0200 	mov.w	r2, #0
 8007bb2:	f04f 0300 	mov.w	r3, #0
 8007bb6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007bba:	4629      	mov	r1, r5
 8007bbc:	008b      	lsls	r3, r1, #2
 8007bbe:	4621      	mov	r1, r4
 8007bc0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007bc4:	4621      	mov	r1, r4
 8007bc6:	008a      	lsls	r2, r1, #2
 8007bc8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007bcc:	f7f9 f85c 	bl	8000c88 <__aeabi_uldivmod>
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	460b      	mov	r3, r1
 8007bd4:	4b60      	ldr	r3, [pc, #384]	@ (8007d58 <UART_SetConfig+0x4e4>)
 8007bd6:	fba3 2302 	umull	r2, r3, r3, r2
 8007bda:	095b      	lsrs	r3, r3, #5
 8007bdc:	011c      	lsls	r4, r3, #4
 8007bde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007be2:	2200      	movs	r2, #0
 8007be4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007be8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007bec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007bf0:	4642      	mov	r2, r8
 8007bf2:	464b      	mov	r3, r9
 8007bf4:	1891      	adds	r1, r2, r2
 8007bf6:	61b9      	str	r1, [r7, #24]
 8007bf8:	415b      	adcs	r3, r3
 8007bfa:	61fb      	str	r3, [r7, #28]
 8007bfc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c00:	4641      	mov	r1, r8
 8007c02:	1851      	adds	r1, r2, r1
 8007c04:	6139      	str	r1, [r7, #16]
 8007c06:	4649      	mov	r1, r9
 8007c08:	414b      	adcs	r3, r1
 8007c0a:	617b      	str	r3, [r7, #20]
 8007c0c:	f04f 0200 	mov.w	r2, #0
 8007c10:	f04f 0300 	mov.w	r3, #0
 8007c14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007c18:	4659      	mov	r1, fp
 8007c1a:	00cb      	lsls	r3, r1, #3
 8007c1c:	4651      	mov	r1, sl
 8007c1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c22:	4651      	mov	r1, sl
 8007c24:	00ca      	lsls	r2, r1, #3
 8007c26:	4610      	mov	r0, r2
 8007c28:	4619      	mov	r1, r3
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	4642      	mov	r2, r8
 8007c2e:	189b      	adds	r3, r3, r2
 8007c30:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007c34:	464b      	mov	r3, r9
 8007c36:	460a      	mov	r2, r1
 8007c38:	eb42 0303 	adc.w	r3, r2, r3
 8007c3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	2200      	movs	r2, #0
 8007c48:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007c4a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007c4c:	f04f 0200 	mov.w	r2, #0
 8007c50:	f04f 0300 	mov.w	r3, #0
 8007c54:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007c58:	4649      	mov	r1, r9
 8007c5a:	008b      	lsls	r3, r1, #2
 8007c5c:	4641      	mov	r1, r8
 8007c5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c62:	4641      	mov	r1, r8
 8007c64:	008a      	lsls	r2, r1, #2
 8007c66:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007c6a:	f7f9 f80d 	bl	8000c88 <__aeabi_uldivmod>
 8007c6e:	4602      	mov	r2, r0
 8007c70:	460b      	mov	r3, r1
 8007c72:	4611      	mov	r1, r2
 8007c74:	4b38      	ldr	r3, [pc, #224]	@ (8007d58 <UART_SetConfig+0x4e4>)
 8007c76:	fba3 2301 	umull	r2, r3, r3, r1
 8007c7a:	095b      	lsrs	r3, r3, #5
 8007c7c:	2264      	movs	r2, #100	@ 0x64
 8007c7e:	fb02 f303 	mul.w	r3, r2, r3
 8007c82:	1acb      	subs	r3, r1, r3
 8007c84:	011b      	lsls	r3, r3, #4
 8007c86:	3332      	adds	r3, #50	@ 0x32
 8007c88:	4a33      	ldr	r2, [pc, #204]	@ (8007d58 <UART_SetConfig+0x4e4>)
 8007c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c8e:	095b      	lsrs	r3, r3, #5
 8007c90:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007c94:	441c      	add	r4, r3
 8007c96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	673b      	str	r3, [r7, #112]	@ 0x70
 8007c9e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007ca0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007ca4:	4642      	mov	r2, r8
 8007ca6:	464b      	mov	r3, r9
 8007ca8:	1891      	adds	r1, r2, r2
 8007caa:	60b9      	str	r1, [r7, #8]
 8007cac:	415b      	adcs	r3, r3
 8007cae:	60fb      	str	r3, [r7, #12]
 8007cb0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007cb4:	4641      	mov	r1, r8
 8007cb6:	1851      	adds	r1, r2, r1
 8007cb8:	6039      	str	r1, [r7, #0]
 8007cba:	4649      	mov	r1, r9
 8007cbc:	414b      	adcs	r3, r1
 8007cbe:	607b      	str	r3, [r7, #4]
 8007cc0:	f04f 0200 	mov.w	r2, #0
 8007cc4:	f04f 0300 	mov.w	r3, #0
 8007cc8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007ccc:	4659      	mov	r1, fp
 8007cce:	00cb      	lsls	r3, r1, #3
 8007cd0:	4651      	mov	r1, sl
 8007cd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007cd6:	4651      	mov	r1, sl
 8007cd8:	00ca      	lsls	r2, r1, #3
 8007cda:	4610      	mov	r0, r2
 8007cdc:	4619      	mov	r1, r3
 8007cde:	4603      	mov	r3, r0
 8007ce0:	4642      	mov	r2, r8
 8007ce2:	189b      	adds	r3, r3, r2
 8007ce4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ce6:	464b      	mov	r3, r9
 8007ce8:	460a      	mov	r2, r1
 8007cea:	eb42 0303 	adc.w	r3, r2, r3
 8007cee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	663b      	str	r3, [r7, #96]	@ 0x60
 8007cfa:	667a      	str	r2, [r7, #100]	@ 0x64
 8007cfc:	f04f 0200 	mov.w	r2, #0
 8007d00:	f04f 0300 	mov.w	r3, #0
 8007d04:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007d08:	4649      	mov	r1, r9
 8007d0a:	008b      	lsls	r3, r1, #2
 8007d0c:	4641      	mov	r1, r8
 8007d0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d12:	4641      	mov	r1, r8
 8007d14:	008a      	lsls	r2, r1, #2
 8007d16:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007d1a:	f7f8 ffb5 	bl	8000c88 <__aeabi_uldivmod>
 8007d1e:	4602      	mov	r2, r0
 8007d20:	460b      	mov	r3, r1
 8007d22:	4b0d      	ldr	r3, [pc, #52]	@ (8007d58 <UART_SetConfig+0x4e4>)
 8007d24:	fba3 1302 	umull	r1, r3, r3, r2
 8007d28:	095b      	lsrs	r3, r3, #5
 8007d2a:	2164      	movs	r1, #100	@ 0x64
 8007d2c:	fb01 f303 	mul.w	r3, r1, r3
 8007d30:	1ad3      	subs	r3, r2, r3
 8007d32:	011b      	lsls	r3, r3, #4
 8007d34:	3332      	adds	r3, #50	@ 0x32
 8007d36:	4a08      	ldr	r2, [pc, #32]	@ (8007d58 <UART_SetConfig+0x4e4>)
 8007d38:	fba2 2303 	umull	r2, r3, r2, r3
 8007d3c:	095b      	lsrs	r3, r3, #5
 8007d3e:	f003 020f 	and.w	r2, r3, #15
 8007d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4422      	add	r2, r4
 8007d4a:	609a      	str	r2, [r3, #8]
}
 8007d4c:	bf00      	nop
 8007d4e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007d52:	46bd      	mov	sp, r7
 8007d54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d58:	51eb851f 	.word	0x51eb851f

08007d5c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d5c:	b084      	sub	sp, #16
 8007d5e:	b580      	push	{r7, lr}
 8007d60:	b084      	sub	sp, #16
 8007d62:	af00      	add	r7, sp, #0
 8007d64:	6078      	str	r0, [r7, #4]
 8007d66:	f107 001c 	add.w	r0, r7, #28
 8007d6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007d6e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d123      	bne.n	8007dbe <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d7a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007d8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	68db      	ldr	r3, [r3, #12]
 8007d96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007d9e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d105      	bne.n	8007db2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	68db      	ldr	r3, [r3, #12]
 8007daa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f000 faa0 	bl	80082f8 <USB_CoreReset>
 8007db8:	4603      	mov	r3, r0
 8007dba:	73fb      	strb	r3, [r7, #15]
 8007dbc:	e01b      	b.n	8007df6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	68db      	ldr	r3, [r3, #12]
 8007dc2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f000 fa94 	bl	80082f8 <USB_CoreReset>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007dd4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d106      	bne.n	8007dea <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007de0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	639a      	str	r2, [r3, #56]	@ 0x38
 8007de8:	e005      	b.n	8007df6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007df6:	7fbb      	ldrb	r3, [r7, #30]
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	d10b      	bne.n	8007e14 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	f043 0206 	orr.w	r2, r3, #6
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	689b      	ldr	r3, [r3, #8]
 8007e0c:	f043 0220 	orr.w	r2, r3, #32
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3710      	adds	r7, #16
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e20:	b004      	add	sp, #16
 8007e22:	4770      	bx	lr

08007e24 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b083      	sub	sp, #12
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	689b      	ldr	r3, [r3, #8]
 8007e30:	f023 0201 	bic.w	r2, r3, #1
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e38:	2300      	movs	r3, #0
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	370c      	adds	r7, #12
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e44:	4770      	bx	lr

08007e46 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007e46:	b580      	push	{r7, lr}
 8007e48:	b084      	sub	sp, #16
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
 8007e4e:	460b      	mov	r3, r1
 8007e50:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007e52:	2300      	movs	r3, #0
 8007e54:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	68db      	ldr	r3, [r3, #12]
 8007e5a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007e62:	78fb      	ldrb	r3, [r7, #3]
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d115      	bne.n	8007e94 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	68db      	ldr	r3, [r3, #12]
 8007e6c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007e74:	200a      	movs	r0, #10
 8007e76:	f7fb f953 	bl	8003120 <HAL_Delay>
      ms += 10U;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	330a      	adds	r3, #10
 8007e7e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f000 fa2b 	bl	80082dc <USB_GetMode>
 8007e86:	4603      	mov	r3, r0
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	d01e      	beq.n	8007eca <USB_SetCurrentMode+0x84>
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2bc7      	cmp	r3, #199	@ 0xc7
 8007e90:	d9f0      	bls.n	8007e74 <USB_SetCurrentMode+0x2e>
 8007e92:	e01a      	b.n	8007eca <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007e94:	78fb      	ldrb	r3, [r7, #3]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d115      	bne.n	8007ec6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	68db      	ldr	r3, [r3, #12]
 8007e9e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007ea6:	200a      	movs	r0, #10
 8007ea8:	f7fb f93a 	bl	8003120 <HAL_Delay>
      ms += 10U;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	330a      	adds	r3, #10
 8007eb0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 fa12 	bl	80082dc <USB_GetMode>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d005      	beq.n	8007eca <USB_SetCurrentMode+0x84>
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2bc7      	cmp	r3, #199	@ 0xc7
 8007ec2:	d9f0      	bls.n	8007ea6 <USB_SetCurrentMode+0x60>
 8007ec4:	e001      	b.n	8007eca <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	e005      	b.n	8007ed6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2bc8      	cmp	r3, #200	@ 0xc8
 8007ece:	d101      	bne.n	8007ed4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e000      	b.n	8007ed6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007ed4:	2300      	movs	r3, #0
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3710      	adds	r7, #16
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}
	...

08007ee0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ee0:	b084      	sub	sp, #16
 8007ee2:	b580      	push	{r7, lr}
 8007ee4:	b086      	sub	sp, #24
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6078      	str	r0, [r7, #4]
 8007eea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007eee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007efa:	2300      	movs	r3, #0
 8007efc:	613b      	str	r3, [r7, #16]
 8007efe:	e009      	b.n	8007f14 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007f00:	687a      	ldr	r2, [r7, #4]
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	3340      	adds	r3, #64	@ 0x40
 8007f06:	009b      	lsls	r3, r3, #2
 8007f08:	4413      	add	r3, r2
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	3301      	adds	r3, #1
 8007f12:	613b      	str	r3, [r7, #16]
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	2b0e      	cmp	r3, #14
 8007f18:	d9f2      	bls.n	8007f00 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007f1a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d11c      	bne.n	8007f5c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	68fa      	ldr	r2, [r7, #12]
 8007f2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f30:	f043 0302 	orr.w	r3, r3, #2
 8007f34:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f3a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f46:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f52:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f5a:	e00b      	b.n	8007f74 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f60:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f6c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007f80:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d10d      	bne.n	8007fa4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007f88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d104      	bne.n	8007f9a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007f90:	2100      	movs	r1, #0
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 f968 	bl	8008268 <USB_SetDevSpeed>
 8007f98:	e008      	b.n	8007fac <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007f9a:	2101      	movs	r1, #1
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f000 f963 	bl	8008268 <USB_SetDevSpeed>
 8007fa2:	e003      	b.n	8007fac <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007fa4:	2103      	movs	r1, #3
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f000 f95e 	bl	8008268 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007fac:	2110      	movs	r1, #16
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 f8fa 	bl	80081a8 <USB_FlushTxFifo>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d001      	beq.n	8007fbe <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f000 f924 	bl	800820c <USB_FlushRxFifo>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d001      	beq.n	8007fce <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fec:	461a      	mov	r2, r3
 8007fee:	2300      	movs	r3, #0
 8007ff0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	613b      	str	r3, [r7, #16]
 8007ff6:	e043      	b.n	8008080 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	015a      	lsls	r2, r3, #5
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	4413      	add	r3, r2
 8008000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800800a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800800e:	d118      	bne.n	8008042 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d10a      	bne.n	800802c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	015a      	lsls	r2, r3, #5
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	4413      	add	r3, r2
 800801e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008022:	461a      	mov	r2, r3
 8008024:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008028:	6013      	str	r3, [r2, #0]
 800802a:	e013      	b.n	8008054 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	015a      	lsls	r2, r3, #5
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	4413      	add	r3, r2
 8008034:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008038:	461a      	mov	r2, r3
 800803a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800803e:	6013      	str	r3, [r2, #0]
 8008040:	e008      	b.n	8008054 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	015a      	lsls	r2, r3, #5
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	4413      	add	r3, r2
 800804a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800804e:	461a      	mov	r2, r3
 8008050:	2300      	movs	r3, #0
 8008052:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	015a      	lsls	r2, r3, #5
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	4413      	add	r3, r2
 800805c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008060:	461a      	mov	r2, r3
 8008062:	2300      	movs	r3, #0
 8008064:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	015a      	lsls	r2, r3, #5
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	4413      	add	r3, r2
 800806e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008072:	461a      	mov	r2, r3
 8008074:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008078:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	3301      	adds	r3, #1
 800807e:	613b      	str	r3, [r7, #16]
 8008080:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008084:	461a      	mov	r2, r3
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	4293      	cmp	r3, r2
 800808a:	d3b5      	bcc.n	8007ff8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800808c:	2300      	movs	r3, #0
 800808e:	613b      	str	r3, [r7, #16]
 8008090:	e043      	b.n	800811a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	015a      	lsls	r2, r3, #5
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	4413      	add	r3, r2
 800809a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080a8:	d118      	bne.n	80080dc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d10a      	bne.n	80080c6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	015a      	lsls	r2, r3, #5
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	4413      	add	r3, r2
 80080b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080bc:	461a      	mov	r2, r3
 80080be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80080c2:	6013      	str	r3, [r2, #0]
 80080c4:	e013      	b.n	80080ee <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	015a      	lsls	r2, r3, #5
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	4413      	add	r3, r2
 80080ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080d2:	461a      	mov	r2, r3
 80080d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80080d8:	6013      	str	r3, [r2, #0]
 80080da:	e008      	b.n	80080ee <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	015a      	lsls	r2, r3, #5
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	4413      	add	r3, r2
 80080e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080e8:	461a      	mov	r2, r3
 80080ea:	2300      	movs	r3, #0
 80080ec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	015a      	lsls	r2, r3, #5
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	4413      	add	r3, r2
 80080f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080fa:	461a      	mov	r2, r3
 80080fc:	2300      	movs	r3, #0
 80080fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	015a      	lsls	r2, r3, #5
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	4413      	add	r3, r2
 8008108:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800810c:	461a      	mov	r2, r3
 800810e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008112:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	3301      	adds	r3, #1
 8008118:	613b      	str	r3, [r7, #16]
 800811a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800811e:	461a      	mov	r2, r3
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	4293      	cmp	r3, r2
 8008124:	d3b5      	bcc.n	8008092 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	68fa      	ldr	r2, [r7, #12]
 8008130:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008134:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008138:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008146:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008148:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800814c:	2b00      	cmp	r3, #0
 800814e:	d105      	bne.n	800815c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	699b      	ldr	r3, [r3, #24]
 8008154:	f043 0210 	orr.w	r2, r3, #16
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	699a      	ldr	r2, [r3, #24]
 8008160:	4b10      	ldr	r3, [pc, #64]	@ (80081a4 <USB_DevInit+0x2c4>)
 8008162:	4313      	orrs	r3, r2
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008168:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800816c:	2b00      	cmp	r3, #0
 800816e:	d005      	beq.n	800817c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	699b      	ldr	r3, [r3, #24]
 8008174:	f043 0208 	orr.w	r2, r3, #8
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800817c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008180:	2b01      	cmp	r3, #1
 8008182:	d107      	bne.n	8008194 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	699b      	ldr	r3, [r3, #24]
 8008188:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800818c:	f043 0304 	orr.w	r3, r3, #4
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008194:	7dfb      	ldrb	r3, [r7, #23]
}
 8008196:	4618      	mov	r0, r3
 8008198:	3718      	adds	r7, #24
 800819a:	46bd      	mov	sp, r7
 800819c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80081a0:	b004      	add	sp, #16
 80081a2:	4770      	bx	lr
 80081a4:	803c3800 	.word	0x803c3800

080081a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b085      	sub	sp, #20
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
 80081b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80081b2:	2300      	movs	r3, #0
 80081b4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	3301      	adds	r3, #1
 80081ba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081c2:	d901      	bls.n	80081c8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80081c4:	2303      	movs	r3, #3
 80081c6:	e01b      	b.n	8008200 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	691b      	ldr	r3, [r3, #16]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	daf2      	bge.n	80081b6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80081d0:	2300      	movs	r3, #0
 80081d2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	019b      	lsls	r3, r3, #6
 80081d8:	f043 0220 	orr.w	r2, r3, #32
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	3301      	adds	r3, #1
 80081e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081ec:	d901      	bls.n	80081f2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80081ee:	2303      	movs	r3, #3
 80081f0:	e006      	b.n	8008200 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	691b      	ldr	r3, [r3, #16]
 80081f6:	f003 0320 	and.w	r3, r3, #32
 80081fa:	2b20      	cmp	r3, #32
 80081fc:	d0f0      	beq.n	80081e0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80081fe:	2300      	movs	r3, #0
}
 8008200:	4618      	mov	r0, r3
 8008202:	3714      	adds	r7, #20
 8008204:	46bd      	mov	sp, r7
 8008206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820a:	4770      	bx	lr

0800820c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800820c:	b480      	push	{r7}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008214:	2300      	movs	r3, #0
 8008216:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	3301      	adds	r3, #1
 800821c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008224:	d901      	bls.n	800822a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008226:	2303      	movs	r3, #3
 8008228:	e018      	b.n	800825c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	691b      	ldr	r3, [r3, #16]
 800822e:	2b00      	cmp	r3, #0
 8008230:	daf2      	bge.n	8008218 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008232:	2300      	movs	r3, #0
 8008234:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2210      	movs	r2, #16
 800823a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	3301      	adds	r3, #1
 8008240:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008248:	d901      	bls.n	800824e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800824a:	2303      	movs	r3, #3
 800824c:	e006      	b.n	800825c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	f003 0310 	and.w	r3, r3, #16
 8008256:	2b10      	cmp	r3, #16
 8008258:	d0f0      	beq.n	800823c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800825a:	2300      	movs	r3, #0
}
 800825c:	4618      	mov	r0, r3
 800825e:	3714      	adds	r7, #20
 8008260:	46bd      	mov	sp, r7
 8008262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008266:	4770      	bx	lr

08008268 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008268:	b480      	push	{r7}
 800826a:	b085      	sub	sp, #20
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	460b      	mov	r3, r1
 8008272:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800827e:	681a      	ldr	r2, [r3, #0]
 8008280:	78fb      	ldrb	r3, [r7, #3]
 8008282:	68f9      	ldr	r1, [r7, #12]
 8008284:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008288:	4313      	orrs	r3, r2
 800828a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800828c:	2300      	movs	r3, #0
}
 800828e:	4618      	mov	r0, r3
 8008290:	3714      	adds	r7, #20
 8008292:	46bd      	mov	sp, r7
 8008294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008298:	4770      	bx	lr

0800829a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800829a:	b480      	push	{r7}
 800829c:	b085      	sub	sp, #20
 800829e:	af00      	add	r7, sp, #0
 80082a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	68fa      	ldr	r2, [r7, #12]
 80082b0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80082b4:	f023 0303 	bic.w	r3, r3, #3
 80082b8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	68fa      	ldr	r2, [r7, #12]
 80082c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082c8:	f043 0302 	orr.w	r3, r3, #2
 80082cc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80082ce:	2300      	movs	r3, #0
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	3714      	adds	r7, #20
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	4770      	bx	lr

080082dc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80082dc:	b480      	push	{r7}
 80082de:	b083      	sub	sp, #12
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	695b      	ldr	r3, [r3, #20]
 80082e8:	f003 0301 	and.w	r3, r3, #1
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b085      	sub	sp, #20
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008300:	2300      	movs	r3, #0
 8008302:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	3301      	adds	r3, #1
 8008308:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008310:	d901      	bls.n	8008316 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008312:	2303      	movs	r3, #3
 8008314:	e022      	b.n	800835c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	691b      	ldr	r3, [r3, #16]
 800831a:	2b00      	cmp	r3, #0
 800831c:	daf2      	bge.n	8008304 <USB_CoreReset+0xc>

  count = 10U;
 800831e:	230a      	movs	r3, #10
 8008320:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008322:	e002      	b.n	800832a <USB_CoreReset+0x32>
  {
    count--;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	3b01      	subs	r3, #1
 8008328:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d1f9      	bne.n	8008324 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	691b      	ldr	r3, [r3, #16]
 8008334:	f043 0201 	orr.w	r2, r3, #1
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	3301      	adds	r3, #1
 8008340:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008348:	d901      	bls.n	800834e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800834a:	2303      	movs	r3, #3
 800834c:	e006      	b.n	800835c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	f003 0301 	and.w	r3, r3, #1
 8008356:	2b01      	cmp	r3, #1
 8008358:	d0f0      	beq.n	800833c <USB_CoreReset+0x44>

  return HAL_OK;
 800835a:	2300      	movs	r3, #0
}
 800835c:	4618      	mov	r0, r3
 800835e:	3714      	adds	r7, #20
 8008360:	46bd      	mov	sp, r7
 8008362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008366:	4770      	bx	lr

08008368 <__cvt>:
 8008368:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800836c:	ec57 6b10 	vmov	r6, r7, d0
 8008370:	2f00      	cmp	r7, #0
 8008372:	460c      	mov	r4, r1
 8008374:	4619      	mov	r1, r3
 8008376:	463b      	mov	r3, r7
 8008378:	bfbb      	ittet	lt
 800837a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800837e:	461f      	movlt	r7, r3
 8008380:	2300      	movge	r3, #0
 8008382:	232d      	movlt	r3, #45	@ 0x2d
 8008384:	700b      	strb	r3, [r1, #0]
 8008386:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008388:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800838c:	4691      	mov	r9, r2
 800838e:	f023 0820 	bic.w	r8, r3, #32
 8008392:	bfbc      	itt	lt
 8008394:	4632      	movlt	r2, r6
 8008396:	4616      	movlt	r6, r2
 8008398:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800839c:	d005      	beq.n	80083aa <__cvt+0x42>
 800839e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80083a2:	d100      	bne.n	80083a6 <__cvt+0x3e>
 80083a4:	3401      	adds	r4, #1
 80083a6:	2102      	movs	r1, #2
 80083a8:	e000      	b.n	80083ac <__cvt+0x44>
 80083aa:	2103      	movs	r1, #3
 80083ac:	ab03      	add	r3, sp, #12
 80083ae:	9301      	str	r3, [sp, #4]
 80083b0:	ab02      	add	r3, sp, #8
 80083b2:	9300      	str	r3, [sp, #0]
 80083b4:	ec47 6b10 	vmov	d0, r6, r7
 80083b8:	4653      	mov	r3, sl
 80083ba:	4622      	mov	r2, r4
 80083bc:	f000 fe70 	bl	80090a0 <_dtoa_r>
 80083c0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80083c4:	4605      	mov	r5, r0
 80083c6:	d119      	bne.n	80083fc <__cvt+0x94>
 80083c8:	f019 0f01 	tst.w	r9, #1
 80083cc:	d00e      	beq.n	80083ec <__cvt+0x84>
 80083ce:	eb00 0904 	add.w	r9, r0, r4
 80083d2:	2200      	movs	r2, #0
 80083d4:	2300      	movs	r3, #0
 80083d6:	4630      	mov	r0, r6
 80083d8:	4639      	mov	r1, r7
 80083da:	f7f8 fb95 	bl	8000b08 <__aeabi_dcmpeq>
 80083de:	b108      	cbz	r0, 80083e4 <__cvt+0x7c>
 80083e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80083e4:	2230      	movs	r2, #48	@ 0x30
 80083e6:	9b03      	ldr	r3, [sp, #12]
 80083e8:	454b      	cmp	r3, r9
 80083ea:	d31e      	bcc.n	800842a <__cvt+0xc2>
 80083ec:	9b03      	ldr	r3, [sp, #12]
 80083ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80083f0:	1b5b      	subs	r3, r3, r5
 80083f2:	4628      	mov	r0, r5
 80083f4:	6013      	str	r3, [r2, #0]
 80083f6:	b004      	add	sp, #16
 80083f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008400:	eb00 0904 	add.w	r9, r0, r4
 8008404:	d1e5      	bne.n	80083d2 <__cvt+0x6a>
 8008406:	7803      	ldrb	r3, [r0, #0]
 8008408:	2b30      	cmp	r3, #48	@ 0x30
 800840a:	d10a      	bne.n	8008422 <__cvt+0xba>
 800840c:	2200      	movs	r2, #0
 800840e:	2300      	movs	r3, #0
 8008410:	4630      	mov	r0, r6
 8008412:	4639      	mov	r1, r7
 8008414:	f7f8 fb78 	bl	8000b08 <__aeabi_dcmpeq>
 8008418:	b918      	cbnz	r0, 8008422 <__cvt+0xba>
 800841a:	f1c4 0401 	rsb	r4, r4, #1
 800841e:	f8ca 4000 	str.w	r4, [sl]
 8008422:	f8da 3000 	ldr.w	r3, [sl]
 8008426:	4499      	add	r9, r3
 8008428:	e7d3      	b.n	80083d2 <__cvt+0x6a>
 800842a:	1c59      	adds	r1, r3, #1
 800842c:	9103      	str	r1, [sp, #12]
 800842e:	701a      	strb	r2, [r3, #0]
 8008430:	e7d9      	b.n	80083e6 <__cvt+0x7e>

08008432 <__exponent>:
 8008432:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008434:	2900      	cmp	r1, #0
 8008436:	bfba      	itte	lt
 8008438:	4249      	neglt	r1, r1
 800843a:	232d      	movlt	r3, #45	@ 0x2d
 800843c:	232b      	movge	r3, #43	@ 0x2b
 800843e:	2909      	cmp	r1, #9
 8008440:	7002      	strb	r2, [r0, #0]
 8008442:	7043      	strb	r3, [r0, #1]
 8008444:	dd29      	ble.n	800849a <__exponent+0x68>
 8008446:	f10d 0307 	add.w	r3, sp, #7
 800844a:	461d      	mov	r5, r3
 800844c:	270a      	movs	r7, #10
 800844e:	461a      	mov	r2, r3
 8008450:	fbb1 f6f7 	udiv	r6, r1, r7
 8008454:	fb07 1416 	mls	r4, r7, r6, r1
 8008458:	3430      	adds	r4, #48	@ 0x30
 800845a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800845e:	460c      	mov	r4, r1
 8008460:	2c63      	cmp	r4, #99	@ 0x63
 8008462:	f103 33ff 	add.w	r3, r3, #4294967295
 8008466:	4631      	mov	r1, r6
 8008468:	dcf1      	bgt.n	800844e <__exponent+0x1c>
 800846a:	3130      	adds	r1, #48	@ 0x30
 800846c:	1e94      	subs	r4, r2, #2
 800846e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008472:	1c41      	adds	r1, r0, #1
 8008474:	4623      	mov	r3, r4
 8008476:	42ab      	cmp	r3, r5
 8008478:	d30a      	bcc.n	8008490 <__exponent+0x5e>
 800847a:	f10d 0309 	add.w	r3, sp, #9
 800847e:	1a9b      	subs	r3, r3, r2
 8008480:	42ac      	cmp	r4, r5
 8008482:	bf88      	it	hi
 8008484:	2300      	movhi	r3, #0
 8008486:	3302      	adds	r3, #2
 8008488:	4403      	add	r3, r0
 800848a:	1a18      	subs	r0, r3, r0
 800848c:	b003      	add	sp, #12
 800848e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008490:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008494:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008498:	e7ed      	b.n	8008476 <__exponent+0x44>
 800849a:	2330      	movs	r3, #48	@ 0x30
 800849c:	3130      	adds	r1, #48	@ 0x30
 800849e:	7083      	strb	r3, [r0, #2]
 80084a0:	70c1      	strb	r1, [r0, #3]
 80084a2:	1d03      	adds	r3, r0, #4
 80084a4:	e7f1      	b.n	800848a <__exponent+0x58>
	...

080084a8 <_printf_float>:
 80084a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ac:	b08d      	sub	sp, #52	@ 0x34
 80084ae:	460c      	mov	r4, r1
 80084b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80084b4:	4616      	mov	r6, r2
 80084b6:	461f      	mov	r7, r3
 80084b8:	4605      	mov	r5, r0
 80084ba:	f000 fcef 	bl	8008e9c <_localeconv_r>
 80084be:	6803      	ldr	r3, [r0, #0]
 80084c0:	9304      	str	r3, [sp, #16]
 80084c2:	4618      	mov	r0, r3
 80084c4:	f7f7 fef4 	bl	80002b0 <strlen>
 80084c8:	2300      	movs	r3, #0
 80084ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80084cc:	f8d8 3000 	ldr.w	r3, [r8]
 80084d0:	9005      	str	r0, [sp, #20]
 80084d2:	3307      	adds	r3, #7
 80084d4:	f023 0307 	bic.w	r3, r3, #7
 80084d8:	f103 0208 	add.w	r2, r3, #8
 80084dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80084e0:	f8d4 b000 	ldr.w	fp, [r4]
 80084e4:	f8c8 2000 	str.w	r2, [r8]
 80084e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80084ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80084f0:	9307      	str	r3, [sp, #28]
 80084f2:	f8cd 8018 	str.w	r8, [sp, #24]
 80084f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80084fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084fe:	4b9c      	ldr	r3, [pc, #624]	@ (8008770 <_printf_float+0x2c8>)
 8008500:	f04f 32ff 	mov.w	r2, #4294967295
 8008504:	f7f8 fb32 	bl	8000b6c <__aeabi_dcmpun>
 8008508:	bb70      	cbnz	r0, 8008568 <_printf_float+0xc0>
 800850a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800850e:	4b98      	ldr	r3, [pc, #608]	@ (8008770 <_printf_float+0x2c8>)
 8008510:	f04f 32ff 	mov.w	r2, #4294967295
 8008514:	f7f8 fb0c 	bl	8000b30 <__aeabi_dcmple>
 8008518:	bb30      	cbnz	r0, 8008568 <_printf_float+0xc0>
 800851a:	2200      	movs	r2, #0
 800851c:	2300      	movs	r3, #0
 800851e:	4640      	mov	r0, r8
 8008520:	4649      	mov	r1, r9
 8008522:	f7f8 fafb 	bl	8000b1c <__aeabi_dcmplt>
 8008526:	b110      	cbz	r0, 800852e <_printf_float+0x86>
 8008528:	232d      	movs	r3, #45	@ 0x2d
 800852a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800852e:	4a91      	ldr	r2, [pc, #580]	@ (8008774 <_printf_float+0x2cc>)
 8008530:	4b91      	ldr	r3, [pc, #580]	@ (8008778 <_printf_float+0x2d0>)
 8008532:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008536:	bf8c      	ite	hi
 8008538:	4690      	movhi	r8, r2
 800853a:	4698      	movls	r8, r3
 800853c:	2303      	movs	r3, #3
 800853e:	6123      	str	r3, [r4, #16]
 8008540:	f02b 0304 	bic.w	r3, fp, #4
 8008544:	6023      	str	r3, [r4, #0]
 8008546:	f04f 0900 	mov.w	r9, #0
 800854a:	9700      	str	r7, [sp, #0]
 800854c:	4633      	mov	r3, r6
 800854e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008550:	4621      	mov	r1, r4
 8008552:	4628      	mov	r0, r5
 8008554:	f000 f9d2 	bl	80088fc <_printf_common>
 8008558:	3001      	adds	r0, #1
 800855a:	f040 808d 	bne.w	8008678 <_printf_float+0x1d0>
 800855e:	f04f 30ff 	mov.w	r0, #4294967295
 8008562:	b00d      	add	sp, #52	@ 0x34
 8008564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008568:	4642      	mov	r2, r8
 800856a:	464b      	mov	r3, r9
 800856c:	4640      	mov	r0, r8
 800856e:	4649      	mov	r1, r9
 8008570:	f7f8 fafc 	bl	8000b6c <__aeabi_dcmpun>
 8008574:	b140      	cbz	r0, 8008588 <_printf_float+0xe0>
 8008576:	464b      	mov	r3, r9
 8008578:	2b00      	cmp	r3, #0
 800857a:	bfbc      	itt	lt
 800857c:	232d      	movlt	r3, #45	@ 0x2d
 800857e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008582:	4a7e      	ldr	r2, [pc, #504]	@ (800877c <_printf_float+0x2d4>)
 8008584:	4b7e      	ldr	r3, [pc, #504]	@ (8008780 <_printf_float+0x2d8>)
 8008586:	e7d4      	b.n	8008532 <_printf_float+0x8a>
 8008588:	6863      	ldr	r3, [r4, #4]
 800858a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800858e:	9206      	str	r2, [sp, #24]
 8008590:	1c5a      	adds	r2, r3, #1
 8008592:	d13b      	bne.n	800860c <_printf_float+0x164>
 8008594:	2306      	movs	r3, #6
 8008596:	6063      	str	r3, [r4, #4]
 8008598:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800859c:	2300      	movs	r3, #0
 800859e:	6022      	str	r2, [r4, #0]
 80085a0:	9303      	str	r3, [sp, #12]
 80085a2:	ab0a      	add	r3, sp, #40	@ 0x28
 80085a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80085a8:	ab09      	add	r3, sp, #36	@ 0x24
 80085aa:	9300      	str	r3, [sp, #0]
 80085ac:	6861      	ldr	r1, [r4, #4]
 80085ae:	ec49 8b10 	vmov	d0, r8, r9
 80085b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80085b6:	4628      	mov	r0, r5
 80085b8:	f7ff fed6 	bl	8008368 <__cvt>
 80085bc:	9b06      	ldr	r3, [sp, #24]
 80085be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80085c0:	2b47      	cmp	r3, #71	@ 0x47
 80085c2:	4680      	mov	r8, r0
 80085c4:	d129      	bne.n	800861a <_printf_float+0x172>
 80085c6:	1cc8      	adds	r0, r1, #3
 80085c8:	db02      	blt.n	80085d0 <_printf_float+0x128>
 80085ca:	6863      	ldr	r3, [r4, #4]
 80085cc:	4299      	cmp	r1, r3
 80085ce:	dd41      	ble.n	8008654 <_printf_float+0x1ac>
 80085d0:	f1aa 0a02 	sub.w	sl, sl, #2
 80085d4:	fa5f fa8a 	uxtb.w	sl, sl
 80085d8:	3901      	subs	r1, #1
 80085da:	4652      	mov	r2, sl
 80085dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80085e0:	9109      	str	r1, [sp, #36]	@ 0x24
 80085e2:	f7ff ff26 	bl	8008432 <__exponent>
 80085e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80085e8:	1813      	adds	r3, r2, r0
 80085ea:	2a01      	cmp	r2, #1
 80085ec:	4681      	mov	r9, r0
 80085ee:	6123      	str	r3, [r4, #16]
 80085f0:	dc02      	bgt.n	80085f8 <_printf_float+0x150>
 80085f2:	6822      	ldr	r2, [r4, #0]
 80085f4:	07d2      	lsls	r2, r2, #31
 80085f6:	d501      	bpl.n	80085fc <_printf_float+0x154>
 80085f8:	3301      	adds	r3, #1
 80085fa:	6123      	str	r3, [r4, #16]
 80085fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008600:	2b00      	cmp	r3, #0
 8008602:	d0a2      	beq.n	800854a <_printf_float+0xa2>
 8008604:	232d      	movs	r3, #45	@ 0x2d
 8008606:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800860a:	e79e      	b.n	800854a <_printf_float+0xa2>
 800860c:	9a06      	ldr	r2, [sp, #24]
 800860e:	2a47      	cmp	r2, #71	@ 0x47
 8008610:	d1c2      	bne.n	8008598 <_printf_float+0xf0>
 8008612:	2b00      	cmp	r3, #0
 8008614:	d1c0      	bne.n	8008598 <_printf_float+0xf0>
 8008616:	2301      	movs	r3, #1
 8008618:	e7bd      	b.n	8008596 <_printf_float+0xee>
 800861a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800861e:	d9db      	bls.n	80085d8 <_printf_float+0x130>
 8008620:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008624:	d118      	bne.n	8008658 <_printf_float+0x1b0>
 8008626:	2900      	cmp	r1, #0
 8008628:	6863      	ldr	r3, [r4, #4]
 800862a:	dd0b      	ble.n	8008644 <_printf_float+0x19c>
 800862c:	6121      	str	r1, [r4, #16]
 800862e:	b913      	cbnz	r3, 8008636 <_printf_float+0x18e>
 8008630:	6822      	ldr	r2, [r4, #0]
 8008632:	07d0      	lsls	r0, r2, #31
 8008634:	d502      	bpl.n	800863c <_printf_float+0x194>
 8008636:	3301      	adds	r3, #1
 8008638:	440b      	add	r3, r1
 800863a:	6123      	str	r3, [r4, #16]
 800863c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800863e:	f04f 0900 	mov.w	r9, #0
 8008642:	e7db      	b.n	80085fc <_printf_float+0x154>
 8008644:	b913      	cbnz	r3, 800864c <_printf_float+0x1a4>
 8008646:	6822      	ldr	r2, [r4, #0]
 8008648:	07d2      	lsls	r2, r2, #31
 800864a:	d501      	bpl.n	8008650 <_printf_float+0x1a8>
 800864c:	3302      	adds	r3, #2
 800864e:	e7f4      	b.n	800863a <_printf_float+0x192>
 8008650:	2301      	movs	r3, #1
 8008652:	e7f2      	b.n	800863a <_printf_float+0x192>
 8008654:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008658:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800865a:	4299      	cmp	r1, r3
 800865c:	db05      	blt.n	800866a <_printf_float+0x1c2>
 800865e:	6823      	ldr	r3, [r4, #0]
 8008660:	6121      	str	r1, [r4, #16]
 8008662:	07d8      	lsls	r0, r3, #31
 8008664:	d5ea      	bpl.n	800863c <_printf_float+0x194>
 8008666:	1c4b      	adds	r3, r1, #1
 8008668:	e7e7      	b.n	800863a <_printf_float+0x192>
 800866a:	2900      	cmp	r1, #0
 800866c:	bfd4      	ite	le
 800866e:	f1c1 0202 	rsble	r2, r1, #2
 8008672:	2201      	movgt	r2, #1
 8008674:	4413      	add	r3, r2
 8008676:	e7e0      	b.n	800863a <_printf_float+0x192>
 8008678:	6823      	ldr	r3, [r4, #0]
 800867a:	055a      	lsls	r2, r3, #21
 800867c:	d407      	bmi.n	800868e <_printf_float+0x1e6>
 800867e:	6923      	ldr	r3, [r4, #16]
 8008680:	4642      	mov	r2, r8
 8008682:	4631      	mov	r1, r6
 8008684:	4628      	mov	r0, r5
 8008686:	47b8      	blx	r7
 8008688:	3001      	adds	r0, #1
 800868a:	d12b      	bne.n	80086e4 <_printf_float+0x23c>
 800868c:	e767      	b.n	800855e <_printf_float+0xb6>
 800868e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008692:	f240 80dd 	bls.w	8008850 <_printf_float+0x3a8>
 8008696:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800869a:	2200      	movs	r2, #0
 800869c:	2300      	movs	r3, #0
 800869e:	f7f8 fa33 	bl	8000b08 <__aeabi_dcmpeq>
 80086a2:	2800      	cmp	r0, #0
 80086a4:	d033      	beq.n	800870e <_printf_float+0x266>
 80086a6:	4a37      	ldr	r2, [pc, #220]	@ (8008784 <_printf_float+0x2dc>)
 80086a8:	2301      	movs	r3, #1
 80086aa:	4631      	mov	r1, r6
 80086ac:	4628      	mov	r0, r5
 80086ae:	47b8      	blx	r7
 80086b0:	3001      	adds	r0, #1
 80086b2:	f43f af54 	beq.w	800855e <_printf_float+0xb6>
 80086b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80086ba:	4543      	cmp	r3, r8
 80086bc:	db02      	blt.n	80086c4 <_printf_float+0x21c>
 80086be:	6823      	ldr	r3, [r4, #0]
 80086c0:	07d8      	lsls	r0, r3, #31
 80086c2:	d50f      	bpl.n	80086e4 <_printf_float+0x23c>
 80086c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086c8:	4631      	mov	r1, r6
 80086ca:	4628      	mov	r0, r5
 80086cc:	47b8      	blx	r7
 80086ce:	3001      	adds	r0, #1
 80086d0:	f43f af45 	beq.w	800855e <_printf_float+0xb6>
 80086d4:	f04f 0900 	mov.w	r9, #0
 80086d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80086dc:	f104 0a1a 	add.w	sl, r4, #26
 80086e0:	45c8      	cmp	r8, r9
 80086e2:	dc09      	bgt.n	80086f8 <_printf_float+0x250>
 80086e4:	6823      	ldr	r3, [r4, #0]
 80086e6:	079b      	lsls	r3, r3, #30
 80086e8:	f100 8103 	bmi.w	80088f2 <_printf_float+0x44a>
 80086ec:	68e0      	ldr	r0, [r4, #12]
 80086ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086f0:	4298      	cmp	r0, r3
 80086f2:	bfb8      	it	lt
 80086f4:	4618      	movlt	r0, r3
 80086f6:	e734      	b.n	8008562 <_printf_float+0xba>
 80086f8:	2301      	movs	r3, #1
 80086fa:	4652      	mov	r2, sl
 80086fc:	4631      	mov	r1, r6
 80086fe:	4628      	mov	r0, r5
 8008700:	47b8      	blx	r7
 8008702:	3001      	adds	r0, #1
 8008704:	f43f af2b 	beq.w	800855e <_printf_float+0xb6>
 8008708:	f109 0901 	add.w	r9, r9, #1
 800870c:	e7e8      	b.n	80086e0 <_printf_float+0x238>
 800870e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008710:	2b00      	cmp	r3, #0
 8008712:	dc39      	bgt.n	8008788 <_printf_float+0x2e0>
 8008714:	4a1b      	ldr	r2, [pc, #108]	@ (8008784 <_printf_float+0x2dc>)
 8008716:	2301      	movs	r3, #1
 8008718:	4631      	mov	r1, r6
 800871a:	4628      	mov	r0, r5
 800871c:	47b8      	blx	r7
 800871e:	3001      	adds	r0, #1
 8008720:	f43f af1d 	beq.w	800855e <_printf_float+0xb6>
 8008724:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008728:	ea59 0303 	orrs.w	r3, r9, r3
 800872c:	d102      	bne.n	8008734 <_printf_float+0x28c>
 800872e:	6823      	ldr	r3, [r4, #0]
 8008730:	07d9      	lsls	r1, r3, #31
 8008732:	d5d7      	bpl.n	80086e4 <_printf_float+0x23c>
 8008734:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008738:	4631      	mov	r1, r6
 800873a:	4628      	mov	r0, r5
 800873c:	47b8      	blx	r7
 800873e:	3001      	adds	r0, #1
 8008740:	f43f af0d 	beq.w	800855e <_printf_float+0xb6>
 8008744:	f04f 0a00 	mov.w	sl, #0
 8008748:	f104 0b1a 	add.w	fp, r4, #26
 800874c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800874e:	425b      	negs	r3, r3
 8008750:	4553      	cmp	r3, sl
 8008752:	dc01      	bgt.n	8008758 <_printf_float+0x2b0>
 8008754:	464b      	mov	r3, r9
 8008756:	e793      	b.n	8008680 <_printf_float+0x1d8>
 8008758:	2301      	movs	r3, #1
 800875a:	465a      	mov	r2, fp
 800875c:	4631      	mov	r1, r6
 800875e:	4628      	mov	r0, r5
 8008760:	47b8      	blx	r7
 8008762:	3001      	adds	r0, #1
 8008764:	f43f aefb 	beq.w	800855e <_printf_float+0xb6>
 8008768:	f10a 0a01 	add.w	sl, sl, #1
 800876c:	e7ee      	b.n	800874c <_printf_float+0x2a4>
 800876e:	bf00      	nop
 8008770:	7fefffff 	.word	0x7fefffff
 8008774:	0800bfc4 	.word	0x0800bfc4
 8008778:	0800bfc0 	.word	0x0800bfc0
 800877c:	0800bfcc 	.word	0x0800bfcc
 8008780:	0800bfc8 	.word	0x0800bfc8
 8008784:	0800bfd0 	.word	0x0800bfd0
 8008788:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800878a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800878e:	4553      	cmp	r3, sl
 8008790:	bfa8      	it	ge
 8008792:	4653      	movge	r3, sl
 8008794:	2b00      	cmp	r3, #0
 8008796:	4699      	mov	r9, r3
 8008798:	dc36      	bgt.n	8008808 <_printf_float+0x360>
 800879a:	f04f 0b00 	mov.w	fp, #0
 800879e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087a2:	f104 021a 	add.w	r2, r4, #26
 80087a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80087a8:	9306      	str	r3, [sp, #24]
 80087aa:	eba3 0309 	sub.w	r3, r3, r9
 80087ae:	455b      	cmp	r3, fp
 80087b0:	dc31      	bgt.n	8008816 <_printf_float+0x36e>
 80087b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087b4:	459a      	cmp	sl, r3
 80087b6:	dc3a      	bgt.n	800882e <_printf_float+0x386>
 80087b8:	6823      	ldr	r3, [r4, #0]
 80087ba:	07da      	lsls	r2, r3, #31
 80087bc:	d437      	bmi.n	800882e <_printf_float+0x386>
 80087be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087c0:	ebaa 0903 	sub.w	r9, sl, r3
 80087c4:	9b06      	ldr	r3, [sp, #24]
 80087c6:	ebaa 0303 	sub.w	r3, sl, r3
 80087ca:	4599      	cmp	r9, r3
 80087cc:	bfa8      	it	ge
 80087ce:	4699      	movge	r9, r3
 80087d0:	f1b9 0f00 	cmp.w	r9, #0
 80087d4:	dc33      	bgt.n	800883e <_printf_float+0x396>
 80087d6:	f04f 0800 	mov.w	r8, #0
 80087da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087de:	f104 0b1a 	add.w	fp, r4, #26
 80087e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087e4:	ebaa 0303 	sub.w	r3, sl, r3
 80087e8:	eba3 0309 	sub.w	r3, r3, r9
 80087ec:	4543      	cmp	r3, r8
 80087ee:	f77f af79 	ble.w	80086e4 <_printf_float+0x23c>
 80087f2:	2301      	movs	r3, #1
 80087f4:	465a      	mov	r2, fp
 80087f6:	4631      	mov	r1, r6
 80087f8:	4628      	mov	r0, r5
 80087fa:	47b8      	blx	r7
 80087fc:	3001      	adds	r0, #1
 80087fe:	f43f aeae 	beq.w	800855e <_printf_float+0xb6>
 8008802:	f108 0801 	add.w	r8, r8, #1
 8008806:	e7ec      	b.n	80087e2 <_printf_float+0x33a>
 8008808:	4642      	mov	r2, r8
 800880a:	4631      	mov	r1, r6
 800880c:	4628      	mov	r0, r5
 800880e:	47b8      	blx	r7
 8008810:	3001      	adds	r0, #1
 8008812:	d1c2      	bne.n	800879a <_printf_float+0x2f2>
 8008814:	e6a3      	b.n	800855e <_printf_float+0xb6>
 8008816:	2301      	movs	r3, #1
 8008818:	4631      	mov	r1, r6
 800881a:	4628      	mov	r0, r5
 800881c:	9206      	str	r2, [sp, #24]
 800881e:	47b8      	blx	r7
 8008820:	3001      	adds	r0, #1
 8008822:	f43f ae9c 	beq.w	800855e <_printf_float+0xb6>
 8008826:	9a06      	ldr	r2, [sp, #24]
 8008828:	f10b 0b01 	add.w	fp, fp, #1
 800882c:	e7bb      	b.n	80087a6 <_printf_float+0x2fe>
 800882e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008832:	4631      	mov	r1, r6
 8008834:	4628      	mov	r0, r5
 8008836:	47b8      	blx	r7
 8008838:	3001      	adds	r0, #1
 800883a:	d1c0      	bne.n	80087be <_printf_float+0x316>
 800883c:	e68f      	b.n	800855e <_printf_float+0xb6>
 800883e:	9a06      	ldr	r2, [sp, #24]
 8008840:	464b      	mov	r3, r9
 8008842:	4442      	add	r2, r8
 8008844:	4631      	mov	r1, r6
 8008846:	4628      	mov	r0, r5
 8008848:	47b8      	blx	r7
 800884a:	3001      	adds	r0, #1
 800884c:	d1c3      	bne.n	80087d6 <_printf_float+0x32e>
 800884e:	e686      	b.n	800855e <_printf_float+0xb6>
 8008850:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008854:	f1ba 0f01 	cmp.w	sl, #1
 8008858:	dc01      	bgt.n	800885e <_printf_float+0x3b6>
 800885a:	07db      	lsls	r3, r3, #31
 800885c:	d536      	bpl.n	80088cc <_printf_float+0x424>
 800885e:	2301      	movs	r3, #1
 8008860:	4642      	mov	r2, r8
 8008862:	4631      	mov	r1, r6
 8008864:	4628      	mov	r0, r5
 8008866:	47b8      	blx	r7
 8008868:	3001      	adds	r0, #1
 800886a:	f43f ae78 	beq.w	800855e <_printf_float+0xb6>
 800886e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008872:	4631      	mov	r1, r6
 8008874:	4628      	mov	r0, r5
 8008876:	47b8      	blx	r7
 8008878:	3001      	adds	r0, #1
 800887a:	f43f ae70 	beq.w	800855e <_printf_float+0xb6>
 800887e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008882:	2200      	movs	r2, #0
 8008884:	2300      	movs	r3, #0
 8008886:	f10a 3aff 	add.w	sl, sl, #4294967295
 800888a:	f7f8 f93d 	bl	8000b08 <__aeabi_dcmpeq>
 800888e:	b9c0      	cbnz	r0, 80088c2 <_printf_float+0x41a>
 8008890:	4653      	mov	r3, sl
 8008892:	f108 0201 	add.w	r2, r8, #1
 8008896:	4631      	mov	r1, r6
 8008898:	4628      	mov	r0, r5
 800889a:	47b8      	blx	r7
 800889c:	3001      	adds	r0, #1
 800889e:	d10c      	bne.n	80088ba <_printf_float+0x412>
 80088a0:	e65d      	b.n	800855e <_printf_float+0xb6>
 80088a2:	2301      	movs	r3, #1
 80088a4:	465a      	mov	r2, fp
 80088a6:	4631      	mov	r1, r6
 80088a8:	4628      	mov	r0, r5
 80088aa:	47b8      	blx	r7
 80088ac:	3001      	adds	r0, #1
 80088ae:	f43f ae56 	beq.w	800855e <_printf_float+0xb6>
 80088b2:	f108 0801 	add.w	r8, r8, #1
 80088b6:	45d0      	cmp	r8, sl
 80088b8:	dbf3      	blt.n	80088a2 <_printf_float+0x3fa>
 80088ba:	464b      	mov	r3, r9
 80088bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80088c0:	e6df      	b.n	8008682 <_printf_float+0x1da>
 80088c2:	f04f 0800 	mov.w	r8, #0
 80088c6:	f104 0b1a 	add.w	fp, r4, #26
 80088ca:	e7f4      	b.n	80088b6 <_printf_float+0x40e>
 80088cc:	2301      	movs	r3, #1
 80088ce:	4642      	mov	r2, r8
 80088d0:	e7e1      	b.n	8008896 <_printf_float+0x3ee>
 80088d2:	2301      	movs	r3, #1
 80088d4:	464a      	mov	r2, r9
 80088d6:	4631      	mov	r1, r6
 80088d8:	4628      	mov	r0, r5
 80088da:	47b8      	blx	r7
 80088dc:	3001      	adds	r0, #1
 80088de:	f43f ae3e 	beq.w	800855e <_printf_float+0xb6>
 80088e2:	f108 0801 	add.w	r8, r8, #1
 80088e6:	68e3      	ldr	r3, [r4, #12]
 80088e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80088ea:	1a5b      	subs	r3, r3, r1
 80088ec:	4543      	cmp	r3, r8
 80088ee:	dcf0      	bgt.n	80088d2 <_printf_float+0x42a>
 80088f0:	e6fc      	b.n	80086ec <_printf_float+0x244>
 80088f2:	f04f 0800 	mov.w	r8, #0
 80088f6:	f104 0919 	add.w	r9, r4, #25
 80088fa:	e7f4      	b.n	80088e6 <_printf_float+0x43e>

080088fc <_printf_common>:
 80088fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008900:	4616      	mov	r6, r2
 8008902:	4698      	mov	r8, r3
 8008904:	688a      	ldr	r2, [r1, #8]
 8008906:	690b      	ldr	r3, [r1, #16]
 8008908:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800890c:	4293      	cmp	r3, r2
 800890e:	bfb8      	it	lt
 8008910:	4613      	movlt	r3, r2
 8008912:	6033      	str	r3, [r6, #0]
 8008914:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008918:	4607      	mov	r7, r0
 800891a:	460c      	mov	r4, r1
 800891c:	b10a      	cbz	r2, 8008922 <_printf_common+0x26>
 800891e:	3301      	adds	r3, #1
 8008920:	6033      	str	r3, [r6, #0]
 8008922:	6823      	ldr	r3, [r4, #0]
 8008924:	0699      	lsls	r1, r3, #26
 8008926:	bf42      	ittt	mi
 8008928:	6833      	ldrmi	r3, [r6, #0]
 800892a:	3302      	addmi	r3, #2
 800892c:	6033      	strmi	r3, [r6, #0]
 800892e:	6825      	ldr	r5, [r4, #0]
 8008930:	f015 0506 	ands.w	r5, r5, #6
 8008934:	d106      	bne.n	8008944 <_printf_common+0x48>
 8008936:	f104 0a19 	add.w	sl, r4, #25
 800893a:	68e3      	ldr	r3, [r4, #12]
 800893c:	6832      	ldr	r2, [r6, #0]
 800893e:	1a9b      	subs	r3, r3, r2
 8008940:	42ab      	cmp	r3, r5
 8008942:	dc26      	bgt.n	8008992 <_printf_common+0x96>
 8008944:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008948:	6822      	ldr	r2, [r4, #0]
 800894a:	3b00      	subs	r3, #0
 800894c:	bf18      	it	ne
 800894e:	2301      	movne	r3, #1
 8008950:	0692      	lsls	r2, r2, #26
 8008952:	d42b      	bmi.n	80089ac <_printf_common+0xb0>
 8008954:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008958:	4641      	mov	r1, r8
 800895a:	4638      	mov	r0, r7
 800895c:	47c8      	blx	r9
 800895e:	3001      	adds	r0, #1
 8008960:	d01e      	beq.n	80089a0 <_printf_common+0xa4>
 8008962:	6823      	ldr	r3, [r4, #0]
 8008964:	6922      	ldr	r2, [r4, #16]
 8008966:	f003 0306 	and.w	r3, r3, #6
 800896a:	2b04      	cmp	r3, #4
 800896c:	bf02      	ittt	eq
 800896e:	68e5      	ldreq	r5, [r4, #12]
 8008970:	6833      	ldreq	r3, [r6, #0]
 8008972:	1aed      	subeq	r5, r5, r3
 8008974:	68a3      	ldr	r3, [r4, #8]
 8008976:	bf0c      	ite	eq
 8008978:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800897c:	2500      	movne	r5, #0
 800897e:	4293      	cmp	r3, r2
 8008980:	bfc4      	itt	gt
 8008982:	1a9b      	subgt	r3, r3, r2
 8008984:	18ed      	addgt	r5, r5, r3
 8008986:	2600      	movs	r6, #0
 8008988:	341a      	adds	r4, #26
 800898a:	42b5      	cmp	r5, r6
 800898c:	d11a      	bne.n	80089c4 <_printf_common+0xc8>
 800898e:	2000      	movs	r0, #0
 8008990:	e008      	b.n	80089a4 <_printf_common+0xa8>
 8008992:	2301      	movs	r3, #1
 8008994:	4652      	mov	r2, sl
 8008996:	4641      	mov	r1, r8
 8008998:	4638      	mov	r0, r7
 800899a:	47c8      	blx	r9
 800899c:	3001      	adds	r0, #1
 800899e:	d103      	bne.n	80089a8 <_printf_common+0xac>
 80089a0:	f04f 30ff 	mov.w	r0, #4294967295
 80089a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089a8:	3501      	adds	r5, #1
 80089aa:	e7c6      	b.n	800893a <_printf_common+0x3e>
 80089ac:	18e1      	adds	r1, r4, r3
 80089ae:	1c5a      	adds	r2, r3, #1
 80089b0:	2030      	movs	r0, #48	@ 0x30
 80089b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80089b6:	4422      	add	r2, r4
 80089b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80089bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80089c0:	3302      	adds	r3, #2
 80089c2:	e7c7      	b.n	8008954 <_printf_common+0x58>
 80089c4:	2301      	movs	r3, #1
 80089c6:	4622      	mov	r2, r4
 80089c8:	4641      	mov	r1, r8
 80089ca:	4638      	mov	r0, r7
 80089cc:	47c8      	blx	r9
 80089ce:	3001      	adds	r0, #1
 80089d0:	d0e6      	beq.n	80089a0 <_printf_common+0xa4>
 80089d2:	3601      	adds	r6, #1
 80089d4:	e7d9      	b.n	800898a <_printf_common+0x8e>
	...

080089d8 <_printf_i>:
 80089d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089dc:	7e0f      	ldrb	r7, [r1, #24]
 80089de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80089e0:	2f78      	cmp	r7, #120	@ 0x78
 80089e2:	4691      	mov	r9, r2
 80089e4:	4680      	mov	r8, r0
 80089e6:	460c      	mov	r4, r1
 80089e8:	469a      	mov	sl, r3
 80089ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80089ee:	d807      	bhi.n	8008a00 <_printf_i+0x28>
 80089f0:	2f62      	cmp	r7, #98	@ 0x62
 80089f2:	d80a      	bhi.n	8008a0a <_printf_i+0x32>
 80089f4:	2f00      	cmp	r7, #0
 80089f6:	f000 80d1 	beq.w	8008b9c <_printf_i+0x1c4>
 80089fa:	2f58      	cmp	r7, #88	@ 0x58
 80089fc:	f000 80b8 	beq.w	8008b70 <_printf_i+0x198>
 8008a00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008a08:	e03a      	b.n	8008a80 <_printf_i+0xa8>
 8008a0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008a0e:	2b15      	cmp	r3, #21
 8008a10:	d8f6      	bhi.n	8008a00 <_printf_i+0x28>
 8008a12:	a101      	add	r1, pc, #4	@ (adr r1, 8008a18 <_printf_i+0x40>)
 8008a14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a18:	08008a71 	.word	0x08008a71
 8008a1c:	08008a85 	.word	0x08008a85
 8008a20:	08008a01 	.word	0x08008a01
 8008a24:	08008a01 	.word	0x08008a01
 8008a28:	08008a01 	.word	0x08008a01
 8008a2c:	08008a01 	.word	0x08008a01
 8008a30:	08008a85 	.word	0x08008a85
 8008a34:	08008a01 	.word	0x08008a01
 8008a38:	08008a01 	.word	0x08008a01
 8008a3c:	08008a01 	.word	0x08008a01
 8008a40:	08008a01 	.word	0x08008a01
 8008a44:	08008b83 	.word	0x08008b83
 8008a48:	08008aaf 	.word	0x08008aaf
 8008a4c:	08008b3d 	.word	0x08008b3d
 8008a50:	08008a01 	.word	0x08008a01
 8008a54:	08008a01 	.word	0x08008a01
 8008a58:	08008ba5 	.word	0x08008ba5
 8008a5c:	08008a01 	.word	0x08008a01
 8008a60:	08008aaf 	.word	0x08008aaf
 8008a64:	08008a01 	.word	0x08008a01
 8008a68:	08008a01 	.word	0x08008a01
 8008a6c:	08008b45 	.word	0x08008b45
 8008a70:	6833      	ldr	r3, [r6, #0]
 8008a72:	1d1a      	adds	r2, r3, #4
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	6032      	str	r2, [r6, #0]
 8008a78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a80:	2301      	movs	r3, #1
 8008a82:	e09c      	b.n	8008bbe <_printf_i+0x1e6>
 8008a84:	6833      	ldr	r3, [r6, #0]
 8008a86:	6820      	ldr	r0, [r4, #0]
 8008a88:	1d19      	adds	r1, r3, #4
 8008a8a:	6031      	str	r1, [r6, #0]
 8008a8c:	0606      	lsls	r6, r0, #24
 8008a8e:	d501      	bpl.n	8008a94 <_printf_i+0xbc>
 8008a90:	681d      	ldr	r5, [r3, #0]
 8008a92:	e003      	b.n	8008a9c <_printf_i+0xc4>
 8008a94:	0645      	lsls	r5, r0, #25
 8008a96:	d5fb      	bpl.n	8008a90 <_printf_i+0xb8>
 8008a98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a9c:	2d00      	cmp	r5, #0
 8008a9e:	da03      	bge.n	8008aa8 <_printf_i+0xd0>
 8008aa0:	232d      	movs	r3, #45	@ 0x2d
 8008aa2:	426d      	negs	r5, r5
 8008aa4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008aa8:	4858      	ldr	r0, [pc, #352]	@ (8008c0c <_printf_i+0x234>)
 8008aaa:	230a      	movs	r3, #10
 8008aac:	e011      	b.n	8008ad2 <_printf_i+0xfa>
 8008aae:	6821      	ldr	r1, [r4, #0]
 8008ab0:	6833      	ldr	r3, [r6, #0]
 8008ab2:	0608      	lsls	r0, r1, #24
 8008ab4:	f853 5b04 	ldr.w	r5, [r3], #4
 8008ab8:	d402      	bmi.n	8008ac0 <_printf_i+0xe8>
 8008aba:	0649      	lsls	r1, r1, #25
 8008abc:	bf48      	it	mi
 8008abe:	b2ad      	uxthmi	r5, r5
 8008ac0:	2f6f      	cmp	r7, #111	@ 0x6f
 8008ac2:	4852      	ldr	r0, [pc, #328]	@ (8008c0c <_printf_i+0x234>)
 8008ac4:	6033      	str	r3, [r6, #0]
 8008ac6:	bf14      	ite	ne
 8008ac8:	230a      	movne	r3, #10
 8008aca:	2308      	moveq	r3, #8
 8008acc:	2100      	movs	r1, #0
 8008ace:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008ad2:	6866      	ldr	r6, [r4, #4]
 8008ad4:	60a6      	str	r6, [r4, #8]
 8008ad6:	2e00      	cmp	r6, #0
 8008ad8:	db05      	blt.n	8008ae6 <_printf_i+0x10e>
 8008ada:	6821      	ldr	r1, [r4, #0]
 8008adc:	432e      	orrs	r6, r5
 8008ade:	f021 0104 	bic.w	r1, r1, #4
 8008ae2:	6021      	str	r1, [r4, #0]
 8008ae4:	d04b      	beq.n	8008b7e <_printf_i+0x1a6>
 8008ae6:	4616      	mov	r6, r2
 8008ae8:	fbb5 f1f3 	udiv	r1, r5, r3
 8008aec:	fb03 5711 	mls	r7, r3, r1, r5
 8008af0:	5dc7      	ldrb	r7, [r0, r7]
 8008af2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008af6:	462f      	mov	r7, r5
 8008af8:	42bb      	cmp	r3, r7
 8008afa:	460d      	mov	r5, r1
 8008afc:	d9f4      	bls.n	8008ae8 <_printf_i+0x110>
 8008afe:	2b08      	cmp	r3, #8
 8008b00:	d10b      	bne.n	8008b1a <_printf_i+0x142>
 8008b02:	6823      	ldr	r3, [r4, #0]
 8008b04:	07df      	lsls	r7, r3, #31
 8008b06:	d508      	bpl.n	8008b1a <_printf_i+0x142>
 8008b08:	6923      	ldr	r3, [r4, #16]
 8008b0a:	6861      	ldr	r1, [r4, #4]
 8008b0c:	4299      	cmp	r1, r3
 8008b0e:	bfde      	ittt	le
 8008b10:	2330      	movle	r3, #48	@ 0x30
 8008b12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b16:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008b1a:	1b92      	subs	r2, r2, r6
 8008b1c:	6122      	str	r2, [r4, #16]
 8008b1e:	f8cd a000 	str.w	sl, [sp]
 8008b22:	464b      	mov	r3, r9
 8008b24:	aa03      	add	r2, sp, #12
 8008b26:	4621      	mov	r1, r4
 8008b28:	4640      	mov	r0, r8
 8008b2a:	f7ff fee7 	bl	80088fc <_printf_common>
 8008b2e:	3001      	adds	r0, #1
 8008b30:	d14a      	bne.n	8008bc8 <_printf_i+0x1f0>
 8008b32:	f04f 30ff 	mov.w	r0, #4294967295
 8008b36:	b004      	add	sp, #16
 8008b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b3c:	6823      	ldr	r3, [r4, #0]
 8008b3e:	f043 0320 	orr.w	r3, r3, #32
 8008b42:	6023      	str	r3, [r4, #0]
 8008b44:	4832      	ldr	r0, [pc, #200]	@ (8008c10 <_printf_i+0x238>)
 8008b46:	2778      	movs	r7, #120	@ 0x78
 8008b48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008b4c:	6823      	ldr	r3, [r4, #0]
 8008b4e:	6831      	ldr	r1, [r6, #0]
 8008b50:	061f      	lsls	r7, r3, #24
 8008b52:	f851 5b04 	ldr.w	r5, [r1], #4
 8008b56:	d402      	bmi.n	8008b5e <_printf_i+0x186>
 8008b58:	065f      	lsls	r7, r3, #25
 8008b5a:	bf48      	it	mi
 8008b5c:	b2ad      	uxthmi	r5, r5
 8008b5e:	6031      	str	r1, [r6, #0]
 8008b60:	07d9      	lsls	r1, r3, #31
 8008b62:	bf44      	itt	mi
 8008b64:	f043 0320 	orrmi.w	r3, r3, #32
 8008b68:	6023      	strmi	r3, [r4, #0]
 8008b6a:	b11d      	cbz	r5, 8008b74 <_printf_i+0x19c>
 8008b6c:	2310      	movs	r3, #16
 8008b6e:	e7ad      	b.n	8008acc <_printf_i+0xf4>
 8008b70:	4826      	ldr	r0, [pc, #152]	@ (8008c0c <_printf_i+0x234>)
 8008b72:	e7e9      	b.n	8008b48 <_printf_i+0x170>
 8008b74:	6823      	ldr	r3, [r4, #0]
 8008b76:	f023 0320 	bic.w	r3, r3, #32
 8008b7a:	6023      	str	r3, [r4, #0]
 8008b7c:	e7f6      	b.n	8008b6c <_printf_i+0x194>
 8008b7e:	4616      	mov	r6, r2
 8008b80:	e7bd      	b.n	8008afe <_printf_i+0x126>
 8008b82:	6833      	ldr	r3, [r6, #0]
 8008b84:	6825      	ldr	r5, [r4, #0]
 8008b86:	6961      	ldr	r1, [r4, #20]
 8008b88:	1d18      	adds	r0, r3, #4
 8008b8a:	6030      	str	r0, [r6, #0]
 8008b8c:	062e      	lsls	r6, r5, #24
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	d501      	bpl.n	8008b96 <_printf_i+0x1be>
 8008b92:	6019      	str	r1, [r3, #0]
 8008b94:	e002      	b.n	8008b9c <_printf_i+0x1c4>
 8008b96:	0668      	lsls	r0, r5, #25
 8008b98:	d5fb      	bpl.n	8008b92 <_printf_i+0x1ba>
 8008b9a:	8019      	strh	r1, [r3, #0]
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	6123      	str	r3, [r4, #16]
 8008ba0:	4616      	mov	r6, r2
 8008ba2:	e7bc      	b.n	8008b1e <_printf_i+0x146>
 8008ba4:	6833      	ldr	r3, [r6, #0]
 8008ba6:	1d1a      	adds	r2, r3, #4
 8008ba8:	6032      	str	r2, [r6, #0]
 8008baa:	681e      	ldr	r6, [r3, #0]
 8008bac:	6862      	ldr	r2, [r4, #4]
 8008bae:	2100      	movs	r1, #0
 8008bb0:	4630      	mov	r0, r6
 8008bb2:	f7f7 fb2d 	bl	8000210 <memchr>
 8008bb6:	b108      	cbz	r0, 8008bbc <_printf_i+0x1e4>
 8008bb8:	1b80      	subs	r0, r0, r6
 8008bba:	6060      	str	r0, [r4, #4]
 8008bbc:	6863      	ldr	r3, [r4, #4]
 8008bbe:	6123      	str	r3, [r4, #16]
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008bc6:	e7aa      	b.n	8008b1e <_printf_i+0x146>
 8008bc8:	6923      	ldr	r3, [r4, #16]
 8008bca:	4632      	mov	r2, r6
 8008bcc:	4649      	mov	r1, r9
 8008bce:	4640      	mov	r0, r8
 8008bd0:	47d0      	blx	sl
 8008bd2:	3001      	adds	r0, #1
 8008bd4:	d0ad      	beq.n	8008b32 <_printf_i+0x15a>
 8008bd6:	6823      	ldr	r3, [r4, #0]
 8008bd8:	079b      	lsls	r3, r3, #30
 8008bda:	d413      	bmi.n	8008c04 <_printf_i+0x22c>
 8008bdc:	68e0      	ldr	r0, [r4, #12]
 8008bde:	9b03      	ldr	r3, [sp, #12]
 8008be0:	4298      	cmp	r0, r3
 8008be2:	bfb8      	it	lt
 8008be4:	4618      	movlt	r0, r3
 8008be6:	e7a6      	b.n	8008b36 <_printf_i+0x15e>
 8008be8:	2301      	movs	r3, #1
 8008bea:	4632      	mov	r2, r6
 8008bec:	4649      	mov	r1, r9
 8008bee:	4640      	mov	r0, r8
 8008bf0:	47d0      	blx	sl
 8008bf2:	3001      	adds	r0, #1
 8008bf4:	d09d      	beq.n	8008b32 <_printf_i+0x15a>
 8008bf6:	3501      	adds	r5, #1
 8008bf8:	68e3      	ldr	r3, [r4, #12]
 8008bfa:	9903      	ldr	r1, [sp, #12]
 8008bfc:	1a5b      	subs	r3, r3, r1
 8008bfe:	42ab      	cmp	r3, r5
 8008c00:	dcf2      	bgt.n	8008be8 <_printf_i+0x210>
 8008c02:	e7eb      	b.n	8008bdc <_printf_i+0x204>
 8008c04:	2500      	movs	r5, #0
 8008c06:	f104 0619 	add.w	r6, r4, #25
 8008c0a:	e7f5      	b.n	8008bf8 <_printf_i+0x220>
 8008c0c:	0800bfd2 	.word	0x0800bfd2
 8008c10:	0800bfe3 	.word	0x0800bfe3

08008c14 <std>:
 8008c14:	2300      	movs	r3, #0
 8008c16:	b510      	push	{r4, lr}
 8008c18:	4604      	mov	r4, r0
 8008c1a:	e9c0 3300 	strd	r3, r3, [r0]
 8008c1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c22:	6083      	str	r3, [r0, #8]
 8008c24:	8181      	strh	r1, [r0, #12]
 8008c26:	6643      	str	r3, [r0, #100]	@ 0x64
 8008c28:	81c2      	strh	r2, [r0, #14]
 8008c2a:	6183      	str	r3, [r0, #24]
 8008c2c:	4619      	mov	r1, r3
 8008c2e:	2208      	movs	r2, #8
 8008c30:	305c      	adds	r0, #92	@ 0x5c
 8008c32:	f000 f92a 	bl	8008e8a <memset>
 8008c36:	4b0d      	ldr	r3, [pc, #52]	@ (8008c6c <std+0x58>)
 8008c38:	6263      	str	r3, [r4, #36]	@ 0x24
 8008c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8008c70 <std+0x5c>)
 8008c3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8008c74 <std+0x60>)
 8008c40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008c42:	4b0d      	ldr	r3, [pc, #52]	@ (8008c78 <std+0x64>)
 8008c44:	6323      	str	r3, [r4, #48]	@ 0x30
 8008c46:	4b0d      	ldr	r3, [pc, #52]	@ (8008c7c <std+0x68>)
 8008c48:	6224      	str	r4, [r4, #32]
 8008c4a:	429c      	cmp	r4, r3
 8008c4c:	d006      	beq.n	8008c5c <std+0x48>
 8008c4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008c52:	4294      	cmp	r4, r2
 8008c54:	d002      	beq.n	8008c5c <std+0x48>
 8008c56:	33d0      	adds	r3, #208	@ 0xd0
 8008c58:	429c      	cmp	r4, r3
 8008c5a:	d105      	bne.n	8008c68 <std+0x54>
 8008c5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c64:	f000 b98e 	b.w	8008f84 <__retarget_lock_init_recursive>
 8008c68:	bd10      	pop	{r4, pc}
 8008c6a:	bf00      	nop
 8008c6c:	08008e05 	.word	0x08008e05
 8008c70:	08008e27 	.word	0x08008e27
 8008c74:	08008e5f 	.word	0x08008e5f
 8008c78:	08008e83 	.word	0x08008e83
 8008c7c:	20000c58 	.word	0x20000c58

08008c80 <stdio_exit_handler>:
 8008c80:	4a02      	ldr	r2, [pc, #8]	@ (8008c8c <stdio_exit_handler+0xc>)
 8008c82:	4903      	ldr	r1, [pc, #12]	@ (8008c90 <stdio_exit_handler+0x10>)
 8008c84:	4803      	ldr	r0, [pc, #12]	@ (8008c94 <stdio_exit_handler+0x14>)
 8008c86:	f000 b869 	b.w	8008d5c <_fwalk_sglue>
 8008c8a:	bf00      	nop
 8008c8c:	20000054 	.word	0x20000054
 8008c90:	0800a8ed 	.word	0x0800a8ed
 8008c94:	20000064 	.word	0x20000064

08008c98 <cleanup_stdio>:
 8008c98:	6841      	ldr	r1, [r0, #4]
 8008c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8008ccc <cleanup_stdio+0x34>)
 8008c9c:	4299      	cmp	r1, r3
 8008c9e:	b510      	push	{r4, lr}
 8008ca0:	4604      	mov	r4, r0
 8008ca2:	d001      	beq.n	8008ca8 <cleanup_stdio+0x10>
 8008ca4:	f001 fe22 	bl	800a8ec <_fflush_r>
 8008ca8:	68a1      	ldr	r1, [r4, #8]
 8008caa:	4b09      	ldr	r3, [pc, #36]	@ (8008cd0 <cleanup_stdio+0x38>)
 8008cac:	4299      	cmp	r1, r3
 8008cae:	d002      	beq.n	8008cb6 <cleanup_stdio+0x1e>
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	f001 fe1b 	bl	800a8ec <_fflush_r>
 8008cb6:	68e1      	ldr	r1, [r4, #12]
 8008cb8:	4b06      	ldr	r3, [pc, #24]	@ (8008cd4 <cleanup_stdio+0x3c>)
 8008cba:	4299      	cmp	r1, r3
 8008cbc:	d004      	beq.n	8008cc8 <cleanup_stdio+0x30>
 8008cbe:	4620      	mov	r0, r4
 8008cc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cc4:	f001 be12 	b.w	800a8ec <_fflush_r>
 8008cc8:	bd10      	pop	{r4, pc}
 8008cca:	bf00      	nop
 8008ccc:	20000c58 	.word	0x20000c58
 8008cd0:	20000cc0 	.word	0x20000cc0
 8008cd4:	20000d28 	.word	0x20000d28

08008cd8 <global_stdio_init.part.0>:
 8008cd8:	b510      	push	{r4, lr}
 8008cda:	4b0b      	ldr	r3, [pc, #44]	@ (8008d08 <global_stdio_init.part.0+0x30>)
 8008cdc:	4c0b      	ldr	r4, [pc, #44]	@ (8008d0c <global_stdio_init.part.0+0x34>)
 8008cde:	4a0c      	ldr	r2, [pc, #48]	@ (8008d10 <global_stdio_init.part.0+0x38>)
 8008ce0:	601a      	str	r2, [r3, #0]
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	2104      	movs	r1, #4
 8008ce8:	f7ff ff94 	bl	8008c14 <std>
 8008cec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008cf0:	2201      	movs	r2, #1
 8008cf2:	2109      	movs	r1, #9
 8008cf4:	f7ff ff8e 	bl	8008c14 <std>
 8008cf8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008cfc:	2202      	movs	r2, #2
 8008cfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d02:	2112      	movs	r1, #18
 8008d04:	f7ff bf86 	b.w	8008c14 <std>
 8008d08:	20000d90 	.word	0x20000d90
 8008d0c:	20000c58 	.word	0x20000c58
 8008d10:	08008c81 	.word	0x08008c81

08008d14 <__sfp_lock_acquire>:
 8008d14:	4801      	ldr	r0, [pc, #4]	@ (8008d1c <__sfp_lock_acquire+0x8>)
 8008d16:	f000 b936 	b.w	8008f86 <__retarget_lock_acquire_recursive>
 8008d1a:	bf00      	nop
 8008d1c:	20000d99 	.word	0x20000d99

08008d20 <__sfp_lock_release>:
 8008d20:	4801      	ldr	r0, [pc, #4]	@ (8008d28 <__sfp_lock_release+0x8>)
 8008d22:	f000 b931 	b.w	8008f88 <__retarget_lock_release_recursive>
 8008d26:	bf00      	nop
 8008d28:	20000d99 	.word	0x20000d99

08008d2c <__sinit>:
 8008d2c:	b510      	push	{r4, lr}
 8008d2e:	4604      	mov	r4, r0
 8008d30:	f7ff fff0 	bl	8008d14 <__sfp_lock_acquire>
 8008d34:	6a23      	ldr	r3, [r4, #32]
 8008d36:	b11b      	cbz	r3, 8008d40 <__sinit+0x14>
 8008d38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d3c:	f7ff bff0 	b.w	8008d20 <__sfp_lock_release>
 8008d40:	4b04      	ldr	r3, [pc, #16]	@ (8008d54 <__sinit+0x28>)
 8008d42:	6223      	str	r3, [r4, #32]
 8008d44:	4b04      	ldr	r3, [pc, #16]	@ (8008d58 <__sinit+0x2c>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d1f5      	bne.n	8008d38 <__sinit+0xc>
 8008d4c:	f7ff ffc4 	bl	8008cd8 <global_stdio_init.part.0>
 8008d50:	e7f2      	b.n	8008d38 <__sinit+0xc>
 8008d52:	bf00      	nop
 8008d54:	08008c99 	.word	0x08008c99
 8008d58:	20000d90 	.word	0x20000d90

08008d5c <_fwalk_sglue>:
 8008d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d60:	4607      	mov	r7, r0
 8008d62:	4688      	mov	r8, r1
 8008d64:	4614      	mov	r4, r2
 8008d66:	2600      	movs	r6, #0
 8008d68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d6c:	f1b9 0901 	subs.w	r9, r9, #1
 8008d70:	d505      	bpl.n	8008d7e <_fwalk_sglue+0x22>
 8008d72:	6824      	ldr	r4, [r4, #0]
 8008d74:	2c00      	cmp	r4, #0
 8008d76:	d1f7      	bne.n	8008d68 <_fwalk_sglue+0xc>
 8008d78:	4630      	mov	r0, r6
 8008d7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d7e:	89ab      	ldrh	r3, [r5, #12]
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d907      	bls.n	8008d94 <_fwalk_sglue+0x38>
 8008d84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d88:	3301      	adds	r3, #1
 8008d8a:	d003      	beq.n	8008d94 <_fwalk_sglue+0x38>
 8008d8c:	4629      	mov	r1, r5
 8008d8e:	4638      	mov	r0, r7
 8008d90:	47c0      	blx	r8
 8008d92:	4306      	orrs	r6, r0
 8008d94:	3568      	adds	r5, #104	@ 0x68
 8008d96:	e7e9      	b.n	8008d6c <_fwalk_sglue+0x10>

08008d98 <sniprintf>:
 8008d98:	b40c      	push	{r2, r3}
 8008d9a:	b530      	push	{r4, r5, lr}
 8008d9c:	4b18      	ldr	r3, [pc, #96]	@ (8008e00 <sniprintf+0x68>)
 8008d9e:	1e0c      	subs	r4, r1, #0
 8008da0:	681d      	ldr	r5, [r3, #0]
 8008da2:	b09d      	sub	sp, #116	@ 0x74
 8008da4:	da08      	bge.n	8008db8 <sniprintf+0x20>
 8008da6:	238b      	movs	r3, #139	@ 0x8b
 8008da8:	602b      	str	r3, [r5, #0]
 8008daa:	f04f 30ff 	mov.w	r0, #4294967295
 8008dae:	b01d      	add	sp, #116	@ 0x74
 8008db0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008db4:	b002      	add	sp, #8
 8008db6:	4770      	bx	lr
 8008db8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008dbc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008dc0:	f04f 0300 	mov.w	r3, #0
 8008dc4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008dc6:	bf14      	ite	ne
 8008dc8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008dcc:	4623      	moveq	r3, r4
 8008dce:	9304      	str	r3, [sp, #16]
 8008dd0:	9307      	str	r3, [sp, #28]
 8008dd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008dd6:	9002      	str	r0, [sp, #8]
 8008dd8:	9006      	str	r0, [sp, #24]
 8008dda:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008dde:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008de0:	ab21      	add	r3, sp, #132	@ 0x84
 8008de2:	a902      	add	r1, sp, #8
 8008de4:	4628      	mov	r0, r5
 8008de6:	9301      	str	r3, [sp, #4]
 8008de8:	f001 fc00 	bl	800a5ec <_svfiprintf_r>
 8008dec:	1c43      	adds	r3, r0, #1
 8008dee:	bfbc      	itt	lt
 8008df0:	238b      	movlt	r3, #139	@ 0x8b
 8008df2:	602b      	strlt	r3, [r5, #0]
 8008df4:	2c00      	cmp	r4, #0
 8008df6:	d0da      	beq.n	8008dae <sniprintf+0x16>
 8008df8:	9b02      	ldr	r3, [sp, #8]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	701a      	strb	r2, [r3, #0]
 8008dfe:	e7d6      	b.n	8008dae <sniprintf+0x16>
 8008e00:	20000060 	.word	0x20000060

08008e04 <__sread>:
 8008e04:	b510      	push	{r4, lr}
 8008e06:	460c      	mov	r4, r1
 8008e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e0c:	f000 f86c 	bl	8008ee8 <_read_r>
 8008e10:	2800      	cmp	r0, #0
 8008e12:	bfab      	itete	ge
 8008e14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008e16:	89a3      	ldrhlt	r3, [r4, #12]
 8008e18:	181b      	addge	r3, r3, r0
 8008e1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008e1e:	bfac      	ite	ge
 8008e20:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008e22:	81a3      	strhlt	r3, [r4, #12]
 8008e24:	bd10      	pop	{r4, pc}

08008e26 <__swrite>:
 8008e26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e2a:	461f      	mov	r7, r3
 8008e2c:	898b      	ldrh	r3, [r1, #12]
 8008e2e:	05db      	lsls	r3, r3, #23
 8008e30:	4605      	mov	r5, r0
 8008e32:	460c      	mov	r4, r1
 8008e34:	4616      	mov	r6, r2
 8008e36:	d505      	bpl.n	8008e44 <__swrite+0x1e>
 8008e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e3c:	2302      	movs	r3, #2
 8008e3e:	2200      	movs	r2, #0
 8008e40:	f000 f840 	bl	8008ec4 <_lseek_r>
 8008e44:	89a3      	ldrh	r3, [r4, #12]
 8008e46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008e4e:	81a3      	strh	r3, [r4, #12]
 8008e50:	4632      	mov	r2, r6
 8008e52:	463b      	mov	r3, r7
 8008e54:	4628      	mov	r0, r5
 8008e56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e5a:	f000 b857 	b.w	8008f0c <_write_r>

08008e5e <__sseek>:
 8008e5e:	b510      	push	{r4, lr}
 8008e60:	460c      	mov	r4, r1
 8008e62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e66:	f000 f82d 	bl	8008ec4 <_lseek_r>
 8008e6a:	1c43      	adds	r3, r0, #1
 8008e6c:	89a3      	ldrh	r3, [r4, #12]
 8008e6e:	bf15      	itete	ne
 8008e70:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008e72:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008e76:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008e7a:	81a3      	strheq	r3, [r4, #12]
 8008e7c:	bf18      	it	ne
 8008e7e:	81a3      	strhne	r3, [r4, #12]
 8008e80:	bd10      	pop	{r4, pc}

08008e82 <__sclose>:
 8008e82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e86:	f000 b80d 	b.w	8008ea4 <_close_r>

08008e8a <memset>:
 8008e8a:	4402      	add	r2, r0
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d100      	bne.n	8008e94 <memset+0xa>
 8008e92:	4770      	bx	lr
 8008e94:	f803 1b01 	strb.w	r1, [r3], #1
 8008e98:	e7f9      	b.n	8008e8e <memset+0x4>
	...

08008e9c <_localeconv_r>:
 8008e9c:	4800      	ldr	r0, [pc, #0]	@ (8008ea0 <_localeconv_r+0x4>)
 8008e9e:	4770      	bx	lr
 8008ea0:	200001a0 	.word	0x200001a0

08008ea4 <_close_r>:
 8008ea4:	b538      	push	{r3, r4, r5, lr}
 8008ea6:	4d06      	ldr	r5, [pc, #24]	@ (8008ec0 <_close_r+0x1c>)
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	4604      	mov	r4, r0
 8008eac:	4608      	mov	r0, r1
 8008eae:	602b      	str	r3, [r5, #0]
 8008eb0:	f7f9 f872 	bl	8001f98 <_close>
 8008eb4:	1c43      	adds	r3, r0, #1
 8008eb6:	d102      	bne.n	8008ebe <_close_r+0x1a>
 8008eb8:	682b      	ldr	r3, [r5, #0]
 8008eba:	b103      	cbz	r3, 8008ebe <_close_r+0x1a>
 8008ebc:	6023      	str	r3, [r4, #0]
 8008ebe:	bd38      	pop	{r3, r4, r5, pc}
 8008ec0:	20000d94 	.word	0x20000d94

08008ec4 <_lseek_r>:
 8008ec4:	b538      	push	{r3, r4, r5, lr}
 8008ec6:	4d07      	ldr	r5, [pc, #28]	@ (8008ee4 <_lseek_r+0x20>)
 8008ec8:	4604      	mov	r4, r0
 8008eca:	4608      	mov	r0, r1
 8008ecc:	4611      	mov	r1, r2
 8008ece:	2200      	movs	r2, #0
 8008ed0:	602a      	str	r2, [r5, #0]
 8008ed2:	461a      	mov	r2, r3
 8008ed4:	f7f9 f887 	bl	8001fe6 <_lseek>
 8008ed8:	1c43      	adds	r3, r0, #1
 8008eda:	d102      	bne.n	8008ee2 <_lseek_r+0x1e>
 8008edc:	682b      	ldr	r3, [r5, #0]
 8008ede:	b103      	cbz	r3, 8008ee2 <_lseek_r+0x1e>
 8008ee0:	6023      	str	r3, [r4, #0]
 8008ee2:	bd38      	pop	{r3, r4, r5, pc}
 8008ee4:	20000d94 	.word	0x20000d94

08008ee8 <_read_r>:
 8008ee8:	b538      	push	{r3, r4, r5, lr}
 8008eea:	4d07      	ldr	r5, [pc, #28]	@ (8008f08 <_read_r+0x20>)
 8008eec:	4604      	mov	r4, r0
 8008eee:	4608      	mov	r0, r1
 8008ef0:	4611      	mov	r1, r2
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	602a      	str	r2, [r5, #0]
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	f7f9 f815 	bl	8001f26 <_read>
 8008efc:	1c43      	adds	r3, r0, #1
 8008efe:	d102      	bne.n	8008f06 <_read_r+0x1e>
 8008f00:	682b      	ldr	r3, [r5, #0]
 8008f02:	b103      	cbz	r3, 8008f06 <_read_r+0x1e>
 8008f04:	6023      	str	r3, [r4, #0]
 8008f06:	bd38      	pop	{r3, r4, r5, pc}
 8008f08:	20000d94 	.word	0x20000d94

08008f0c <_write_r>:
 8008f0c:	b538      	push	{r3, r4, r5, lr}
 8008f0e:	4d07      	ldr	r5, [pc, #28]	@ (8008f2c <_write_r+0x20>)
 8008f10:	4604      	mov	r4, r0
 8008f12:	4608      	mov	r0, r1
 8008f14:	4611      	mov	r1, r2
 8008f16:	2200      	movs	r2, #0
 8008f18:	602a      	str	r2, [r5, #0]
 8008f1a:	461a      	mov	r2, r3
 8008f1c:	f7f9 f820 	bl	8001f60 <_write>
 8008f20:	1c43      	adds	r3, r0, #1
 8008f22:	d102      	bne.n	8008f2a <_write_r+0x1e>
 8008f24:	682b      	ldr	r3, [r5, #0]
 8008f26:	b103      	cbz	r3, 8008f2a <_write_r+0x1e>
 8008f28:	6023      	str	r3, [r4, #0]
 8008f2a:	bd38      	pop	{r3, r4, r5, pc}
 8008f2c:	20000d94 	.word	0x20000d94

08008f30 <__errno>:
 8008f30:	4b01      	ldr	r3, [pc, #4]	@ (8008f38 <__errno+0x8>)
 8008f32:	6818      	ldr	r0, [r3, #0]
 8008f34:	4770      	bx	lr
 8008f36:	bf00      	nop
 8008f38:	20000060 	.word	0x20000060

08008f3c <__libc_init_array>:
 8008f3c:	b570      	push	{r4, r5, r6, lr}
 8008f3e:	4d0d      	ldr	r5, [pc, #52]	@ (8008f74 <__libc_init_array+0x38>)
 8008f40:	4c0d      	ldr	r4, [pc, #52]	@ (8008f78 <__libc_init_array+0x3c>)
 8008f42:	1b64      	subs	r4, r4, r5
 8008f44:	10a4      	asrs	r4, r4, #2
 8008f46:	2600      	movs	r6, #0
 8008f48:	42a6      	cmp	r6, r4
 8008f4a:	d109      	bne.n	8008f60 <__libc_init_array+0x24>
 8008f4c:	4d0b      	ldr	r5, [pc, #44]	@ (8008f7c <__libc_init_array+0x40>)
 8008f4e:	4c0c      	ldr	r4, [pc, #48]	@ (8008f80 <__libc_init_array+0x44>)
 8008f50:	f002 ffc8 	bl	800bee4 <_init>
 8008f54:	1b64      	subs	r4, r4, r5
 8008f56:	10a4      	asrs	r4, r4, #2
 8008f58:	2600      	movs	r6, #0
 8008f5a:	42a6      	cmp	r6, r4
 8008f5c:	d105      	bne.n	8008f6a <__libc_init_array+0x2e>
 8008f5e:	bd70      	pop	{r4, r5, r6, pc}
 8008f60:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f64:	4798      	blx	r3
 8008f66:	3601      	adds	r6, #1
 8008f68:	e7ee      	b.n	8008f48 <__libc_init_array+0xc>
 8008f6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f6e:	4798      	blx	r3
 8008f70:	3601      	adds	r6, #1
 8008f72:	e7f2      	b.n	8008f5a <__libc_init_array+0x1e>
 8008f74:	0800c380 	.word	0x0800c380
 8008f78:	0800c380 	.word	0x0800c380
 8008f7c:	0800c380 	.word	0x0800c380
 8008f80:	0800c384 	.word	0x0800c384

08008f84 <__retarget_lock_init_recursive>:
 8008f84:	4770      	bx	lr

08008f86 <__retarget_lock_acquire_recursive>:
 8008f86:	4770      	bx	lr

08008f88 <__retarget_lock_release_recursive>:
 8008f88:	4770      	bx	lr

08008f8a <quorem>:
 8008f8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f8e:	6903      	ldr	r3, [r0, #16]
 8008f90:	690c      	ldr	r4, [r1, #16]
 8008f92:	42a3      	cmp	r3, r4
 8008f94:	4607      	mov	r7, r0
 8008f96:	db7e      	blt.n	8009096 <quorem+0x10c>
 8008f98:	3c01      	subs	r4, #1
 8008f9a:	f101 0814 	add.w	r8, r1, #20
 8008f9e:	00a3      	lsls	r3, r4, #2
 8008fa0:	f100 0514 	add.w	r5, r0, #20
 8008fa4:	9300      	str	r3, [sp, #0]
 8008fa6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008faa:	9301      	str	r3, [sp, #4]
 8008fac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008fb0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008fb4:	3301      	adds	r3, #1
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008fbc:	fbb2 f6f3 	udiv	r6, r2, r3
 8008fc0:	d32e      	bcc.n	8009020 <quorem+0x96>
 8008fc2:	f04f 0a00 	mov.w	sl, #0
 8008fc6:	46c4      	mov	ip, r8
 8008fc8:	46ae      	mov	lr, r5
 8008fca:	46d3      	mov	fp, sl
 8008fcc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008fd0:	b298      	uxth	r0, r3
 8008fd2:	fb06 a000 	mla	r0, r6, r0, sl
 8008fd6:	0c02      	lsrs	r2, r0, #16
 8008fd8:	0c1b      	lsrs	r3, r3, #16
 8008fda:	fb06 2303 	mla	r3, r6, r3, r2
 8008fde:	f8de 2000 	ldr.w	r2, [lr]
 8008fe2:	b280      	uxth	r0, r0
 8008fe4:	b292      	uxth	r2, r2
 8008fe6:	1a12      	subs	r2, r2, r0
 8008fe8:	445a      	add	r2, fp
 8008fea:	f8de 0000 	ldr.w	r0, [lr]
 8008fee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008ff8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008ffc:	b292      	uxth	r2, r2
 8008ffe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009002:	45e1      	cmp	r9, ip
 8009004:	f84e 2b04 	str.w	r2, [lr], #4
 8009008:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800900c:	d2de      	bcs.n	8008fcc <quorem+0x42>
 800900e:	9b00      	ldr	r3, [sp, #0]
 8009010:	58eb      	ldr	r3, [r5, r3]
 8009012:	b92b      	cbnz	r3, 8009020 <quorem+0x96>
 8009014:	9b01      	ldr	r3, [sp, #4]
 8009016:	3b04      	subs	r3, #4
 8009018:	429d      	cmp	r5, r3
 800901a:	461a      	mov	r2, r3
 800901c:	d32f      	bcc.n	800907e <quorem+0xf4>
 800901e:	613c      	str	r4, [r7, #16]
 8009020:	4638      	mov	r0, r7
 8009022:	f001 f97f 	bl	800a324 <__mcmp>
 8009026:	2800      	cmp	r0, #0
 8009028:	db25      	blt.n	8009076 <quorem+0xec>
 800902a:	4629      	mov	r1, r5
 800902c:	2000      	movs	r0, #0
 800902e:	f858 2b04 	ldr.w	r2, [r8], #4
 8009032:	f8d1 c000 	ldr.w	ip, [r1]
 8009036:	fa1f fe82 	uxth.w	lr, r2
 800903a:	fa1f f38c 	uxth.w	r3, ip
 800903e:	eba3 030e 	sub.w	r3, r3, lr
 8009042:	4403      	add	r3, r0
 8009044:	0c12      	lsrs	r2, r2, #16
 8009046:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800904a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800904e:	b29b      	uxth	r3, r3
 8009050:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009054:	45c1      	cmp	r9, r8
 8009056:	f841 3b04 	str.w	r3, [r1], #4
 800905a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800905e:	d2e6      	bcs.n	800902e <quorem+0xa4>
 8009060:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009064:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009068:	b922      	cbnz	r2, 8009074 <quorem+0xea>
 800906a:	3b04      	subs	r3, #4
 800906c:	429d      	cmp	r5, r3
 800906e:	461a      	mov	r2, r3
 8009070:	d30b      	bcc.n	800908a <quorem+0x100>
 8009072:	613c      	str	r4, [r7, #16]
 8009074:	3601      	adds	r6, #1
 8009076:	4630      	mov	r0, r6
 8009078:	b003      	add	sp, #12
 800907a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800907e:	6812      	ldr	r2, [r2, #0]
 8009080:	3b04      	subs	r3, #4
 8009082:	2a00      	cmp	r2, #0
 8009084:	d1cb      	bne.n	800901e <quorem+0x94>
 8009086:	3c01      	subs	r4, #1
 8009088:	e7c6      	b.n	8009018 <quorem+0x8e>
 800908a:	6812      	ldr	r2, [r2, #0]
 800908c:	3b04      	subs	r3, #4
 800908e:	2a00      	cmp	r2, #0
 8009090:	d1ef      	bne.n	8009072 <quorem+0xe8>
 8009092:	3c01      	subs	r4, #1
 8009094:	e7ea      	b.n	800906c <quorem+0xe2>
 8009096:	2000      	movs	r0, #0
 8009098:	e7ee      	b.n	8009078 <quorem+0xee>
 800909a:	0000      	movs	r0, r0
 800909c:	0000      	movs	r0, r0
	...

080090a0 <_dtoa_r>:
 80090a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090a4:	69c7      	ldr	r7, [r0, #28]
 80090a6:	b097      	sub	sp, #92	@ 0x5c
 80090a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80090ac:	ec55 4b10 	vmov	r4, r5, d0
 80090b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80090b2:	9107      	str	r1, [sp, #28]
 80090b4:	4681      	mov	r9, r0
 80090b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80090b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80090ba:	b97f      	cbnz	r7, 80090dc <_dtoa_r+0x3c>
 80090bc:	2010      	movs	r0, #16
 80090be:	f000 fe09 	bl	8009cd4 <malloc>
 80090c2:	4602      	mov	r2, r0
 80090c4:	f8c9 001c 	str.w	r0, [r9, #28]
 80090c8:	b920      	cbnz	r0, 80090d4 <_dtoa_r+0x34>
 80090ca:	4ba9      	ldr	r3, [pc, #676]	@ (8009370 <_dtoa_r+0x2d0>)
 80090cc:	21ef      	movs	r1, #239	@ 0xef
 80090ce:	48a9      	ldr	r0, [pc, #676]	@ (8009374 <_dtoa_r+0x2d4>)
 80090d0:	f001 fc6c 	bl	800a9ac <__assert_func>
 80090d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80090d8:	6007      	str	r7, [r0, #0]
 80090da:	60c7      	str	r7, [r0, #12]
 80090dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80090e0:	6819      	ldr	r1, [r3, #0]
 80090e2:	b159      	cbz	r1, 80090fc <_dtoa_r+0x5c>
 80090e4:	685a      	ldr	r2, [r3, #4]
 80090e6:	604a      	str	r2, [r1, #4]
 80090e8:	2301      	movs	r3, #1
 80090ea:	4093      	lsls	r3, r2
 80090ec:	608b      	str	r3, [r1, #8]
 80090ee:	4648      	mov	r0, r9
 80090f0:	f000 fee6 	bl	8009ec0 <_Bfree>
 80090f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80090f8:	2200      	movs	r2, #0
 80090fa:	601a      	str	r2, [r3, #0]
 80090fc:	1e2b      	subs	r3, r5, #0
 80090fe:	bfb9      	ittee	lt
 8009100:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009104:	9305      	strlt	r3, [sp, #20]
 8009106:	2300      	movge	r3, #0
 8009108:	6033      	strge	r3, [r6, #0]
 800910a:	9f05      	ldr	r7, [sp, #20]
 800910c:	4b9a      	ldr	r3, [pc, #616]	@ (8009378 <_dtoa_r+0x2d8>)
 800910e:	bfbc      	itt	lt
 8009110:	2201      	movlt	r2, #1
 8009112:	6032      	strlt	r2, [r6, #0]
 8009114:	43bb      	bics	r3, r7
 8009116:	d112      	bne.n	800913e <_dtoa_r+0x9e>
 8009118:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800911a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800911e:	6013      	str	r3, [r2, #0]
 8009120:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009124:	4323      	orrs	r3, r4
 8009126:	f000 855a 	beq.w	8009bde <_dtoa_r+0xb3e>
 800912a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800912c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800938c <_dtoa_r+0x2ec>
 8009130:	2b00      	cmp	r3, #0
 8009132:	f000 855c 	beq.w	8009bee <_dtoa_r+0xb4e>
 8009136:	f10a 0303 	add.w	r3, sl, #3
 800913a:	f000 bd56 	b.w	8009bea <_dtoa_r+0xb4a>
 800913e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009142:	2200      	movs	r2, #0
 8009144:	ec51 0b17 	vmov	r0, r1, d7
 8009148:	2300      	movs	r3, #0
 800914a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800914e:	f7f7 fcdb 	bl	8000b08 <__aeabi_dcmpeq>
 8009152:	4680      	mov	r8, r0
 8009154:	b158      	cbz	r0, 800916e <_dtoa_r+0xce>
 8009156:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009158:	2301      	movs	r3, #1
 800915a:	6013      	str	r3, [r2, #0]
 800915c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800915e:	b113      	cbz	r3, 8009166 <_dtoa_r+0xc6>
 8009160:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009162:	4b86      	ldr	r3, [pc, #536]	@ (800937c <_dtoa_r+0x2dc>)
 8009164:	6013      	str	r3, [r2, #0]
 8009166:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009390 <_dtoa_r+0x2f0>
 800916a:	f000 bd40 	b.w	8009bee <_dtoa_r+0xb4e>
 800916e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009172:	aa14      	add	r2, sp, #80	@ 0x50
 8009174:	a915      	add	r1, sp, #84	@ 0x54
 8009176:	4648      	mov	r0, r9
 8009178:	f001 f984 	bl	800a484 <__d2b>
 800917c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009180:	9002      	str	r0, [sp, #8]
 8009182:	2e00      	cmp	r6, #0
 8009184:	d078      	beq.n	8009278 <_dtoa_r+0x1d8>
 8009186:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009188:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800918c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009190:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009194:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009198:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800919c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80091a0:	4619      	mov	r1, r3
 80091a2:	2200      	movs	r2, #0
 80091a4:	4b76      	ldr	r3, [pc, #472]	@ (8009380 <_dtoa_r+0x2e0>)
 80091a6:	f7f7 f88f 	bl	80002c8 <__aeabi_dsub>
 80091aa:	a36b      	add	r3, pc, #428	@ (adr r3, 8009358 <_dtoa_r+0x2b8>)
 80091ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b0:	f7f7 fa42 	bl	8000638 <__aeabi_dmul>
 80091b4:	a36a      	add	r3, pc, #424	@ (adr r3, 8009360 <_dtoa_r+0x2c0>)
 80091b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ba:	f7f7 f887 	bl	80002cc <__adddf3>
 80091be:	4604      	mov	r4, r0
 80091c0:	4630      	mov	r0, r6
 80091c2:	460d      	mov	r5, r1
 80091c4:	f7f7 f9ce 	bl	8000564 <__aeabi_i2d>
 80091c8:	a367      	add	r3, pc, #412	@ (adr r3, 8009368 <_dtoa_r+0x2c8>)
 80091ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ce:	f7f7 fa33 	bl	8000638 <__aeabi_dmul>
 80091d2:	4602      	mov	r2, r0
 80091d4:	460b      	mov	r3, r1
 80091d6:	4620      	mov	r0, r4
 80091d8:	4629      	mov	r1, r5
 80091da:	f7f7 f877 	bl	80002cc <__adddf3>
 80091de:	4604      	mov	r4, r0
 80091e0:	460d      	mov	r5, r1
 80091e2:	f7f7 fcd9 	bl	8000b98 <__aeabi_d2iz>
 80091e6:	2200      	movs	r2, #0
 80091e8:	4607      	mov	r7, r0
 80091ea:	2300      	movs	r3, #0
 80091ec:	4620      	mov	r0, r4
 80091ee:	4629      	mov	r1, r5
 80091f0:	f7f7 fc94 	bl	8000b1c <__aeabi_dcmplt>
 80091f4:	b140      	cbz	r0, 8009208 <_dtoa_r+0x168>
 80091f6:	4638      	mov	r0, r7
 80091f8:	f7f7 f9b4 	bl	8000564 <__aeabi_i2d>
 80091fc:	4622      	mov	r2, r4
 80091fe:	462b      	mov	r3, r5
 8009200:	f7f7 fc82 	bl	8000b08 <__aeabi_dcmpeq>
 8009204:	b900      	cbnz	r0, 8009208 <_dtoa_r+0x168>
 8009206:	3f01      	subs	r7, #1
 8009208:	2f16      	cmp	r7, #22
 800920a:	d852      	bhi.n	80092b2 <_dtoa_r+0x212>
 800920c:	4b5d      	ldr	r3, [pc, #372]	@ (8009384 <_dtoa_r+0x2e4>)
 800920e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009216:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800921a:	f7f7 fc7f 	bl	8000b1c <__aeabi_dcmplt>
 800921e:	2800      	cmp	r0, #0
 8009220:	d049      	beq.n	80092b6 <_dtoa_r+0x216>
 8009222:	3f01      	subs	r7, #1
 8009224:	2300      	movs	r3, #0
 8009226:	9310      	str	r3, [sp, #64]	@ 0x40
 8009228:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800922a:	1b9b      	subs	r3, r3, r6
 800922c:	1e5a      	subs	r2, r3, #1
 800922e:	bf45      	ittet	mi
 8009230:	f1c3 0301 	rsbmi	r3, r3, #1
 8009234:	9300      	strmi	r3, [sp, #0]
 8009236:	2300      	movpl	r3, #0
 8009238:	2300      	movmi	r3, #0
 800923a:	9206      	str	r2, [sp, #24]
 800923c:	bf54      	ite	pl
 800923e:	9300      	strpl	r3, [sp, #0]
 8009240:	9306      	strmi	r3, [sp, #24]
 8009242:	2f00      	cmp	r7, #0
 8009244:	db39      	blt.n	80092ba <_dtoa_r+0x21a>
 8009246:	9b06      	ldr	r3, [sp, #24]
 8009248:	970d      	str	r7, [sp, #52]	@ 0x34
 800924a:	443b      	add	r3, r7
 800924c:	9306      	str	r3, [sp, #24]
 800924e:	2300      	movs	r3, #0
 8009250:	9308      	str	r3, [sp, #32]
 8009252:	9b07      	ldr	r3, [sp, #28]
 8009254:	2b09      	cmp	r3, #9
 8009256:	d863      	bhi.n	8009320 <_dtoa_r+0x280>
 8009258:	2b05      	cmp	r3, #5
 800925a:	bfc4      	itt	gt
 800925c:	3b04      	subgt	r3, #4
 800925e:	9307      	strgt	r3, [sp, #28]
 8009260:	9b07      	ldr	r3, [sp, #28]
 8009262:	f1a3 0302 	sub.w	r3, r3, #2
 8009266:	bfcc      	ite	gt
 8009268:	2400      	movgt	r4, #0
 800926a:	2401      	movle	r4, #1
 800926c:	2b03      	cmp	r3, #3
 800926e:	d863      	bhi.n	8009338 <_dtoa_r+0x298>
 8009270:	e8df f003 	tbb	[pc, r3]
 8009274:	2b375452 	.word	0x2b375452
 8009278:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800927c:	441e      	add	r6, r3
 800927e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009282:	2b20      	cmp	r3, #32
 8009284:	bfc1      	itttt	gt
 8009286:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800928a:	409f      	lslgt	r7, r3
 800928c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009290:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009294:	bfd6      	itet	le
 8009296:	f1c3 0320 	rsble	r3, r3, #32
 800929a:	ea47 0003 	orrgt.w	r0, r7, r3
 800929e:	fa04 f003 	lslle.w	r0, r4, r3
 80092a2:	f7f7 f94f 	bl	8000544 <__aeabi_ui2d>
 80092a6:	2201      	movs	r2, #1
 80092a8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80092ac:	3e01      	subs	r6, #1
 80092ae:	9212      	str	r2, [sp, #72]	@ 0x48
 80092b0:	e776      	b.n	80091a0 <_dtoa_r+0x100>
 80092b2:	2301      	movs	r3, #1
 80092b4:	e7b7      	b.n	8009226 <_dtoa_r+0x186>
 80092b6:	9010      	str	r0, [sp, #64]	@ 0x40
 80092b8:	e7b6      	b.n	8009228 <_dtoa_r+0x188>
 80092ba:	9b00      	ldr	r3, [sp, #0]
 80092bc:	1bdb      	subs	r3, r3, r7
 80092be:	9300      	str	r3, [sp, #0]
 80092c0:	427b      	negs	r3, r7
 80092c2:	9308      	str	r3, [sp, #32]
 80092c4:	2300      	movs	r3, #0
 80092c6:	930d      	str	r3, [sp, #52]	@ 0x34
 80092c8:	e7c3      	b.n	8009252 <_dtoa_r+0x1b2>
 80092ca:	2301      	movs	r3, #1
 80092cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80092ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092d0:	eb07 0b03 	add.w	fp, r7, r3
 80092d4:	f10b 0301 	add.w	r3, fp, #1
 80092d8:	2b01      	cmp	r3, #1
 80092da:	9303      	str	r3, [sp, #12]
 80092dc:	bfb8      	it	lt
 80092de:	2301      	movlt	r3, #1
 80092e0:	e006      	b.n	80092f0 <_dtoa_r+0x250>
 80092e2:	2301      	movs	r3, #1
 80092e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80092e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	dd28      	ble.n	800933e <_dtoa_r+0x29e>
 80092ec:	469b      	mov	fp, r3
 80092ee:	9303      	str	r3, [sp, #12]
 80092f0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80092f4:	2100      	movs	r1, #0
 80092f6:	2204      	movs	r2, #4
 80092f8:	f102 0514 	add.w	r5, r2, #20
 80092fc:	429d      	cmp	r5, r3
 80092fe:	d926      	bls.n	800934e <_dtoa_r+0x2ae>
 8009300:	6041      	str	r1, [r0, #4]
 8009302:	4648      	mov	r0, r9
 8009304:	f000 fd9c 	bl	8009e40 <_Balloc>
 8009308:	4682      	mov	sl, r0
 800930a:	2800      	cmp	r0, #0
 800930c:	d142      	bne.n	8009394 <_dtoa_r+0x2f4>
 800930e:	4b1e      	ldr	r3, [pc, #120]	@ (8009388 <_dtoa_r+0x2e8>)
 8009310:	4602      	mov	r2, r0
 8009312:	f240 11af 	movw	r1, #431	@ 0x1af
 8009316:	e6da      	b.n	80090ce <_dtoa_r+0x2e>
 8009318:	2300      	movs	r3, #0
 800931a:	e7e3      	b.n	80092e4 <_dtoa_r+0x244>
 800931c:	2300      	movs	r3, #0
 800931e:	e7d5      	b.n	80092cc <_dtoa_r+0x22c>
 8009320:	2401      	movs	r4, #1
 8009322:	2300      	movs	r3, #0
 8009324:	9307      	str	r3, [sp, #28]
 8009326:	9409      	str	r4, [sp, #36]	@ 0x24
 8009328:	f04f 3bff 	mov.w	fp, #4294967295
 800932c:	2200      	movs	r2, #0
 800932e:	f8cd b00c 	str.w	fp, [sp, #12]
 8009332:	2312      	movs	r3, #18
 8009334:	920c      	str	r2, [sp, #48]	@ 0x30
 8009336:	e7db      	b.n	80092f0 <_dtoa_r+0x250>
 8009338:	2301      	movs	r3, #1
 800933a:	9309      	str	r3, [sp, #36]	@ 0x24
 800933c:	e7f4      	b.n	8009328 <_dtoa_r+0x288>
 800933e:	f04f 0b01 	mov.w	fp, #1
 8009342:	f8cd b00c 	str.w	fp, [sp, #12]
 8009346:	465b      	mov	r3, fp
 8009348:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800934c:	e7d0      	b.n	80092f0 <_dtoa_r+0x250>
 800934e:	3101      	adds	r1, #1
 8009350:	0052      	lsls	r2, r2, #1
 8009352:	e7d1      	b.n	80092f8 <_dtoa_r+0x258>
 8009354:	f3af 8000 	nop.w
 8009358:	636f4361 	.word	0x636f4361
 800935c:	3fd287a7 	.word	0x3fd287a7
 8009360:	8b60c8b3 	.word	0x8b60c8b3
 8009364:	3fc68a28 	.word	0x3fc68a28
 8009368:	509f79fb 	.word	0x509f79fb
 800936c:	3fd34413 	.word	0x3fd34413
 8009370:	0800c001 	.word	0x0800c001
 8009374:	0800c018 	.word	0x0800c018
 8009378:	7ff00000 	.word	0x7ff00000
 800937c:	0800bfd1 	.word	0x0800bfd1
 8009380:	3ff80000 	.word	0x3ff80000
 8009384:	0800c168 	.word	0x0800c168
 8009388:	0800c070 	.word	0x0800c070
 800938c:	0800bffd 	.word	0x0800bffd
 8009390:	0800bfd0 	.word	0x0800bfd0
 8009394:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009398:	6018      	str	r0, [r3, #0]
 800939a:	9b03      	ldr	r3, [sp, #12]
 800939c:	2b0e      	cmp	r3, #14
 800939e:	f200 80a1 	bhi.w	80094e4 <_dtoa_r+0x444>
 80093a2:	2c00      	cmp	r4, #0
 80093a4:	f000 809e 	beq.w	80094e4 <_dtoa_r+0x444>
 80093a8:	2f00      	cmp	r7, #0
 80093aa:	dd33      	ble.n	8009414 <_dtoa_r+0x374>
 80093ac:	4b9c      	ldr	r3, [pc, #624]	@ (8009620 <_dtoa_r+0x580>)
 80093ae:	f007 020f 	and.w	r2, r7, #15
 80093b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093b6:	ed93 7b00 	vldr	d7, [r3]
 80093ba:	05f8      	lsls	r0, r7, #23
 80093bc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80093c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80093c4:	d516      	bpl.n	80093f4 <_dtoa_r+0x354>
 80093c6:	4b97      	ldr	r3, [pc, #604]	@ (8009624 <_dtoa_r+0x584>)
 80093c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80093cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80093d0:	f7f7 fa5c 	bl	800088c <__aeabi_ddiv>
 80093d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80093d8:	f004 040f 	and.w	r4, r4, #15
 80093dc:	2603      	movs	r6, #3
 80093de:	4d91      	ldr	r5, [pc, #580]	@ (8009624 <_dtoa_r+0x584>)
 80093e0:	b954      	cbnz	r4, 80093f8 <_dtoa_r+0x358>
 80093e2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80093e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093ea:	f7f7 fa4f 	bl	800088c <__aeabi_ddiv>
 80093ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80093f2:	e028      	b.n	8009446 <_dtoa_r+0x3a6>
 80093f4:	2602      	movs	r6, #2
 80093f6:	e7f2      	b.n	80093de <_dtoa_r+0x33e>
 80093f8:	07e1      	lsls	r1, r4, #31
 80093fa:	d508      	bpl.n	800940e <_dtoa_r+0x36e>
 80093fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009400:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009404:	f7f7 f918 	bl	8000638 <__aeabi_dmul>
 8009408:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800940c:	3601      	adds	r6, #1
 800940e:	1064      	asrs	r4, r4, #1
 8009410:	3508      	adds	r5, #8
 8009412:	e7e5      	b.n	80093e0 <_dtoa_r+0x340>
 8009414:	f000 80af 	beq.w	8009576 <_dtoa_r+0x4d6>
 8009418:	427c      	negs	r4, r7
 800941a:	4b81      	ldr	r3, [pc, #516]	@ (8009620 <_dtoa_r+0x580>)
 800941c:	4d81      	ldr	r5, [pc, #516]	@ (8009624 <_dtoa_r+0x584>)
 800941e:	f004 020f 	and.w	r2, r4, #15
 8009422:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800942a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800942e:	f7f7 f903 	bl	8000638 <__aeabi_dmul>
 8009432:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009436:	1124      	asrs	r4, r4, #4
 8009438:	2300      	movs	r3, #0
 800943a:	2602      	movs	r6, #2
 800943c:	2c00      	cmp	r4, #0
 800943e:	f040 808f 	bne.w	8009560 <_dtoa_r+0x4c0>
 8009442:	2b00      	cmp	r3, #0
 8009444:	d1d3      	bne.n	80093ee <_dtoa_r+0x34e>
 8009446:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009448:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800944c:	2b00      	cmp	r3, #0
 800944e:	f000 8094 	beq.w	800957a <_dtoa_r+0x4da>
 8009452:	4b75      	ldr	r3, [pc, #468]	@ (8009628 <_dtoa_r+0x588>)
 8009454:	2200      	movs	r2, #0
 8009456:	4620      	mov	r0, r4
 8009458:	4629      	mov	r1, r5
 800945a:	f7f7 fb5f 	bl	8000b1c <__aeabi_dcmplt>
 800945e:	2800      	cmp	r0, #0
 8009460:	f000 808b 	beq.w	800957a <_dtoa_r+0x4da>
 8009464:	9b03      	ldr	r3, [sp, #12]
 8009466:	2b00      	cmp	r3, #0
 8009468:	f000 8087 	beq.w	800957a <_dtoa_r+0x4da>
 800946c:	f1bb 0f00 	cmp.w	fp, #0
 8009470:	dd34      	ble.n	80094dc <_dtoa_r+0x43c>
 8009472:	4620      	mov	r0, r4
 8009474:	4b6d      	ldr	r3, [pc, #436]	@ (800962c <_dtoa_r+0x58c>)
 8009476:	2200      	movs	r2, #0
 8009478:	4629      	mov	r1, r5
 800947a:	f7f7 f8dd 	bl	8000638 <__aeabi_dmul>
 800947e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009482:	f107 38ff 	add.w	r8, r7, #4294967295
 8009486:	3601      	adds	r6, #1
 8009488:	465c      	mov	r4, fp
 800948a:	4630      	mov	r0, r6
 800948c:	f7f7 f86a 	bl	8000564 <__aeabi_i2d>
 8009490:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009494:	f7f7 f8d0 	bl	8000638 <__aeabi_dmul>
 8009498:	4b65      	ldr	r3, [pc, #404]	@ (8009630 <_dtoa_r+0x590>)
 800949a:	2200      	movs	r2, #0
 800949c:	f7f6 ff16 	bl	80002cc <__adddf3>
 80094a0:	4605      	mov	r5, r0
 80094a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80094a6:	2c00      	cmp	r4, #0
 80094a8:	d16a      	bne.n	8009580 <_dtoa_r+0x4e0>
 80094aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094ae:	4b61      	ldr	r3, [pc, #388]	@ (8009634 <_dtoa_r+0x594>)
 80094b0:	2200      	movs	r2, #0
 80094b2:	f7f6 ff09 	bl	80002c8 <__aeabi_dsub>
 80094b6:	4602      	mov	r2, r0
 80094b8:	460b      	mov	r3, r1
 80094ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80094be:	462a      	mov	r2, r5
 80094c0:	4633      	mov	r3, r6
 80094c2:	f7f7 fb49 	bl	8000b58 <__aeabi_dcmpgt>
 80094c6:	2800      	cmp	r0, #0
 80094c8:	f040 8298 	bne.w	80099fc <_dtoa_r+0x95c>
 80094cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094d0:	462a      	mov	r2, r5
 80094d2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80094d6:	f7f7 fb21 	bl	8000b1c <__aeabi_dcmplt>
 80094da:	bb38      	cbnz	r0, 800952c <_dtoa_r+0x48c>
 80094dc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80094e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80094e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	f2c0 8157 	blt.w	800979a <_dtoa_r+0x6fa>
 80094ec:	2f0e      	cmp	r7, #14
 80094ee:	f300 8154 	bgt.w	800979a <_dtoa_r+0x6fa>
 80094f2:	4b4b      	ldr	r3, [pc, #300]	@ (8009620 <_dtoa_r+0x580>)
 80094f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80094f8:	ed93 7b00 	vldr	d7, [r3]
 80094fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80094fe:	2b00      	cmp	r3, #0
 8009500:	ed8d 7b00 	vstr	d7, [sp]
 8009504:	f280 80e5 	bge.w	80096d2 <_dtoa_r+0x632>
 8009508:	9b03      	ldr	r3, [sp, #12]
 800950a:	2b00      	cmp	r3, #0
 800950c:	f300 80e1 	bgt.w	80096d2 <_dtoa_r+0x632>
 8009510:	d10c      	bne.n	800952c <_dtoa_r+0x48c>
 8009512:	4b48      	ldr	r3, [pc, #288]	@ (8009634 <_dtoa_r+0x594>)
 8009514:	2200      	movs	r2, #0
 8009516:	ec51 0b17 	vmov	r0, r1, d7
 800951a:	f7f7 f88d 	bl	8000638 <__aeabi_dmul>
 800951e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009522:	f7f7 fb0f 	bl	8000b44 <__aeabi_dcmpge>
 8009526:	2800      	cmp	r0, #0
 8009528:	f000 8266 	beq.w	80099f8 <_dtoa_r+0x958>
 800952c:	2400      	movs	r4, #0
 800952e:	4625      	mov	r5, r4
 8009530:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009532:	4656      	mov	r6, sl
 8009534:	ea6f 0803 	mvn.w	r8, r3
 8009538:	2700      	movs	r7, #0
 800953a:	4621      	mov	r1, r4
 800953c:	4648      	mov	r0, r9
 800953e:	f000 fcbf 	bl	8009ec0 <_Bfree>
 8009542:	2d00      	cmp	r5, #0
 8009544:	f000 80bd 	beq.w	80096c2 <_dtoa_r+0x622>
 8009548:	b12f      	cbz	r7, 8009556 <_dtoa_r+0x4b6>
 800954a:	42af      	cmp	r7, r5
 800954c:	d003      	beq.n	8009556 <_dtoa_r+0x4b6>
 800954e:	4639      	mov	r1, r7
 8009550:	4648      	mov	r0, r9
 8009552:	f000 fcb5 	bl	8009ec0 <_Bfree>
 8009556:	4629      	mov	r1, r5
 8009558:	4648      	mov	r0, r9
 800955a:	f000 fcb1 	bl	8009ec0 <_Bfree>
 800955e:	e0b0      	b.n	80096c2 <_dtoa_r+0x622>
 8009560:	07e2      	lsls	r2, r4, #31
 8009562:	d505      	bpl.n	8009570 <_dtoa_r+0x4d0>
 8009564:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009568:	f7f7 f866 	bl	8000638 <__aeabi_dmul>
 800956c:	3601      	adds	r6, #1
 800956e:	2301      	movs	r3, #1
 8009570:	1064      	asrs	r4, r4, #1
 8009572:	3508      	adds	r5, #8
 8009574:	e762      	b.n	800943c <_dtoa_r+0x39c>
 8009576:	2602      	movs	r6, #2
 8009578:	e765      	b.n	8009446 <_dtoa_r+0x3a6>
 800957a:	9c03      	ldr	r4, [sp, #12]
 800957c:	46b8      	mov	r8, r7
 800957e:	e784      	b.n	800948a <_dtoa_r+0x3ea>
 8009580:	4b27      	ldr	r3, [pc, #156]	@ (8009620 <_dtoa_r+0x580>)
 8009582:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009584:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009588:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800958c:	4454      	add	r4, sl
 800958e:	2900      	cmp	r1, #0
 8009590:	d054      	beq.n	800963c <_dtoa_r+0x59c>
 8009592:	4929      	ldr	r1, [pc, #164]	@ (8009638 <_dtoa_r+0x598>)
 8009594:	2000      	movs	r0, #0
 8009596:	f7f7 f979 	bl	800088c <__aeabi_ddiv>
 800959a:	4633      	mov	r3, r6
 800959c:	462a      	mov	r2, r5
 800959e:	f7f6 fe93 	bl	80002c8 <__aeabi_dsub>
 80095a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80095a6:	4656      	mov	r6, sl
 80095a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095ac:	f7f7 faf4 	bl	8000b98 <__aeabi_d2iz>
 80095b0:	4605      	mov	r5, r0
 80095b2:	f7f6 ffd7 	bl	8000564 <__aeabi_i2d>
 80095b6:	4602      	mov	r2, r0
 80095b8:	460b      	mov	r3, r1
 80095ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095be:	f7f6 fe83 	bl	80002c8 <__aeabi_dsub>
 80095c2:	3530      	adds	r5, #48	@ 0x30
 80095c4:	4602      	mov	r2, r0
 80095c6:	460b      	mov	r3, r1
 80095c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80095cc:	f806 5b01 	strb.w	r5, [r6], #1
 80095d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80095d4:	f7f7 faa2 	bl	8000b1c <__aeabi_dcmplt>
 80095d8:	2800      	cmp	r0, #0
 80095da:	d172      	bne.n	80096c2 <_dtoa_r+0x622>
 80095dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80095e0:	4911      	ldr	r1, [pc, #68]	@ (8009628 <_dtoa_r+0x588>)
 80095e2:	2000      	movs	r0, #0
 80095e4:	f7f6 fe70 	bl	80002c8 <__aeabi_dsub>
 80095e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80095ec:	f7f7 fa96 	bl	8000b1c <__aeabi_dcmplt>
 80095f0:	2800      	cmp	r0, #0
 80095f2:	f040 80b4 	bne.w	800975e <_dtoa_r+0x6be>
 80095f6:	42a6      	cmp	r6, r4
 80095f8:	f43f af70 	beq.w	80094dc <_dtoa_r+0x43c>
 80095fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009600:	4b0a      	ldr	r3, [pc, #40]	@ (800962c <_dtoa_r+0x58c>)
 8009602:	2200      	movs	r2, #0
 8009604:	f7f7 f818 	bl	8000638 <__aeabi_dmul>
 8009608:	4b08      	ldr	r3, [pc, #32]	@ (800962c <_dtoa_r+0x58c>)
 800960a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800960e:	2200      	movs	r2, #0
 8009610:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009614:	f7f7 f810 	bl	8000638 <__aeabi_dmul>
 8009618:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800961c:	e7c4      	b.n	80095a8 <_dtoa_r+0x508>
 800961e:	bf00      	nop
 8009620:	0800c168 	.word	0x0800c168
 8009624:	0800c140 	.word	0x0800c140
 8009628:	3ff00000 	.word	0x3ff00000
 800962c:	40240000 	.word	0x40240000
 8009630:	401c0000 	.word	0x401c0000
 8009634:	40140000 	.word	0x40140000
 8009638:	3fe00000 	.word	0x3fe00000
 800963c:	4631      	mov	r1, r6
 800963e:	4628      	mov	r0, r5
 8009640:	f7f6 fffa 	bl	8000638 <__aeabi_dmul>
 8009644:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009648:	9413      	str	r4, [sp, #76]	@ 0x4c
 800964a:	4656      	mov	r6, sl
 800964c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009650:	f7f7 faa2 	bl	8000b98 <__aeabi_d2iz>
 8009654:	4605      	mov	r5, r0
 8009656:	f7f6 ff85 	bl	8000564 <__aeabi_i2d>
 800965a:	4602      	mov	r2, r0
 800965c:	460b      	mov	r3, r1
 800965e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009662:	f7f6 fe31 	bl	80002c8 <__aeabi_dsub>
 8009666:	3530      	adds	r5, #48	@ 0x30
 8009668:	f806 5b01 	strb.w	r5, [r6], #1
 800966c:	4602      	mov	r2, r0
 800966e:	460b      	mov	r3, r1
 8009670:	42a6      	cmp	r6, r4
 8009672:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009676:	f04f 0200 	mov.w	r2, #0
 800967a:	d124      	bne.n	80096c6 <_dtoa_r+0x626>
 800967c:	4baf      	ldr	r3, [pc, #700]	@ (800993c <_dtoa_r+0x89c>)
 800967e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009682:	f7f6 fe23 	bl	80002cc <__adddf3>
 8009686:	4602      	mov	r2, r0
 8009688:	460b      	mov	r3, r1
 800968a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800968e:	f7f7 fa63 	bl	8000b58 <__aeabi_dcmpgt>
 8009692:	2800      	cmp	r0, #0
 8009694:	d163      	bne.n	800975e <_dtoa_r+0x6be>
 8009696:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800969a:	49a8      	ldr	r1, [pc, #672]	@ (800993c <_dtoa_r+0x89c>)
 800969c:	2000      	movs	r0, #0
 800969e:	f7f6 fe13 	bl	80002c8 <__aeabi_dsub>
 80096a2:	4602      	mov	r2, r0
 80096a4:	460b      	mov	r3, r1
 80096a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096aa:	f7f7 fa37 	bl	8000b1c <__aeabi_dcmplt>
 80096ae:	2800      	cmp	r0, #0
 80096b0:	f43f af14 	beq.w	80094dc <_dtoa_r+0x43c>
 80096b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80096b6:	1e73      	subs	r3, r6, #1
 80096b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80096ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80096be:	2b30      	cmp	r3, #48	@ 0x30
 80096c0:	d0f8      	beq.n	80096b4 <_dtoa_r+0x614>
 80096c2:	4647      	mov	r7, r8
 80096c4:	e03b      	b.n	800973e <_dtoa_r+0x69e>
 80096c6:	4b9e      	ldr	r3, [pc, #632]	@ (8009940 <_dtoa_r+0x8a0>)
 80096c8:	f7f6 ffb6 	bl	8000638 <__aeabi_dmul>
 80096cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096d0:	e7bc      	b.n	800964c <_dtoa_r+0x5ac>
 80096d2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80096d6:	4656      	mov	r6, sl
 80096d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096dc:	4620      	mov	r0, r4
 80096de:	4629      	mov	r1, r5
 80096e0:	f7f7 f8d4 	bl	800088c <__aeabi_ddiv>
 80096e4:	f7f7 fa58 	bl	8000b98 <__aeabi_d2iz>
 80096e8:	4680      	mov	r8, r0
 80096ea:	f7f6 ff3b 	bl	8000564 <__aeabi_i2d>
 80096ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096f2:	f7f6 ffa1 	bl	8000638 <__aeabi_dmul>
 80096f6:	4602      	mov	r2, r0
 80096f8:	460b      	mov	r3, r1
 80096fa:	4620      	mov	r0, r4
 80096fc:	4629      	mov	r1, r5
 80096fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009702:	f7f6 fde1 	bl	80002c8 <__aeabi_dsub>
 8009706:	f806 4b01 	strb.w	r4, [r6], #1
 800970a:	9d03      	ldr	r5, [sp, #12]
 800970c:	eba6 040a 	sub.w	r4, r6, sl
 8009710:	42a5      	cmp	r5, r4
 8009712:	4602      	mov	r2, r0
 8009714:	460b      	mov	r3, r1
 8009716:	d133      	bne.n	8009780 <_dtoa_r+0x6e0>
 8009718:	f7f6 fdd8 	bl	80002cc <__adddf3>
 800971c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009720:	4604      	mov	r4, r0
 8009722:	460d      	mov	r5, r1
 8009724:	f7f7 fa18 	bl	8000b58 <__aeabi_dcmpgt>
 8009728:	b9c0      	cbnz	r0, 800975c <_dtoa_r+0x6bc>
 800972a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800972e:	4620      	mov	r0, r4
 8009730:	4629      	mov	r1, r5
 8009732:	f7f7 f9e9 	bl	8000b08 <__aeabi_dcmpeq>
 8009736:	b110      	cbz	r0, 800973e <_dtoa_r+0x69e>
 8009738:	f018 0f01 	tst.w	r8, #1
 800973c:	d10e      	bne.n	800975c <_dtoa_r+0x6bc>
 800973e:	9902      	ldr	r1, [sp, #8]
 8009740:	4648      	mov	r0, r9
 8009742:	f000 fbbd 	bl	8009ec0 <_Bfree>
 8009746:	2300      	movs	r3, #0
 8009748:	7033      	strb	r3, [r6, #0]
 800974a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800974c:	3701      	adds	r7, #1
 800974e:	601f      	str	r7, [r3, #0]
 8009750:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009752:	2b00      	cmp	r3, #0
 8009754:	f000 824b 	beq.w	8009bee <_dtoa_r+0xb4e>
 8009758:	601e      	str	r6, [r3, #0]
 800975a:	e248      	b.n	8009bee <_dtoa_r+0xb4e>
 800975c:	46b8      	mov	r8, r7
 800975e:	4633      	mov	r3, r6
 8009760:	461e      	mov	r6, r3
 8009762:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009766:	2a39      	cmp	r2, #57	@ 0x39
 8009768:	d106      	bne.n	8009778 <_dtoa_r+0x6d8>
 800976a:	459a      	cmp	sl, r3
 800976c:	d1f8      	bne.n	8009760 <_dtoa_r+0x6c0>
 800976e:	2230      	movs	r2, #48	@ 0x30
 8009770:	f108 0801 	add.w	r8, r8, #1
 8009774:	f88a 2000 	strb.w	r2, [sl]
 8009778:	781a      	ldrb	r2, [r3, #0]
 800977a:	3201      	adds	r2, #1
 800977c:	701a      	strb	r2, [r3, #0]
 800977e:	e7a0      	b.n	80096c2 <_dtoa_r+0x622>
 8009780:	4b6f      	ldr	r3, [pc, #444]	@ (8009940 <_dtoa_r+0x8a0>)
 8009782:	2200      	movs	r2, #0
 8009784:	f7f6 ff58 	bl	8000638 <__aeabi_dmul>
 8009788:	2200      	movs	r2, #0
 800978a:	2300      	movs	r3, #0
 800978c:	4604      	mov	r4, r0
 800978e:	460d      	mov	r5, r1
 8009790:	f7f7 f9ba 	bl	8000b08 <__aeabi_dcmpeq>
 8009794:	2800      	cmp	r0, #0
 8009796:	d09f      	beq.n	80096d8 <_dtoa_r+0x638>
 8009798:	e7d1      	b.n	800973e <_dtoa_r+0x69e>
 800979a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800979c:	2a00      	cmp	r2, #0
 800979e:	f000 80ea 	beq.w	8009976 <_dtoa_r+0x8d6>
 80097a2:	9a07      	ldr	r2, [sp, #28]
 80097a4:	2a01      	cmp	r2, #1
 80097a6:	f300 80cd 	bgt.w	8009944 <_dtoa_r+0x8a4>
 80097aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80097ac:	2a00      	cmp	r2, #0
 80097ae:	f000 80c1 	beq.w	8009934 <_dtoa_r+0x894>
 80097b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80097b6:	9c08      	ldr	r4, [sp, #32]
 80097b8:	9e00      	ldr	r6, [sp, #0]
 80097ba:	9a00      	ldr	r2, [sp, #0]
 80097bc:	441a      	add	r2, r3
 80097be:	9200      	str	r2, [sp, #0]
 80097c0:	9a06      	ldr	r2, [sp, #24]
 80097c2:	2101      	movs	r1, #1
 80097c4:	441a      	add	r2, r3
 80097c6:	4648      	mov	r0, r9
 80097c8:	9206      	str	r2, [sp, #24]
 80097ca:	f000 fc2d 	bl	800a028 <__i2b>
 80097ce:	4605      	mov	r5, r0
 80097d0:	b166      	cbz	r6, 80097ec <_dtoa_r+0x74c>
 80097d2:	9b06      	ldr	r3, [sp, #24]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	dd09      	ble.n	80097ec <_dtoa_r+0x74c>
 80097d8:	42b3      	cmp	r3, r6
 80097da:	9a00      	ldr	r2, [sp, #0]
 80097dc:	bfa8      	it	ge
 80097de:	4633      	movge	r3, r6
 80097e0:	1ad2      	subs	r2, r2, r3
 80097e2:	9200      	str	r2, [sp, #0]
 80097e4:	9a06      	ldr	r2, [sp, #24]
 80097e6:	1af6      	subs	r6, r6, r3
 80097e8:	1ad3      	subs	r3, r2, r3
 80097ea:	9306      	str	r3, [sp, #24]
 80097ec:	9b08      	ldr	r3, [sp, #32]
 80097ee:	b30b      	cbz	r3, 8009834 <_dtoa_r+0x794>
 80097f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	f000 80c6 	beq.w	8009984 <_dtoa_r+0x8e4>
 80097f8:	2c00      	cmp	r4, #0
 80097fa:	f000 80c0 	beq.w	800997e <_dtoa_r+0x8de>
 80097fe:	4629      	mov	r1, r5
 8009800:	4622      	mov	r2, r4
 8009802:	4648      	mov	r0, r9
 8009804:	f000 fcc8 	bl	800a198 <__pow5mult>
 8009808:	9a02      	ldr	r2, [sp, #8]
 800980a:	4601      	mov	r1, r0
 800980c:	4605      	mov	r5, r0
 800980e:	4648      	mov	r0, r9
 8009810:	f000 fc20 	bl	800a054 <__multiply>
 8009814:	9902      	ldr	r1, [sp, #8]
 8009816:	4680      	mov	r8, r0
 8009818:	4648      	mov	r0, r9
 800981a:	f000 fb51 	bl	8009ec0 <_Bfree>
 800981e:	9b08      	ldr	r3, [sp, #32]
 8009820:	1b1b      	subs	r3, r3, r4
 8009822:	9308      	str	r3, [sp, #32]
 8009824:	f000 80b1 	beq.w	800998a <_dtoa_r+0x8ea>
 8009828:	9a08      	ldr	r2, [sp, #32]
 800982a:	4641      	mov	r1, r8
 800982c:	4648      	mov	r0, r9
 800982e:	f000 fcb3 	bl	800a198 <__pow5mult>
 8009832:	9002      	str	r0, [sp, #8]
 8009834:	2101      	movs	r1, #1
 8009836:	4648      	mov	r0, r9
 8009838:	f000 fbf6 	bl	800a028 <__i2b>
 800983c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800983e:	4604      	mov	r4, r0
 8009840:	2b00      	cmp	r3, #0
 8009842:	f000 81d8 	beq.w	8009bf6 <_dtoa_r+0xb56>
 8009846:	461a      	mov	r2, r3
 8009848:	4601      	mov	r1, r0
 800984a:	4648      	mov	r0, r9
 800984c:	f000 fca4 	bl	800a198 <__pow5mult>
 8009850:	9b07      	ldr	r3, [sp, #28]
 8009852:	2b01      	cmp	r3, #1
 8009854:	4604      	mov	r4, r0
 8009856:	f300 809f 	bgt.w	8009998 <_dtoa_r+0x8f8>
 800985a:	9b04      	ldr	r3, [sp, #16]
 800985c:	2b00      	cmp	r3, #0
 800985e:	f040 8097 	bne.w	8009990 <_dtoa_r+0x8f0>
 8009862:	9b05      	ldr	r3, [sp, #20]
 8009864:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009868:	2b00      	cmp	r3, #0
 800986a:	f040 8093 	bne.w	8009994 <_dtoa_r+0x8f4>
 800986e:	9b05      	ldr	r3, [sp, #20]
 8009870:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009874:	0d1b      	lsrs	r3, r3, #20
 8009876:	051b      	lsls	r3, r3, #20
 8009878:	b133      	cbz	r3, 8009888 <_dtoa_r+0x7e8>
 800987a:	9b00      	ldr	r3, [sp, #0]
 800987c:	3301      	adds	r3, #1
 800987e:	9300      	str	r3, [sp, #0]
 8009880:	9b06      	ldr	r3, [sp, #24]
 8009882:	3301      	adds	r3, #1
 8009884:	9306      	str	r3, [sp, #24]
 8009886:	2301      	movs	r3, #1
 8009888:	9308      	str	r3, [sp, #32]
 800988a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800988c:	2b00      	cmp	r3, #0
 800988e:	f000 81b8 	beq.w	8009c02 <_dtoa_r+0xb62>
 8009892:	6923      	ldr	r3, [r4, #16]
 8009894:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009898:	6918      	ldr	r0, [r3, #16]
 800989a:	f000 fb79 	bl	8009f90 <__hi0bits>
 800989e:	f1c0 0020 	rsb	r0, r0, #32
 80098a2:	9b06      	ldr	r3, [sp, #24]
 80098a4:	4418      	add	r0, r3
 80098a6:	f010 001f 	ands.w	r0, r0, #31
 80098aa:	f000 8082 	beq.w	80099b2 <_dtoa_r+0x912>
 80098ae:	f1c0 0320 	rsb	r3, r0, #32
 80098b2:	2b04      	cmp	r3, #4
 80098b4:	dd73      	ble.n	800999e <_dtoa_r+0x8fe>
 80098b6:	9b00      	ldr	r3, [sp, #0]
 80098b8:	f1c0 001c 	rsb	r0, r0, #28
 80098bc:	4403      	add	r3, r0
 80098be:	9300      	str	r3, [sp, #0]
 80098c0:	9b06      	ldr	r3, [sp, #24]
 80098c2:	4403      	add	r3, r0
 80098c4:	4406      	add	r6, r0
 80098c6:	9306      	str	r3, [sp, #24]
 80098c8:	9b00      	ldr	r3, [sp, #0]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	dd05      	ble.n	80098da <_dtoa_r+0x83a>
 80098ce:	9902      	ldr	r1, [sp, #8]
 80098d0:	461a      	mov	r2, r3
 80098d2:	4648      	mov	r0, r9
 80098d4:	f000 fcba 	bl	800a24c <__lshift>
 80098d8:	9002      	str	r0, [sp, #8]
 80098da:	9b06      	ldr	r3, [sp, #24]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	dd05      	ble.n	80098ec <_dtoa_r+0x84c>
 80098e0:	4621      	mov	r1, r4
 80098e2:	461a      	mov	r2, r3
 80098e4:	4648      	mov	r0, r9
 80098e6:	f000 fcb1 	bl	800a24c <__lshift>
 80098ea:	4604      	mov	r4, r0
 80098ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d061      	beq.n	80099b6 <_dtoa_r+0x916>
 80098f2:	9802      	ldr	r0, [sp, #8]
 80098f4:	4621      	mov	r1, r4
 80098f6:	f000 fd15 	bl	800a324 <__mcmp>
 80098fa:	2800      	cmp	r0, #0
 80098fc:	da5b      	bge.n	80099b6 <_dtoa_r+0x916>
 80098fe:	2300      	movs	r3, #0
 8009900:	9902      	ldr	r1, [sp, #8]
 8009902:	220a      	movs	r2, #10
 8009904:	4648      	mov	r0, r9
 8009906:	f000 fafd 	bl	8009f04 <__multadd>
 800990a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800990c:	9002      	str	r0, [sp, #8]
 800990e:	f107 38ff 	add.w	r8, r7, #4294967295
 8009912:	2b00      	cmp	r3, #0
 8009914:	f000 8177 	beq.w	8009c06 <_dtoa_r+0xb66>
 8009918:	4629      	mov	r1, r5
 800991a:	2300      	movs	r3, #0
 800991c:	220a      	movs	r2, #10
 800991e:	4648      	mov	r0, r9
 8009920:	f000 faf0 	bl	8009f04 <__multadd>
 8009924:	f1bb 0f00 	cmp.w	fp, #0
 8009928:	4605      	mov	r5, r0
 800992a:	dc6f      	bgt.n	8009a0c <_dtoa_r+0x96c>
 800992c:	9b07      	ldr	r3, [sp, #28]
 800992e:	2b02      	cmp	r3, #2
 8009930:	dc49      	bgt.n	80099c6 <_dtoa_r+0x926>
 8009932:	e06b      	b.n	8009a0c <_dtoa_r+0x96c>
 8009934:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009936:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800993a:	e73c      	b.n	80097b6 <_dtoa_r+0x716>
 800993c:	3fe00000 	.word	0x3fe00000
 8009940:	40240000 	.word	0x40240000
 8009944:	9b03      	ldr	r3, [sp, #12]
 8009946:	1e5c      	subs	r4, r3, #1
 8009948:	9b08      	ldr	r3, [sp, #32]
 800994a:	42a3      	cmp	r3, r4
 800994c:	db09      	blt.n	8009962 <_dtoa_r+0x8c2>
 800994e:	1b1c      	subs	r4, r3, r4
 8009950:	9b03      	ldr	r3, [sp, #12]
 8009952:	2b00      	cmp	r3, #0
 8009954:	f6bf af30 	bge.w	80097b8 <_dtoa_r+0x718>
 8009958:	9b00      	ldr	r3, [sp, #0]
 800995a:	9a03      	ldr	r2, [sp, #12]
 800995c:	1a9e      	subs	r6, r3, r2
 800995e:	2300      	movs	r3, #0
 8009960:	e72b      	b.n	80097ba <_dtoa_r+0x71a>
 8009962:	9b08      	ldr	r3, [sp, #32]
 8009964:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009966:	9408      	str	r4, [sp, #32]
 8009968:	1ae3      	subs	r3, r4, r3
 800996a:	441a      	add	r2, r3
 800996c:	9e00      	ldr	r6, [sp, #0]
 800996e:	9b03      	ldr	r3, [sp, #12]
 8009970:	920d      	str	r2, [sp, #52]	@ 0x34
 8009972:	2400      	movs	r4, #0
 8009974:	e721      	b.n	80097ba <_dtoa_r+0x71a>
 8009976:	9c08      	ldr	r4, [sp, #32]
 8009978:	9e00      	ldr	r6, [sp, #0]
 800997a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800997c:	e728      	b.n	80097d0 <_dtoa_r+0x730>
 800997e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009982:	e751      	b.n	8009828 <_dtoa_r+0x788>
 8009984:	9a08      	ldr	r2, [sp, #32]
 8009986:	9902      	ldr	r1, [sp, #8]
 8009988:	e750      	b.n	800982c <_dtoa_r+0x78c>
 800998a:	f8cd 8008 	str.w	r8, [sp, #8]
 800998e:	e751      	b.n	8009834 <_dtoa_r+0x794>
 8009990:	2300      	movs	r3, #0
 8009992:	e779      	b.n	8009888 <_dtoa_r+0x7e8>
 8009994:	9b04      	ldr	r3, [sp, #16]
 8009996:	e777      	b.n	8009888 <_dtoa_r+0x7e8>
 8009998:	2300      	movs	r3, #0
 800999a:	9308      	str	r3, [sp, #32]
 800999c:	e779      	b.n	8009892 <_dtoa_r+0x7f2>
 800999e:	d093      	beq.n	80098c8 <_dtoa_r+0x828>
 80099a0:	9a00      	ldr	r2, [sp, #0]
 80099a2:	331c      	adds	r3, #28
 80099a4:	441a      	add	r2, r3
 80099a6:	9200      	str	r2, [sp, #0]
 80099a8:	9a06      	ldr	r2, [sp, #24]
 80099aa:	441a      	add	r2, r3
 80099ac:	441e      	add	r6, r3
 80099ae:	9206      	str	r2, [sp, #24]
 80099b0:	e78a      	b.n	80098c8 <_dtoa_r+0x828>
 80099b2:	4603      	mov	r3, r0
 80099b4:	e7f4      	b.n	80099a0 <_dtoa_r+0x900>
 80099b6:	9b03      	ldr	r3, [sp, #12]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	46b8      	mov	r8, r7
 80099bc:	dc20      	bgt.n	8009a00 <_dtoa_r+0x960>
 80099be:	469b      	mov	fp, r3
 80099c0:	9b07      	ldr	r3, [sp, #28]
 80099c2:	2b02      	cmp	r3, #2
 80099c4:	dd1e      	ble.n	8009a04 <_dtoa_r+0x964>
 80099c6:	f1bb 0f00 	cmp.w	fp, #0
 80099ca:	f47f adb1 	bne.w	8009530 <_dtoa_r+0x490>
 80099ce:	4621      	mov	r1, r4
 80099d0:	465b      	mov	r3, fp
 80099d2:	2205      	movs	r2, #5
 80099d4:	4648      	mov	r0, r9
 80099d6:	f000 fa95 	bl	8009f04 <__multadd>
 80099da:	4601      	mov	r1, r0
 80099dc:	4604      	mov	r4, r0
 80099de:	9802      	ldr	r0, [sp, #8]
 80099e0:	f000 fca0 	bl	800a324 <__mcmp>
 80099e4:	2800      	cmp	r0, #0
 80099e6:	f77f ada3 	ble.w	8009530 <_dtoa_r+0x490>
 80099ea:	4656      	mov	r6, sl
 80099ec:	2331      	movs	r3, #49	@ 0x31
 80099ee:	f806 3b01 	strb.w	r3, [r6], #1
 80099f2:	f108 0801 	add.w	r8, r8, #1
 80099f6:	e59f      	b.n	8009538 <_dtoa_r+0x498>
 80099f8:	9c03      	ldr	r4, [sp, #12]
 80099fa:	46b8      	mov	r8, r7
 80099fc:	4625      	mov	r5, r4
 80099fe:	e7f4      	b.n	80099ea <_dtoa_r+0x94a>
 8009a00:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009a04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	f000 8101 	beq.w	8009c0e <_dtoa_r+0xb6e>
 8009a0c:	2e00      	cmp	r6, #0
 8009a0e:	dd05      	ble.n	8009a1c <_dtoa_r+0x97c>
 8009a10:	4629      	mov	r1, r5
 8009a12:	4632      	mov	r2, r6
 8009a14:	4648      	mov	r0, r9
 8009a16:	f000 fc19 	bl	800a24c <__lshift>
 8009a1a:	4605      	mov	r5, r0
 8009a1c:	9b08      	ldr	r3, [sp, #32]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d05c      	beq.n	8009adc <_dtoa_r+0xa3c>
 8009a22:	6869      	ldr	r1, [r5, #4]
 8009a24:	4648      	mov	r0, r9
 8009a26:	f000 fa0b 	bl	8009e40 <_Balloc>
 8009a2a:	4606      	mov	r6, r0
 8009a2c:	b928      	cbnz	r0, 8009a3a <_dtoa_r+0x99a>
 8009a2e:	4b82      	ldr	r3, [pc, #520]	@ (8009c38 <_dtoa_r+0xb98>)
 8009a30:	4602      	mov	r2, r0
 8009a32:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009a36:	f7ff bb4a 	b.w	80090ce <_dtoa_r+0x2e>
 8009a3a:	692a      	ldr	r2, [r5, #16]
 8009a3c:	3202      	adds	r2, #2
 8009a3e:	0092      	lsls	r2, r2, #2
 8009a40:	f105 010c 	add.w	r1, r5, #12
 8009a44:	300c      	adds	r0, #12
 8009a46:	f000 ffa3 	bl	800a990 <memcpy>
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	4631      	mov	r1, r6
 8009a4e:	4648      	mov	r0, r9
 8009a50:	f000 fbfc 	bl	800a24c <__lshift>
 8009a54:	f10a 0301 	add.w	r3, sl, #1
 8009a58:	9300      	str	r3, [sp, #0]
 8009a5a:	eb0a 030b 	add.w	r3, sl, fp
 8009a5e:	9308      	str	r3, [sp, #32]
 8009a60:	9b04      	ldr	r3, [sp, #16]
 8009a62:	f003 0301 	and.w	r3, r3, #1
 8009a66:	462f      	mov	r7, r5
 8009a68:	9306      	str	r3, [sp, #24]
 8009a6a:	4605      	mov	r5, r0
 8009a6c:	9b00      	ldr	r3, [sp, #0]
 8009a6e:	9802      	ldr	r0, [sp, #8]
 8009a70:	4621      	mov	r1, r4
 8009a72:	f103 3bff 	add.w	fp, r3, #4294967295
 8009a76:	f7ff fa88 	bl	8008f8a <quorem>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	3330      	adds	r3, #48	@ 0x30
 8009a7e:	9003      	str	r0, [sp, #12]
 8009a80:	4639      	mov	r1, r7
 8009a82:	9802      	ldr	r0, [sp, #8]
 8009a84:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a86:	f000 fc4d 	bl	800a324 <__mcmp>
 8009a8a:	462a      	mov	r2, r5
 8009a8c:	9004      	str	r0, [sp, #16]
 8009a8e:	4621      	mov	r1, r4
 8009a90:	4648      	mov	r0, r9
 8009a92:	f000 fc63 	bl	800a35c <__mdiff>
 8009a96:	68c2      	ldr	r2, [r0, #12]
 8009a98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a9a:	4606      	mov	r6, r0
 8009a9c:	bb02      	cbnz	r2, 8009ae0 <_dtoa_r+0xa40>
 8009a9e:	4601      	mov	r1, r0
 8009aa0:	9802      	ldr	r0, [sp, #8]
 8009aa2:	f000 fc3f 	bl	800a324 <__mcmp>
 8009aa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009aa8:	4602      	mov	r2, r0
 8009aaa:	4631      	mov	r1, r6
 8009aac:	4648      	mov	r0, r9
 8009aae:	920c      	str	r2, [sp, #48]	@ 0x30
 8009ab0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ab2:	f000 fa05 	bl	8009ec0 <_Bfree>
 8009ab6:	9b07      	ldr	r3, [sp, #28]
 8009ab8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009aba:	9e00      	ldr	r6, [sp, #0]
 8009abc:	ea42 0103 	orr.w	r1, r2, r3
 8009ac0:	9b06      	ldr	r3, [sp, #24]
 8009ac2:	4319      	orrs	r1, r3
 8009ac4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ac6:	d10d      	bne.n	8009ae4 <_dtoa_r+0xa44>
 8009ac8:	2b39      	cmp	r3, #57	@ 0x39
 8009aca:	d027      	beq.n	8009b1c <_dtoa_r+0xa7c>
 8009acc:	9a04      	ldr	r2, [sp, #16]
 8009ace:	2a00      	cmp	r2, #0
 8009ad0:	dd01      	ble.n	8009ad6 <_dtoa_r+0xa36>
 8009ad2:	9b03      	ldr	r3, [sp, #12]
 8009ad4:	3331      	adds	r3, #49	@ 0x31
 8009ad6:	f88b 3000 	strb.w	r3, [fp]
 8009ada:	e52e      	b.n	800953a <_dtoa_r+0x49a>
 8009adc:	4628      	mov	r0, r5
 8009ade:	e7b9      	b.n	8009a54 <_dtoa_r+0x9b4>
 8009ae0:	2201      	movs	r2, #1
 8009ae2:	e7e2      	b.n	8009aaa <_dtoa_r+0xa0a>
 8009ae4:	9904      	ldr	r1, [sp, #16]
 8009ae6:	2900      	cmp	r1, #0
 8009ae8:	db04      	blt.n	8009af4 <_dtoa_r+0xa54>
 8009aea:	9807      	ldr	r0, [sp, #28]
 8009aec:	4301      	orrs	r1, r0
 8009aee:	9806      	ldr	r0, [sp, #24]
 8009af0:	4301      	orrs	r1, r0
 8009af2:	d120      	bne.n	8009b36 <_dtoa_r+0xa96>
 8009af4:	2a00      	cmp	r2, #0
 8009af6:	ddee      	ble.n	8009ad6 <_dtoa_r+0xa36>
 8009af8:	9902      	ldr	r1, [sp, #8]
 8009afa:	9300      	str	r3, [sp, #0]
 8009afc:	2201      	movs	r2, #1
 8009afe:	4648      	mov	r0, r9
 8009b00:	f000 fba4 	bl	800a24c <__lshift>
 8009b04:	4621      	mov	r1, r4
 8009b06:	9002      	str	r0, [sp, #8]
 8009b08:	f000 fc0c 	bl	800a324 <__mcmp>
 8009b0c:	2800      	cmp	r0, #0
 8009b0e:	9b00      	ldr	r3, [sp, #0]
 8009b10:	dc02      	bgt.n	8009b18 <_dtoa_r+0xa78>
 8009b12:	d1e0      	bne.n	8009ad6 <_dtoa_r+0xa36>
 8009b14:	07da      	lsls	r2, r3, #31
 8009b16:	d5de      	bpl.n	8009ad6 <_dtoa_r+0xa36>
 8009b18:	2b39      	cmp	r3, #57	@ 0x39
 8009b1a:	d1da      	bne.n	8009ad2 <_dtoa_r+0xa32>
 8009b1c:	2339      	movs	r3, #57	@ 0x39
 8009b1e:	f88b 3000 	strb.w	r3, [fp]
 8009b22:	4633      	mov	r3, r6
 8009b24:	461e      	mov	r6, r3
 8009b26:	3b01      	subs	r3, #1
 8009b28:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009b2c:	2a39      	cmp	r2, #57	@ 0x39
 8009b2e:	d04e      	beq.n	8009bce <_dtoa_r+0xb2e>
 8009b30:	3201      	adds	r2, #1
 8009b32:	701a      	strb	r2, [r3, #0]
 8009b34:	e501      	b.n	800953a <_dtoa_r+0x49a>
 8009b36:	2a00      	cmp	r2, #0
 8009b38:	dd03      	ble.n	8009b42 <_dtoa_r+0xaa2>
 8009b3a:	2b39      	cmp	r3, #57	@ 0x39
 8009b3c:	d0ee      	beq.n	8009b1c <_dtoa_r+0xa7c>
 8009b3e:	3301      	adds	r3, #1
 8009b40:	e7c9      	b.n	8009ad6 <_dtoa_r+0xa36>
 8009b42:	9a00      	ldr	r2, [sp, #0]
 8009b44:	9908      	ldr	r1, [sp, #32]
 8009b46:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009b4a:	428a      	cmp	r2, r1
 8009b4c:	d028      	beq.n	8009ba0 <_dtoa_r+0xb00>
 8009b4e:	9902      	ldr	r1, [sp, #8]
 8009b50:	2300      	movs	r3, #0
 8009b52:	220a      	movs	r2, #10
 8009b54:	4648      	mov	r0, r9
 8009b56:	f000 f9d5 	bl	8009f04 <__multadd>
 8009b5a:	42af      	cmp	r7, r5
 8009b5c:	9002      	str	r0, [sp, #8]
 8009b5e:	f04f 0300 	mov.w	r3, #0
 8009b62:	f04f 020a 	mov.w	r2, #10
 8009b66:	4639      	mov	r1, r7
 8009b68:	4648      	mov	r0, r9
 8009b6a:	d107      	bne.n	8009b7c <_dtoa_r+0xadc>
 8009b6c:	f000 f9ca 	bl	8009f04 <__multadd>
 8009b70:	4607      	mov	r7, r0
 8009b72:	4605      	mov	r5, r0
 8009b74:	9b00      	ldr	r3, [sp, #0]
 8009b76:	3301      	adds	r3, #1
 8009b78:	9300      	str	r3, [sp, #0]
 8009b7a:	e777      	b.n	8009a6c <_dtoa_r+0x9cc>
 8009b7c:	f000 f9c2 	bl	8009f04 <__multadd>
 8009b80:	4629      	mov	r1, r5
 8009b82:	4607      	mov	r7, r0
 8009b84:	2300      	movs	r3, #0
 8009b86:	220a      	movs	r2, #10
 8009b88:	4648      	mov	r0, r9
 8009b8a:	f000 f9bb 	bl	8009f04 <__multadd>
 8009b8e:	4605      	mov	r5, r0
 8009b90:	e7f0      	b.n	8009b74 <_dtoa_r+0xad4>
 8009b92:	f1bb 0f00 	cmp.w	fp, #0
 8009b96:	bfcc      	ite	gt
 8009b98:	465e      	movgt	r6, fp
 8009b9a:	2601      	movle	r6, #1
 8009b9c:	4456      	add	r6, sl
 8009b9e:	2700      	movs	r7, #0
 8009ba0:	9902      	ldr	r1, [sp, #8]
 8009ba2:	9300      	str	r3, [sp, #0]
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	4648      	mov	r0, r9
 8009ba8:	f000 fb50 	bl	800a24c <__lshift>
 8009bac:	4621      	mov	r1, r4
 8009bae:	9002      	str	r0, [sp, #8]
 8009bb0:	f000 fbb8 	bl	800a324 <__mcmp>
 8009bb4:	2800      	cmp	r0, #0
 8009bb6:	dcb4      	bgt.n	8009b22 <_dtoa_r+0xa82>
 8009bb8:	d102      	bne.n	8009bc0 <_dtoa_r+0xb20>
 8009bba:	9b00      	ldr	r3, [sp, #0]
 8009bbc:	07db      	lsls	r3, r3, #31
 8009bbe:	d4b0      	bmi.n	8009b22 <_dtoa_r+0xa82>
 8009bc0:	4633      	mov	r3, r6
 8009bc2:	461e      	mov	r6, r3
 8009bc4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009bc8:	2a30      	cmp	r2, #48	@ 0x30
 8009bca:	d0fa      	beq.n	8009bc2 <_dtoa_r+0xb22>
 8009bcc:	e4b5      	b.n	800953a <_dtoa_r+0x49a>
 8009bce:	459a      	cmp	sl, r3
 8009bd0:	d1a8      	bne.n	8009b24 <_dtoa_r+0xa84>
 8009bd2:	2331      	movs	r3, #49	@ 0x31
 8009bd4:	f108 0801 	add.w	r8, r8, #1
 8009bd8:	f88a 3000 	strb.w	r3, [sl]
 8009bdc:	e4ad      	b.n	800953a <_dtoa_r+0x49a>
 8009bde:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009be0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009c3c <_dtoa_r+0xb9c>
 8009be4:	b11b      	cbz	r3, 8009bee <_dtoa_r+0xb4e>
 8009be6:	f10a 0308 	add.w	r3, sl, #8
 8009bea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009bec:	6013      	str	r3, [r2, #0]
 8009bee:	4650      	mov	r0, sl
 8009bf0:	b017      	add	sp, #92	@ 0x5c
 8009bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bf6:	9b07      	ldr	r3, [sp, #28]
 8009bf8:	2b01      	cmp	r3, #1
 8009bfa:	f77f ae2e 	ble.w	800985a <_dtoa_r+0x7ba>
 8009bfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c00:	9308      	str	r3, [sp, #32]
 8009c02:	2001      	movs	r0, #1
 8009c04:	e64d      	b.n	80098a2 <_dtoa_r+0x802>
 8009c06:	f1bb 0f00 	cmp.w	fp, #0
 8009c0a:	f77f aed9 	ble.w	80099c0 <_dtoa_r+0x920>
 8009c0e:	4656      	mov	r6, sl
 8009c10:	9802      	ldr	r0, [sp, #8]
 8009c12:	4621      	mov	r1, r4
 8009c14:	f7ff f9b9 	bl	8008f8a <quorem>
 8009c18:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009c1c:	f806 3b01 	strb.w	r3, [r6], #1
 8009c20:	eba6 020a 	sub.w	r2, r6, sl
 8009c24:	4593      	cmp	fp, r2
 8009c26:	ddb4      	ble.n	8009b92 <_dtoa_r+0xaf2>
 8009c28:	9902      	ldr	r1, [sp, #8]
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	220a      	movs	r2, #10
 8009c2e:	4648      	mov	r0, r9
 8009c30:	f000 f968 	bl	8009f04 <__multadd>
 8009c34:	9002      	str	r0, [sp, #8]
 8009c36:	e7eb      	b.n	8009c10 <_dtoa_r+0xb70>
 8009c38:	0800c070 	.word	0x0800c070
 8009c3c:	0800bff4 	.word	0x0800bff4

08009c40 <_free_r>:
 8009c40:	b538      	push	{r3, r4, r5, lr}
 8009c42:	4605      	mov	r5, r0
 8009c44:	2900      	cmp	r1, #0
 8009c46:	d041      	beq.n	8009ccc <_free_r+0x8c>
 8009c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c4c:	1f0c      	subs	r4, r1, #4
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	bfb8      	it	lt
 8009c52:	18e4      	addlt	r4, r4, r3
 8009c54:	f000 f8e8 	bl	8009e28 <__malloc_lock>
 8009c58:	4a1d      	ldr	r2, [pc, #116]	@ (8009cd0 <_free_r+0x90>)
 8009c5a:	6813      	ldr	r3, [r2, #0]
 8009c5c:	b933      	cbnz	r3, 8009c6c <_free_r+0x2c>
 8009c5e:	6063      	str	r3, [r4, #4]
 8009c60:	6014      	str	r4, [r2, #0]
 8009c62:	4628      	mov	r0, r5
 8009c64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c68:	f000 b8e4 	b.w	8009e34 <__malloc_unlock>
 8009c6c:	42a3      	cmp	r3, r4
 8009c6e:	d908      	bls.n	8009c82 <_free_r+0x42>
 8009c70:	6820      	ldr	r0, [r4, #0]
 8009c72:	1821      	adds	r1, r4, r0
 8009c74:	428b      	cmp	r3, r1
 8009c76:	bf01      	itttt	eq
 8009c78:	6819      	ldreq	r1, [r3, #0]
 8009c7a:	685b      	ldreq	r3, [r3, #4]
 8009c7c:	1809      	addeq	r1, r1, r0
 8009c7e:	6021      	streq	r1, [r4, #0]
 8009c80:	e7ed      	b.n	8009c5e <_free_r+0x1e>
 8009c82:	461a      	mov	r2, r3
 8009c84:	685b      	ldr	r3, [r3, #4]
 8009c86:	b10b      	cbz	r3, 8009c8c <_free_r+0x4c>
 8009c88:	42a3      	cmp	r3, r4
 8009c8a:	d9fa      	bls.n	8009c82 <_free_r+0x42>
 8009c8c:	6811      	ldr	r1, [r2, #0]
 8009c8e:	1850      	adds	r0, r2, r1
 8009c90:	42a0      	cmp	r0, r4
 8009c92:	d10b      	bne.n	8009cac <_free_r+0x6c>
 8009c94:	6820      	ldr	r0, [r4, #0]
 8009c96:	4401      	add	r1, r0
 8009c98:	1850      	adds	r0, r2, r1
 8009c9a:	4283      	cmp	r3, r0
 8009c9c:	6011      	str	r1, [r2, #0]
 8009c9e:	d1e0      	bne.n	8009c62 <_free_r+0x22>
 8009ca0:	6818      	ldr	r0, [r3, #0]
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	6053      	str	r3, [r2, #4]
 8009ca6:	4408      	add	r0, r1
 8009ca8:	6010      	str	r0, [r2, #0]
 8009caa:	e7da      	b.n	8009c62 <_free_r+0x22>
 8009cac:	d902      	bls.n	8009cb4 <_free_r+0x74>
 8009cae:	230c      	movs	r3, #12
 8009cb0:	602b      	str	r3, [r5, #0]
 8009cb2:	e7d6      	b.n	8009c62 <_free_r+0x22>
 8009cb4:	6820      	ldr	r0, [r4, #0]
 8009cb6:	1821      	adds	r1, r4, r0
 8009cb8:	428b      	cmp	r3, r1
 8009cba:	bf04      	itt	eq
 8009cbc:	6819      	ldreq	r1, [r3, #0]
 8009cbe:	685b      	ldreq	r3, [r3, #4]
 8009cc0:	6063      	str	r3, [r4, #4]
 8009cc2:	bf04      	itt	eq
 8009cc4:	1809      	addeq	r1, r1, r0
 8009cc6:	6021      	streq	r1, [r4, #0]
 8009cc8:	6054      	str	r4, [r2, #4]
 8009cca:	e7ca      	b.n	8009c62 <_free_r+0x22>
 8009ccc:	bd38      	pop	{r3, r4, r5, pc}
 8009cce:	bf00      	nop
 8009cd0:	20000da0 	.word	0x20000da0

08009cd4 <malloc>:
 8009cd4:	4b02      	ldr	r3, [pc, #8]	@ (8009ce0 <malloc+0xc>)
 8009cd6:	4601      	mov	r1, r0
 8009cd8:	6818      	ldr	r0, [r3, #0]
 8009cda:	f000 b825 	b.w	8009d28 <_malloc_r>
 8009cde:	bf00      	nop
 8009ce0:	20000060 	.word	0x20000060

08009ce4 <sbrk_aligned>:
 8009ce4:	b570      	push	{r4, r5, r6, lr}
 8009ce6:	4e0f      	ldr	r6, [pc, #60]	@ (8009d24 <sbrk_aligned+0x40>)
 8009ce8:	460c      	mov	r4, r1
 8009cea:	6831      	ldr	r1, [r6, #0]
 8009cec:	4605      	mov	r5, r0
 8009cee:	b911      	cbnz	r1, 8009cf6 <sbrk_aligned+0x12>
 8009cf0:	f000 fe3e 	bl	800a970 <_sbrk_r>
 8009cf4:	6030      	str	r0, [r6, #0]
 8009cf6:	4621      	mov	r1, r4
 8009cf8:	4628      	mov	r0, r5
 8009cfa:	f000 fe39 	bl	800a970 <_sbrk_r>
 8009cfe:	1c43      	adds	r3, r0, #1
 8009d00:	d103      	bne.n	8009d0a <sbrk_aligned+0x26>
 8009d02:	f04f 34ff 	mov.w	r4, #4294967295
 8009d06:	4620      	mov	r0, r4
 8009d08:	bd70      	pop	{r4, r5, r6, pc}
 8009d0a:	1cc4      	adds	r4, r0, #3
 8009d0c:	f024 0403 	bic.w	r4, r4, #3
 8009d10:	42a0      	cmp	r0, r4
 8009d12:	d0f8      	beq.n	8009d06 <sbrk_aligned+0x22>
 8009d14:	1a21      	subs	r1, r4, r0
 8009d16:	4628      	mov	r0, r5
 8009d18:	f000 fe2a 	bl	800a970 <_sbrk_r>
 8009d1c:	3001      	adds	r0, #1
 8009d1e:	d1f2      	bne.n	8009d06 <sbrk_aligned+0x22>
 8009d20:	e7ef      	b.n	8009d02 <sbrk_aligned+0x1e>
 8009d22:	bf00      	nop
 8009d24:	20000d9c 	.word	0x20000d9c

08009d28 <_malloc_r>:
 8009d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d2c:	1ccd      	adds	r5, r1, #3
 8009d2e:	f025 0503 	bic.w	r5, r5, #3
 8009d32:	3508      	adds	r5, #8
 8009d34:	2d0c      	cmp	r5, #12
 8009d36:	bf38      	it	cc
 8009d38:	250c      	movcc	r5, #12
 8009d3a:	2d00      	cmp	r5, #0
 8009d3c:	4606      	mov	r6, r0
 8009d3e:	db01      	blt.n	8009d44 <_malloc_r+0x1c>
 8009d40:	42a9      	cmp	r1, r5
 8009d42:	d904      	bls.n	8009d4e <_malloc_r+0x26>
 8009d44:	230c      	movs	r3, #12
 8009d46:	6033      	str	r3, [r6, #0]
 8009d48:	2000      	movs	r0, #0
 8009d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009e24 <_malloc_r+0xfc>
 8009d52:	f000 f869 	bl	8009e28 <__malloc_lock>
 8009d56:	f8d8 3000 	ldr.w	r3, [r8]
 8009d5a:	461c      	mov	r4, r3
 8009d5c:	bb44      	cbnz	r4, 8009db0 <_malloc_r+0x88>
 8009d5e:	4629      	mov	r1, r5
 8009d60:	4630      	mov	r0, r6
 8009d62:	f7ff ffbf 	bl	8009ce4 <sbrk_aligned>
 8009d66:	1c43      	adds	r3, r0, #1
 8009d68:	4604      	mov	r4, r0
 8009d6a:	d158      	bne.n	8009e1e <_malloc_r+0xf6>
 8009d6c:	f8d8 4000 	ldr.w	r4, [r8]
 8009d70:	4627      	mov	r7, r4
 8009d72:	2f00      	cmp	r7, #0
 8009d74:	d143      	bne.n	8009dfe <_malloc_r+0xd6>
 8009d76:	2c00      	cmp	r4, #0
 8009d78:	d04b      	beq.n	8009e12 <_malloc_r+0xea>
 8009d7a:	6823      	ldr	r3, [r4, #0]
 8009d7c:	4639      	mov	r1, r7
 8009d7e:	4630      	mov	r0, r6
 8009d80:	eb04 0903 	add.w	r9, r4, r3
 8009d84:	f000 fdf4 	bl	800a970 <_sbrk_r>
 8009d88:	4581      	cmp	r9, r0
 8009d8a:	d142      	bne.n	8009e12 <_malloc_r+0xea>
 8009d8c:	6821      	ldr	r1, [r4, #0]
 8009d8e:	1a6d      	subs	r5, r5, r1
 8009d90:	4629      	mov	r1, r5
 8009d92:	4630      	mov	r0, r6
 8009d94:	f7ff ffa6 	bl	8009ce4 <sbrk_aligned>
 8009d98:	3001      	adds	r0, #1
 8009d9a:	d03a      	beq.n	8009e12 <_malloc_r+0xea>
 8009d9c:	6823      	ldr	r3, [r4, #0]
 8009d9e:	442b      	add	r3, r5
 8009da0:	6023      	str	r3, [r4, #0]
 8009da2:	f8d8 3000 	ldr.w	r3, [r8]
 8009da6:	685a      	ldr	r2, [r3, #4]
 8009da8:	bb62      	cbnz	r2, 8009e04 <_malloc_r+0xdc>
 8009daa:	f8c8 7000 	str.w	r7, [r8]
 8009dae:	e00f      	b.n	8009dd0 <_malloc_r+0xa8>
 8009db0:	6822      	ldr	r2, [r4, #0]
 8009db2:	1b52      	subs	r2, r2, r5
 8009db4:	d420      	bmi.n	8009df8 <_malloc_r+0xd0>
 8009db6:	2a0b      	cmp	r2, #11
 8009db8:	d917      	bls.n	8009dea <_malloc_r+0xc2>
 8009dba:	1961      	adds	r1, r4, r5
 8009dbc:	42a3      	cmp	r3, r4
 8009dbe:	6025      	str	r5, [r4, #0]
 8009dc0:	bf18      	it	ne
 8009dc2:	6059      	strne	r1, [r3, #4]
 8009dc4:	6863      	ldr	r3, [r4, #4]
 8009dc6:	bf08      	it	eq
 8009dc8:	f8c8 1000 	streq.w	r1, [r8]
 8009dcc:	5162      	str	r2, [r4, r5]
 8009dce:	604b      	str	r3, [r1, #4]
 8009dd0:	4630      	mov	r0, r6
 8009dd2:	f000 f82f 	bl	8009e34 <__malloc_unlock>
 8009dd6:	f104 000b 	add.w	r0, r4, #11
 8009dda:	1d23      	adds	r3, r4, #4
 8009ddc:	f020 0007 	bic.w	r0, r0, #7
 8009de0:	1ac2      	subs	r2, r0, r3
 8009de2:	bf1c      	itt	ne
 8009de4:	1a1b      	subne	r3, r3, r0
 8009de6:	50a3      	strne	r3, [r4, r2]
 8009de8:	e7af      	b.n	8009d4a <_malloc_r+0x22>
 8009dea:	6862      	ldr	r2, [r4, #4]
 8009dec:	42a3      	cmp	r3, r4
 8009dee:	bf0c      	ite	eq
 8009df0:	f8c8 2000 	streq.w	r2, [r8]
 8009df4:	605a      	strne	r2, [r3, #4]
 8009df6:	e7eb      	b.n	8009dd0 <_malloc_r+0xa8>
 8009df8:	4623      	mov	r3, r4
 8009dfa:	6864      	ldr	r4, [r4, #4]
 8009dfc:	e7ae      	b.n	8009d5c <_malloc_r+0x34>
 8009dfe:	463c      	mov	r4, r7
 8009e00:	687f      	ldr	r7, [r7, #4]
 8009e02:	e7b6      	b.n	8009d72 <_malloc_r+0x4a>
 8009e04:	461a      	mov	r2, r3
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	42a3      	cmp	r3, r4
 8009e0a:	d1fb      	bne.n	8009e04 <_malloc_r+0xdc>
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	6053      	str	r3, [r2, #4]
 8009e10:	e7de      	b.n	8009dd0 <_malloc_r+0xa8>
 8009e12:	230c      	movs	r3, #12
 8009e14:	6033      	str	r3, [r6, #0]
 8009e16:	4630      	mov	r0, r6
 8009e18:	f000 f80c 	bl	8009e34 <__malloc_unlock>
 8009e1c:	e794      	b.n	8009d48 <_malloc_r+0x20>
 8009e1e:	6005      	str	r5, [r0, #0]
 8009e20:	e7d6      	b.n	8009dd0 <_malloc_r+0xa8>
 8009e22:	bf00      	nop
 8009e24:	20000da0 	.word	0x20000da0

08009e28 <__malloc_lock>:
 8009e28:	4801      	ldr	r0, [pc, #4]	@ (8009e30 <__malloc_lock+0x8>)
 8009e2a:	f7ff b8ac 	b.w	8008f86 <__retarget_lock_acquire_recursive>
 8009e2e:	bf00      	nop
 8009e30:	20000d98 	.word	0x20000d98

08009e34 <__malloc_unlock>:
 8009e34:	4801      	ldr	r0, [pc, #4]	@ (8009e3c <__malloc_unlock+0x8>)
 8009e36:	f7ff b8a7 	b.w	8008f88 <__retarget_lock_release_recursive>
 8009e3a:	bf00      	nop
 8009e3c:	20000d98 	.word	0x20000d98

08009e40 <_Balloc>:
 8009e40:	b570      	push	{r4, r5, r6, lr}
 8009e42:	69c6      	ldr	r6, [r0, #28]
 8009e44:	4604      	mov	r4, r0
 8009e46:	460d      	mov	r5, r1
 8009e48:	b976      	cbnz	r6, 8009e68 <_Balloc+0x28>
 8009e4a:	2010      	movs	r0, #16
 8009e4c:	f7ff ff42 	bl	8009cd4 <malloc>
 8009e50:	4602      	mov	r2, r0
 8009e52:	61e0      	str	r0, [r4, #28]
 8009e54:	b920      	cbnz	r0, 8009e60 <_Balloc+0x20>
 8009e56:	4b18      	ldr	r3, [pc, #96]	@ (8009eb8 <_Balloc+0x78>)
 8009e58:	4818      	ldr	r0, [pc, #96]	@ (8009ebc <_Balloc+0x7c>)
 8009e5a:	216b      	movs	r1, #107	@ 0x6b
 8009e5c:	f000 fda6 	bl	800a9ac <__assert_func>
 8009e60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e64:	6006      	str	r6, [r0, #0]
 8009e66:	60c6      	str	r6, [r0, #12]
 8009e68:	69e6      	ldr	r6, [r4, #28]
 8009e6a:	68f3      	ldr	r3, [r6, #12]
 8009e6c:	b183      	cbz	r3, 8009e90 <_Balloc+0x50>
 8009e6e:	69e3      	ldr	r3, [r4, #28]
 8009e70:	68db      	ldr	r3, [r3, #12]
 8009e72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009e76:	b9b8      	cbnz	r0, 8009ea8 <_Balloc+0x68>
 8009e78:	2101      	movs	r1, #1
 8009e7a:	fa01 f605 	lsl.w	r6, r1, r5
 8009e7e:	1d72      	adds	r2, r6, #5
 8009e80:	0092      	lsls	r2, r2, #2
 8009e82:	4620      	mov	r0, r4
 8009e84:	f000 fdb0 	bl	800a9e8 <_calloc_r>
 8009e88:	b160      	cbz	r0, 8009ea4 <_Balloc+0x64>
 8009e8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009e8e:	e00e      	b.n	8009eae <_Balloc+0x6e>
 8009e90:	2221      	movs	r2, #33	@ 0x21
 8009e92:	2104      	movs	r1, #4
 8009e94:	4620      	mov	r0, r4
 8009e96:	f000 fda7 	bl	800a9e8 <_calloc_r>
 8009e9a:	69e3      	ldr	r3, [r4, #28]
 8009e9c:	60f0      	str	r0, [r6, #12]
 8009e9e:	68db      	ldr	r3, [r3, #12]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d1e4      	bne.n	8009e6e <_Balloc+0x2e>
 8009ea4:	2000      	movs	r0, #0
 8009ea6:	bd70      	pop	{r4, r5, r6, pc}
 8009ea8:	6802      	ldr	r2, [r0, #0]
 8009eaa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009eae:	2300      	movs	r3, #0
 8009eb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009eb4:	e7f7      	b.n	8009ea6 <_Balloc+0x66>
 8009eb6:	bf00      	nop
 8009eb8:	0800c001 	.word	0x0800c001
 8009ebc:	0800c081 	.word	0x0800c081

08009ec0 <_Bfree>:
 8009ec0:	b570      	push	{r4, r5, r6, lr}
 8009ec2:	69c6      	ldr	r6, [r0, #28]
 8009ec4:	4605      	mov	r5, r0
 8009ec6:	460c      	mov	r4, r1
 8009ec8:	b976      	cbnz	r6, 8009ee8 <_Bfree+0x28>
 8009eca:	2010      	movs	r0, #16
 8009ecc:	f7ff ff02 	bl	8009cd4 <malloc>
 8009ed0:	4602      	mov	r2, r0
 8009ed2:	61e8      	str	r0, [r5, #28]
 8009ed4:	b920      	cbnz	r0, 8009ee0 <_Bfree+0x20>
 8009ed6:	4b09      	ldr	r3, [pc, #36]	@ (8009efc <_Bfree+0x3c>)
 8009ed8:	4809      	ldr	r0, [pc, #36]	@ (8009f00 <_Bfree+0x40>)
 8009eda:	218f      	movs	r1, #143	@ 0x8f
 8009edc:	f000 fd66 	bl	800a9ac <__assert_func>
 8009ee0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ee4:	6006      	str	r6, [r0, #0]
 8009ee6:	60c6      	str	r6, [r0, #12]
 8009ee8:	b13c      	cbz	r4, 8009efa <_Bfree+0x3a>
 8009eea:	69eb      	ldr	r3, [r5, #28]
 8009eec:	6862      	ldr	r2, [r4, #4]
 8009eee:	68db      	ldr	r3, [r3, #12]
 8009ef0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ef4:	6021      	str	r1, [r4, #0]
 8009ef6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009efa:	bd70      	pop	{r4, r5, r6, pc}
 8009efc:	0800c001 	.word	0x0800c001
 8009f00:	0800c081 	.word	0x0800c081

08009f04 <__multadd>:
 8009f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f08:	690d      	ldr	r5, [r1, #16]
 8009f0a:	4607      	mov	r7, r0
 8009f0c:	460c      	mov	r4, r1
 8009f0e:	461e      	mov	r6, r3
 8009f10:	f101 0c14 	add.w	ip, r1, #20
 8009f14:	2000      	movs	r0, #0
 8009f16:	f8dc 3000 	ldr.w	r3, [ip]
 8009f1a:	b299      	uxth	r1, r3
 8009f1c:	fb02 6101 	mla	r1, r2, r1, r6
 8009f20:	0c1e      	lsrs	r6, r3, #16
 8009f22:	0c0b      	lsrs	r3, r1, #16
 8009f24:	fb02 3306 	mla	r3, r2, r6, r3
 8009f28:	b289      	uxth	r1, r1
 8009f2a:	3001      	adds	r0, #1
 8009f2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009f30:	4285      	cmp	r5, r0
 8009f32:	f84c 1b04 	str.w	r1, [ip], #4
 8009f36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009f3a:	dcec      	bgt.n	8009f16 <__multadd+0x12>
 8009f3c:	b30e      	cbz	r6, 8009f82 <__multadd+0x7e>
 8009f3e:	68a3      	ldr	r3, [r4, #8]
 8009f40:	42ab      	cmp	r3, r5
 8009f42:	dc19      	bgt.n	8009f78 <__multadd+0x74>
 8009f44:	6861      	ldr	r1, [r4, #4]
 8009f46:	4638      	mov	r0, r7
 8009f48:	3101      	adds	r1, #1
 8009f4a:	f7ff ff79 	bl	8009e40 <_Balloc>
 8009f4e:	4680      	mov	r8, r0
 8009f50:	b928      	cbnz	r0, 8009f5e <__multadd+0x5a>
 8009f52:	4602      	mov	r2, r0
 8009f54:	4b0c      	ldr	r3, [pc, #48]	@ (8009f88 <__multadd+0x84>)
 8009f56:	480d      	ldr	r0, [pc, #52]	@ (8009f8c <__multadd+0x88>)
 8009f58:	21ba      	movs	r1, #186	@ 0xba
 8009f5a:	f000 fd27 	bl	800a9ac <__assert_func>
 8009f5e:	6922      	ldr	r2, [r4, #16]
 8009f60:	3202      	adds	r2, #2
 8009f62:	f104 010c 	add.w	r1, r4, #12
 8009f66:	0092      	lsls	r2, r2, #2
 8009f68:	300c      	adds	r0, #12
 8009f6a:	f000 fd11 	bl	800a990 <memcpy>
 8009f6e:	4621      	mov	r1, r4
 8009f70:	4638      	mov	r0, r7
 8009f72:	f7ff ffa5 	bl	8009ec0 <_Bfree>
 8009f76:	4644      	mov	r4, r8
 8009f78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009f7c:	3501      	adds	r5, #1
 8009f7e:	615e      	str	r6, [r3, #20]
 8009f80:	6125      	str	r5, [r4, #16]
 8009f82:	4620      	mov	r0, r4
 8009f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f88:	0800c070 	.word	0x0800c070
 8009f8c:	0800c081 	.word	0x0800c081

08009f90 <__hi0bits>:
 8009f90:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009f94:	4603      	mov	r3, r0
 8009f96:	bf36      	itet	cc
 8009f98:	0403      	lslcc	r3, r0, #16
 8009f9a:	2000      	movcs	r0, #0
 8009f9c:	2010      	movcc	r0, #16
 8009f9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009fa2:	bf3c      	itt	cc
 8009fa4:	021b      	lslcc	r3, r3, #8
 8009fa6:	3008      	addcc	r0, #8
 8009fa8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009fac:	bf3c      	itt	cc
 8009fae:	011b      	lslcc	r3, r3, #4
 8009fb0:	3004      	addcc	r0, #4
 8009fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009fb6:	bf3c      	itt	cc
 8009fb8:	009b      	lslcc	r3, r3, #2
 8009fba:	3002      	addcc	r0, #2
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	db05      	blt.n	8009fcc <__hi0bits+0x3c>
 8009fc0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009fc4:	f100 0001 	add.w	r0, r0, #1
 8009fc8:	bf08      	it	eq
 8009fca:	2020      	moveq	r0, #32
 8009fcc:	4770      	bx	lr

08009fce <__lo0bits>:
 8009fce:	6803      	ldr	r3, [r0, #0]
 8009fd0:	4602      	mov	r2, r0
 8009fd2:	f013 0007 	ands.w	r0, r3, #7
 8009fd6:	d00b      	beq.n	8009ff0 <__lo0bits+0x22>
 8009fd8:	07d9      	lsls	r1, r3, #31
 8009fda:	d421      	bmi.n	800a020 <__lo0bits+0x52>
 8009fdc:	0798      	lsls	r0, r3, #30
 8009fde:	bf49      	itett	mi
 8009fe0:	085b      	lsrmi	r3, r3, #1
 8009fe2:	089b      	lsrpl	r3, r3, #2
 8009fe4:	2001      	movmi	r0, #1
 8009fe6:	6013      	strmi	r3, [r2, #0]
 8009fe8:	bf5c      	itt	pl
 8009fea:	6013      	strpl	r3, [r2, #0]
 8009fec:	2002      	movpl	r0, #2
 8009fee:	4770      	bx	lr
 8009ff0:	b299      	uxth	r1, r3
 8009ff2:	b909      	cbnz	r1, 8009ff8 <__lo0bits+0x2a>
 8009ff4:	0c1b      	lsrs	r3, r3, #16
 8009ff6:	2010      	movs	r0, #16
 8009ff8:	b2d9      	uxtb	r1, r3
 8009ffa:	b909      	cbnz	r1, 800a000 <__lo0bits+0x32>
 8009ffc:	3008      	adds	r0, #8
 8009ffe:	0a1b      	lsrs	r3, r3, #8
 800a000:	0719      	lsls	r1, r3, #28
 800a002:	bf04      	itt	eq
 800a004:	091b      	lsreq	r3, r3, #4
 800a006:	3004      	addeq	r0, #4
 800a008:	0799      	lsls	r1, r3, #30
 800a00a:	bf04      	itt	eq
 800a00c:	089b      	lsreq	r3, r3, #2
 800a00e:	3002      	addeq	r0, #2
 800a010:	07d9      	lsls	r1, r3, #31
 800a012:	d403      	bmi.n	800a01c <__lo0bits+0x4e>
 800a014:	085b      	lsrs	r3, r3, #1
 800a016:	f100 0001 	add.w	r0, r0, #1
 800a01a:	d003      	beq.n	800a024 <__lo0bits+0x56>
 800a01c:	6013      	str	r3, [r2, #0]
 800a01e:	4770      	bx	lr
 800a020:	2000      	movs	r0, #0
 800a022:	4770      	bx	lr
 800a024:	2020      	movs	r0, #32
 800a026:	4770      	bx	lr

0800a028 <__i2b>:
 800a028:	b510      	push	{r4, lr}
 800a02a:	460c      	mov	r4, r1
 800a02c:	2101      	movs	r1, #1
 800a02e:	f7ff ff07 	bl	8009e40 <_Balloc>
 800a032:	4602      	mov	r2, r0
 800a034:	b928      	cbnz	r0, 800a042 <__i2b+0x1a>
 800a036:	4b05      	ldr	r3, [pc, #20]	@ (800a04c <__i2b+0x24>)
 800a038:	4805      	ldr	r0, [pc, #20]	@ (800a050 <__i2b+0x28>)
 800a03a:	f240 1145 	movw	r1, #325	@ 0x145
 800a03e:	f000 fcb5 	bl	800a9ac <__assert_func>
 800a042:	2301      	movs	r3, #1
 800a044:	6144      	str	r4, [r0, #20]
 800a046:	6103      	str	r3, [r0, #16]
 800a048:	bd10      	pop	{r4, pc}
 800a04a:	bf00      	nop
 800a04c:	0800c070 	.word	0x0800c070
 800a050:	0800c081 	.word	0x0800c081

0800a054 <__multiply>:
 800a054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a058:	4617      	mov	r7, r2
 800a05a:	690a      	ldr	r2, [r1, #16]
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	429a      	cmp	r2, r3
 800a060:	bfa8      	it	ge
 800a062:	463b      	movge	r3, r7
 800a064:	4689      	mov	r9, r1
 800a066:	bfa4      	itt	ge
 800a068:	460f      	movge	r7, r1
 800a06a:	4699      	movge	r9, r3
 800a06c:	693d      	ldr	r5, [r7, #16]
 800a06e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	6879      	ldr	r1, [r7, #4]
 800a076:	eb05 060a 	add.w	r6, r5, sl
 800a07a:	42b3      	cmp	r3, r6
 800a07c:	b085      	sub	sp, #20
 800a07e:	bfb8      	it	lt
 800a080:	3101      	addlt	r1, #1
 800a082:	f7ff fedd 	bl	8009e40 <_Balloc>
 800a086:	b930      	cbnz	r0, 800a096 <__multiply+0x42>
 800a088:	4602      	mov	r2, r0
 800a08a:	4b41      	ldr	r3, [pc, #260]	@ (800a190 <__multiply+0x13c>)
 800a08c:	4841      	ldr	r0, [pc, #260]	@ (800a194 <__multiply+0x140>)
 800a08e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a092:	f000 fc8b 	bl	800a9ac <__assert_func>
 800a096:	f100 0414 	add.w	r4, r0, #20
 800a09a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a09e:	4623      	mov	r3, r4
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	4573      	cmp	r3, lr
 800a0a4:	d320      	bcc.n	800a0e8 <__multiply+0x94>
 800a0a6:	f107 0814 	add.w	r8, r7, #20
 800a0aa:	f109 0114 	add.w	r1, r9, #20
 800a0ae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a0b2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a0b6:	9302      	str	r3, [sp, #8]
 800a0b8:	1beb      	subs	r3, r5, r7
 800a0ba:	3b15      	subs	r3, #21
 800a0bc:	f023 0303 	bic.w	r3, r3, #3
 800a0c0:	3304      	adds	r3, #4
 800a0c2:	3715      	adds	r7, #21
 800a0c4:	42bd      	cmp	r5, r7
 800a0c6:	bf38      	it	cc
 800a0c8:	2304      	movcc	r3, #4
 800a0ca:	9301      	str	r3, [sp, #4]
 800a0cc:	9b02      	ldr	r3, [sp, #8]
 800a0ce:	9103      	str	r1, [sp, #12]
 800a0d0:	428b      	cmp	r3, r1
 800a0d2:	d80c      	bhi.n	800a0ee <__multiply+0x9a>
 800a0d4:	2e00      	cmp	r6, #0
 800a0d6:	dd03      	ble.n	800a0e0 <__multiply+0x8c>
 800a0d8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d055      	beq.n	800a18c <__multiply+0x138>
 800a0e0:	6106      	str	r6, [r0, #16]
 800a0e2:	b005      	add	sp, #20
 800a0e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0e8:	f843 2b04 	str.w	r2, [r3], #4
 800a0ec:	e7d9      	b.n	800a0a2 <__multiply+0x4e>
 800a0ee:	f8b1 a000 	ldrh.w	sl, [r1]
 800a0f2:	f1ba 0f00 	cmp.w	sl, #0
 800a0f6:	d01f      	beq.n	800a138 <__multiply+0xe4>
 800a0f8:	46c4      	mov	ip, r8
 800a0fa:	46a1      	mov	r9, r4
 800a0fc:	2700      	movs	r7, #0
 800a0fe:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a102:	f8d9 3000 	ldr.w	r3, [r9]
 800a106:	fa1f fb82 	uxth.w	fp, r2
 800a10a:	b29b      	uxth	r3, r3
 800a10c:	fb0a 330b 	mla	r3, sl, fp, r3
 800a110:	443b      	add	r3, r7
 800a112:	f8d9 7000 	ldr.w	r7, [r9]
 800a116:	0c12      	lsrs	r2, r2, #16
 800a118:	0c3f      	lsrs	r7, r7, #16
 800a11a:	fb0a 7202 	mla	r2, sl, r2, r7
 800a11e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a122:	b29b      	uxth	r3, r3
 800a124:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a128:	4565      	cmp	r5, ip
 800a12a:	f849 3b04 	str.w	r3, [r9], #4
 800a12e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a132:	d8e4      	bhi.n	800a0fe <__multiply+0xaa>
 800a134:	9b01      	ldr	r3, [sp, #4]
 800a136:	50e7      	str	r7, [r4, r3]
 800a138:	9b03      	ldr	r3, [sp, #12]
 800a13a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a13e:	3104      	adds	r1, #4
 800a140:	f1b9 0f00 	cmp.w	r9, #0
 800a144:	d020      	beq.n	800a188 <__multiply+0x134>
 800a146:	6823      	ldr	r3, [r4, #0]
 800a148:	4647      	mov	r7, r8
 800a14a:	46a4      	mov	ip, r4
 800a14c:	f04f 0a00 	mov.w	sl, #0
 800a150:	f8b7 b000 	ldrh.w	fp, [r7]
 800a154:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a158:	fb09 220b 	mla	r2, r9, fp, r2
 800a15c:	4452      	add	r2, sl
 800a15e:	b29b      	uxth	r3, r3
 800a160:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a164:	f84c 3b04 	str.w	r3, [ip], #4
 800a168:	f857 3b04 	ldr.w	r3, [r7], #4
 800a16c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a170:	f8bc 3000 	ldrh.w	r3, [ip]
 800a174:	fb09 330a 	mla	r3, r9, sl, r3
 800a178:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a17c:	42bd      	cmp	r5, r7
 800a17e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a182:	d8e5      	bhi.n	800a150 <__multiply+0xfc>
 800a184:	9a01      	ldr	r2, [sp, #4]
 800a186:	50a3      	str	r3, [r4, r2]
 800a188:	3404      	adds	r4, #4
 800a18a:	e79f      	b.n	800a0cc <__multiply+0x78>
 800a18c:	3e01      	subs	r6, #1
 800a18e:	e7a1      	b.n	800a0d4 <__multiply+0x80>
 800a190:	0800c070 	.word	0x0800c070
 800a194:	0800c081 	.word	0x0800c081

0800a198 <__pow5mult>:
 800a198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a19c:	4615      	mov	r5, r2
 800a19e:	f012 0203 	ands.w	r2, r2, #3
 800a1a2:	4607      	mov	r7, r0
 800a1a4:	460e      	mov	r6, r1
 800a1a6:	d007      	beq.n	800a1b8 <__pow5mult+0x20>
 800a1a8:	4c25      	ldr	r4, [pc, #148]	@ (800a240 <__pow5mult+0xa8>)
 800a1aa:	3a01      	subs	r2, #1
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a1b2:	f7ff fea7 	bl	8009f04 <__multadd>
 800a1b6:	4606      	mov	r6, r0
 800a1b8:	10ad      	asrs	r5, r5, #2
 800a1ba:	d03d      	beq.n	800a238 <__pow5mult+0xa0>
 800a1bc:	69fc      	ldr	r4, [r7, #28]
 800a1be:	b97c      	cbnz	r4, 800a1e0 <__pow5mult+0x48>
 800a1c0:	2010      	movs	r0, #16
 800a1c2:	f7ff fd87 	bl	8009cd4 <malloc>
 800a1c6:	4602      	mov	r2, r0
 800a1c8:	61f8      	str	r0, [r7, #28]
 800a1ca:	b928      	cbnz	r0, 800a1d8 <__pow5mult+0x40>
 800a1cc:	4b1d      	ldr	r3, [pc, #116]	@ (800a244 <__pow5mult+0xac>)
 800a1ce:	481e      	ldr	r0, [pc, #120]	@ (800a248 <__pow5mult+0xb0>)
 800a1d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a1d4:	f000 fbea 	bl	800a9ac <__assert_func>
 800a1d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a1dc:	6004      	str	r4, [r0, #0]
 800a1de:	60c4      	str	r4, [r0, #12]
 800a1e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a1e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a1e8:	b94c      	cbnz	r4, 800a1fe <__pow5mult+0x66>
 800a1ea:	f240 2171 	movw	r1, #625	@ 0x271
 800a1ee:	4638      	mov	r0, r7
 800a1f0:	f7ff ff1a 	bl	800a028 <__i2b>
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a1fa:	4604      	mov	r4, r0
 800a1fc:	6003      	str	r3, [r0, #0]
 800a1fe:	f04f 0900 	mov.w	r9, #0
 800a202:	07eb      	lsls	r3, r5, #31
 800a204:	d50a      	bpl.n	800a21c <__pow5mult+0x84>
 800a206:	4631      	mov	r1, r6
 800a208:	4622      	mov	r2, r4
 800a20a:	4638      	mov	r0, r7
 800a20c:	f7ff ff22 	bl	800a054 <__multiply>
 800a210:	4631      	mov	r1, r6
 800a212:	4680      	mov	r8, r0
 800a214:	4638      	mov	r0, r7
 800a216:	f7ff fe53 	bl	8009ec0 <_Bfree>
 800a21a:	4646      	mov	r6, r8
 800a21c:	106d      	asrs	r5, r5, #1
 800a21e:	d00b      	beq.n	800a238 <__pow5mult+0xa0>
 800a220:	6820      	ldr	r0, [r4, #0]
 800a222:	b938      	cbnz	r0, 800a234 <__pow5mult+0x9c>
 800a224:	4622      	mov	r2, r4
 800a226:	4621      	mov	r1, r4
 800a228:	4638      	mov	r0, r7
 800a22a:	f7ff ff13 	bl	800a054 <__multiply>
 800a22e:	6020      	str	r0, [r4, #0]
 800a230:	f8c0 9000 	str.w	r9, [r0]
 800a234:	4604      	mov	r4, r0
 800a236:	e7e4      	b.n	800a202 <__pow5mult+0x6a>
 800a238:	4630      	mov	r0, r6
 800a23a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a23e:	bf00      	nop
 800a240:	0800c134 	.word	0x0800c134
 800a244:	0800c001 	.word	0x0800c001
 800a248:	0800c081 	.word	0x0800c081

0800a24c <__lshift>:
 800a24c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a250:	460c      	mov	r4, r1
 800a252:	6849      	ldr	r1, [r1, #4]
 800a254:	6923      	ldr	r3, [r4, #16]
 800a256:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a25a:	68a3      	ldr	r3, [r4, #8]
 800a25c:	4607      	mov	r7, r0
 800a25e:	4691      	mov	r9, r2
 800a260:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a264:	f108 0601 	add.w	r6, r8, #1
 800a268:	42b3      	cmp	r3, r6
 800a26a:	db0b      	blt.n	800a284 <__lshift+0x38>
 800a26c:	4638      	mov	r0, r7
 800a26e:	f7ff fde7 	bl	8009e40 <_Balloc>
 800a272:	4605      	mov	r5, r0
 800a274:	b948      	cbnz	r0, 800a28a <__lshift+0x3e>
 800a276:	4602      	mov	r2, r0
 800a278:	4b28      	ldr	r3, [pc, #160]	@ (800a31c <__lshift+0xd0>)
 800a27a:	4829      	ldr	r0, [pc, #164]	@ (800a320 <__lshift+0xd4>)
 800a27c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a280:	f000 fb94 	bl	800a9ac <__assert_func>
 800a284:	3101      	adds	r1, #1
 800a286:	005b      	lsls	r3, r3, #1
 800a288:	e7ee      	b.n	800a268 <__lshift+0x1c>
 800a28a:	2300      	movs	r3, #0
 800a28c:	f100 0114 	add.w	r1, r0, #20
 800a290:	f100 0210 	add.w	r2, r0, #16
 800a294:	4618      	mov	r0, r3
 800a296:	4553      	cmp	r3, sl
 800a298:	db33      	blt.n	800a302 <__lshift+0xb6>
 800a29a:	6920      	ldr	r0, [r4, #16]
 800a29c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a2a0:	f104 0314 	add.w	r3, r4, #20
 800a2a4:	f019 091f 	ands.w	r9, r9, #31
 800a2a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a2ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a2b0:	d02b      	beq.n	800a30a <__lshift+0xbe>
 800a2b2:	f1c9 0e20 	rsb	lr, r9, #32
 800a2b6:	468a      	mov	sl, r1
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	6818      	ldr	r0, [r3, #0]
 800a2bc:	fa00 f009 	lsl.w	r0, r0, r9
 800a2c0:	4310      	orrs	r0, r2
 800a2c2:	f84a 0b04 	str.w	r0, [sl], #4
 800a2c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2ca:	459c      	cmp	ip, r3
 800a2cc:	fa22 f20e 	lsr.w	r2, r2, lr
 800a2d0:	d8f3      	bhi.n	800a2ba <__lshift+0x6e>
 800a2d2:	ebac 0304 	sub.w	r3, ip, r4
 800a2d6:	3b15      	subs	r3, #21
 800a2d8:	f023 0303 	bic.w	r3, r3, #3
 800a2dc:	3304      	adds	r3, #4
 800a2de:	f104 0015 	add.w	r0, r4, #21
 800a2e2:	4560      	cmp	r0, ip
 800a2e4:	bf88      	it	hi
 800a2e6:	2304      	movhi	r3, #4
 800a2e8:	50ca      	str	r2, [r1, r3]
 800a2ea:	b10a      	cbz	r2, 800a2f0 <__lshift+0xa4>
 800a2ec:	f108 0602 	add.w	r6, r8, #2
 800a2f0:	3e01      	subs	r6, #1
 800a2f2:	4638      	mov	r0, r7
 800a2f4:	612e      	str	r6, [r5, #16]
 800a2f6:	4621      	mov	r1, r4
 800a2f8:	f7ff fde2 	bl	8009ec0 <_Bfree>
 800a2fc:	4628      	mov	r0, r5
 800a2fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a302:	f842 0f04 	str.w	r0, [r2, #4]!
 800a306:	3301      	adds	r3, #1
 800a308:	e7c5      	b.n	800a296 <__lshift+0x4a>
 800a30a:	3904      	subs	r1, #4
 800a30c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a310:	f841 2f04 	str.w	r2, [r1, #4]!
 800a314:	459c      	cmp	ip, r3
 800a316:	d8f9      	bhi.n	800a30c <__lshift+0xc0>
 800a318:	e7ea      	b.n	800a2f0 <__lshift+0xa4>
 800a31a:	bf00      	nop
 800a31c:	0800c070 	.word	0x0800c070
 800a320:	0800c081 	.word	0x0800c081

0800a324 <__mcmp>:
 800a324:	690a      	ldr	r2, [r1, #16]
 800a326:	4603      	mov	r3, r0
 800a328:	6900      	ldr	r0, [r0, #16]
 800a32a:	1a80      	subs	r0, r0, r2
 800a32c:	b530      	push	{r4, r5, lr}
 800a32e:	d10e      	bne.n	800a34e <__mcmp+0x2a>
 800a330:	3314      	adds	r3, #20
 800a332:	3114      	adds	r1, #20
 800a334:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a338:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a33c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a340:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a344:	4295      	cmp	r5, r2
 800a346:	d003      	beq.n	800a350 <__mcmp+0x2c>
 800a348:	d205      	bcs.n	800a356 <__mcmp+0x32>
 800a34a:	f04f 30ff 	mov.w	r0, #4294967295
 800a34e:	bd30      	pop	{r4, r5, pc}
 800a350:	42a3      	cmp	r3, r4
 800a352:	d3f3      	bcc.n	800a33c <__mcmp+0x18>
 800a354:	e7fb      	b.n	800a34e <__mcmp+0x2a>
 800a356:	2001      	movs	r0, #1
 800a358:	e7f9      	b.n	800a34e <__mcmp+0x2a>
	...

0800a35c <__mdiff>:
 800a35c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a360:	4689      	mov	r9, r1
 800a362:	4606      	mov	r6, r0
 800a364:	4611      	mov	r1, r2
 800a366:	4648      	mov	r0, r9
 800a368:	4614      	mov	r4, r2
 800a36a:	f7ff ffdb 	bl	800a324 <__mcmp>
 800a36e:	1e05      	subs	r5, r0, #0
 800a370:	d112      	bne.n	800a398 <__mdiff+0x3c>
 800a372:	4629      	mov	r1, r5
 800a374:	4630      	mov	r0, r6
 800a376:	f7ff fd63 	bl	8009e40 <_Balloc>
 800a37a:	4602      	mov	r2, r0
 800a37c:	b928      	cbnz	r0, 800a38a <__mdiff+0x2e>
 800a37e:	4b3f      	ldr	r3, [pc, #252]	@ (800a47c <__mdiff+0x120>)
 800a380:	f240 2137 	movw	r1, #567	@ 0x237
 800a384:	483e      	ldr	r0, [pc, #248]	@ (800a480 <__mdiff+0x124>)
 800a386:	f000 fb11 	bl	800a9ac <__assert_func>
 800a38a:	2301      	movs	r3, #1
 800a38c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a390:	4610      	mov	r0, r2
 800a392:	b003      	add	sp, #12
 800a394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a398:	bfbc      	itt	lt
 800a39a:	464b      	movlt	r3, r9
 800a39c:	46a1      	movlt	r9, r4
 800a39e:	4630      	mov	r0, r6
 800a3a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a3a4:	bfba      	itte	lt
 800a3a6:	461c      	movlt	r4, r3
 800a3a8:	2501      	movlt	r5, #1
 800a3aa:	2500      	movge	r5, #0
 800a3ac:	f7ff fd48 	bl	8009e40 <_Balloc>
 800a3b0:	4602      	mov	r2, r0
 800a3b2:	b918      	cbnz	r0, 800a3bc <__mdiff+0x60>
 800a3b4:	4b31      	ldr	r3, [pc, #196]	@ (800a47c <__mdiff+0x120>)
 800a3b6:	f240 2145 	movw	r1, #581	@ 0x245
 800a3ba:	e7e3      	b.n	800a384 <__mdiff+0x28>
 800a3bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a3c0:	6926      	ldr	r6, [r4, #16]
 800a3c2:	60c5      	str	r5, [r0, #12]
 800a3c4:	f109 0310 	add.w	r3, r9, #16
 800a3c8:	f109 0514 	add.w	r5, r9, #20
 800a3cc:	f104 0e14 	add.w	lr, r4, #20
 800a3d0:	f100 0b14 	add.w	fp, r0, #20
 800a3d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a3d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a3dc:	9301      	str	r3, [sp, #4]
 800a3de:	46d9      	mov	r9, fp
 800a3e0:	f04f 0c00 	mov.w	ip, #0
 800a3e4:	9b01      	ldr	r3, [sp, #4]
 800a3e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a3ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a3ee:	9301      	str	r3, [sp, #4]
 800a3f0:	fa1f f38a 	uxth.w	r3, sl
 800a3f4:	4619      	mov	r1, r3
 800a3f6:	b283      	uxth	r3, r0
 800a3f8:	1acb      	subs	r3, r1, r3
 800a3fa:	0c00      	lsrs	r0, r0, #16
 800a3fc:	4463      	add	r3, ip
 800a3fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a402:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a406:	b29b      	uxth	r3, r3
 800a408:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a40c:	4576      	cmp	r6, lr
 800a40e:	f849 3b04 	str.w	r3, [r9], #4
 800a412:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a416:	d8e5      	bhi.n	800a3e4 <__mdiff+0x88>
 800a418:	1b33      	subs	r3, r6, r4
 800a41a:	3b15      	subs	r3, #21
 800a41c:	f023 0303 	bic.w	r3, r3, #3
 800a420:	3415      	adds	r4, #21
 800a422:	3304      	adds	r3, #4
 800a424:	42a6      	cmp	r6, r4
 800a426:	bf38      	it	cc
 800a428:	2304      	movcc	r3, #4
 800a42a:	441d      	add	r5, r3
 800a42c:	445b      	add	r3, fp
 800a42e:	461e      	mov	r6, r3
 800a430:	462c      	mov	r4, r5
 800a432:	4544      	cmp	r4, r8
 800a434:	d30e      	bcc.n	800a454 <__mdiff+0xf8>
 800a436:	f108 0103 	add.w	r1, r8, #3
 800a43a:	1b49      	subs	r1, r1, r5
 800a43c:	f021 0103 	bic.w	r1, r1, #3
 800a440:	3d03      	subs	r5, #3
 800a442:	45a8      	cmp	r8, r5
 800a444:	bf38      	it	cc
 800a446:	2100      	movcc	r1, #0
 800a448:	440b      	add	r3, r1
 800a44a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a44e:	b191      	cbz	r1, 800a476 <__mdiff+0x11a>
 800a450:	6117      	str	r7, [r2, #16]
 800a452:	e79d      	b.n	800a390 <__mdiff+0x34>
 800a454:	f854 1b04 	ldr.w	r1, [r4], #4
 800a458:	46e6      	mov	lr, ip
 800a45a:	0c08      	lsrs	r0, r1, #16
 800a45c:	fa1c fc81 	uxtah	ip, ip, r1
 800a460:	4471      	add	r1, lr
 800a462:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a466:	b289      	uxth	r1, r1
 800a468:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a46c:	f846 1b04 	str.w	r1, [r6], #4
 800a470:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a474:	e7dd      	b.n	800a432 <__mdiff+0xd6>
 800a476:	3f01      	subs	r7, #1
 800a478:	e7e7      	b.n	800a44a <__mdiff+0xee>
 800a47a:	bf00      	nop
 800a47c:	0800c070 	.word	0x0800c070
 800a480:	0800c081 	.word	0x0800c081

0800a484 <__d2b>:
 800a484:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a488:	460f      	mov	r7, r1
 800a48a:	2101      	movs	r1, #1
 800a48c:	ec59 8b10 	vmov	r8, r9, d0
 800a490:	4616      	mov	r6, r2
 800a492:	f7ff fcd5 	bl	8009e40 <_Balloc>
 800a496:	4604      	mov	r4, r0
 800a498:	b930      	cbnz	r0, 800a4a8 <__d2b+0x24>
 800a49a:	4602      	mov	r2, r0
 800a49c:	4b23      	ldr	r3, [pc, #140]	@ (800a52c <__d2b+0xa8>)
 800a49e:	4824      	ldr	r0, [pc, #144]	@ (800a530 <__d2b+0xac>)
 800a4a0:	f240 310f 	movw	r1, #783	@ 0x30f
 800a4a4:	f000 fa82 	bl	800a9ac <__assert_func>
 800a4a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a4ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a4b0:	b10d      	cbz	r5, 800a4b6 <__d2b+0x32>
 800a4b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a4b6:	9301      	str	r3, [sp, #4]
 800a4b8:	f1b8 0300 	subs.w	r3, r8, #0
 800a4bc:	d023      	beq.n	800a506 <__d2b+0x82>
 800a4be:	4668      	mov	r0, sp
 800a4c0:	9300      	str	r3, [sp, #0]
 800a4c2:	f7ff fd84 	bl	8009fce <__lo0bits>
 800a4c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a4ca:	b1d0      	cbz	r0, 800a502 <__d2b+0x7e>
 800a4cc:	f1c0 0320 	rsb	r3, r0, #32
 800a4d0:	fa02 f303 	lsl.w	r3, r2, r3
 800a4d4:	430b      	orrs	r3, r1
 800a4d6:	40c2      	lsrs	r2, r0
 800a4d8:	6163      	str	r3, [r4, #20]
 800a4da:	9201      	str	r2, [sp, #4]
 800a4dc:	9b01      	ldr	r3, [sp, #4]
 800a4de:	61a3      	str	r3, [r4, #24]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	bf0c      	ite	eq
 800a4e4:	2201      	moveq	r2, #1
 800a4e6:	2202      	movne	r2, #2
 800a4e8:	6122      	str	r2, [r4, #16]
 800a4ea:	b1a5      	cbz	r5, 800a516 <__d2b+0x92>
 800a4ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a4f0:	4405      	add	r5, r0
 800a4f2:	603d      	str	r5, [r7, #0]
 800a4f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a4f8:	6030      	str	r0, [r6, #0]
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	b003      	add	sp, #12
 800a4fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a502:	6161      	str	r1, [r4, #20]
 800a504:	e7ea      	b.n	800a4dc <__d2b+0x58>
 800a506:	a801      	add	r0, sp, #4
 800a508:	f7ff fd61 	bl	8009fce <__lo0bits>
 800a50c:	9b01      	ldr	r3, [sp, #4]
 800a50e:	6163      	str	r3, [r4, #20]
 800a510:	3020      	adds	r0, #32
 800a512:	2201      	movs	r2, #1
 800a514:	e7e8      	b.n	800a4e8 <__d2b+0x64>
 800a516:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a51a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a51e:	6038      	str	r0, [r7, #0]
 800a520:	6918      	ldr	r0, [r3, #16]
 800a522:	f7ff fd35 	bl	8009f90 <__hi0bits>
 800a526:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a52a:	e7e5      	b.n	800a4f8 <__d2b+0x74>
 800a52c:	0800c070 	.word	0x0800c070
 800a530:	0800c081 	.word	0x0800c081

0800a534 <__ssputs_r>:
 800a534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a538:	688e      	ldr	r6, [r1, #8]
 800a53a:	461f      	mov	r7, r3
 800a53c:	42be      	cmp	r6, r7
 800a53e:	680b      	ldr	r3, [r1, #0]
 800a540:	4682      	mov	sl, r0
 800a542:	460c      	mov	r4, r1
 800a544:	4690      	mov	r8, r2
 800a546:	d82d      	bhi.n	800a5a4 <__ssputs_r+0x70>
 800a548:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a54c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a550:	d026      	beq.n	800a5a0 <__ssputs_r+0x6c>
 800a552:	6965      	ldr	r5, [r4, #20]
 800a554:	6909      	ldr	r1, [r1, #16]
 800a556:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a55a:	eba3 0901 	sub.w	r9, r3, r1
 800a55e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a562:	1c7b      	adds	r3, r7, #1
 800a564:	444b      	add	r3, r9
 800a566:	106d      	asrs	r5, r5, #1
 800a568:	429d      	cmp	r5, r3
 800a56a:	bf38      	it	cc
 800a56c:	461d      	movcc	r5, r3
 800a56e:	0553      	lsls	r3, r2, #21
 800a570:	d527      	bpl.n	800a5c2 <__ssputs_r+0x8e>
 800a572:	4629      	mov	r1, r5
 800a574:	f7ff fbd8 	bl	8009d28 <_malloc_r>
 800a578:	4606      	mov	r6, r0
 800a57a:	b360      	cbz	r0, 800a5d6 <__ssputs_r+0xa2>
 800a57c:	6921      	ldr	r1, [r4, #16]
 800a57e:	464a      	mov	r2, r9
 800a580:	f000 fa06 	bl	800a990 <memcpy>
 800a584:	89a3      	ldrh	r3, [r4, #12]
 800a586:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a58a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a58e:	81a3      	strh	r3, [r4, #12]
 800a590:	6126      	str	r6, [r4, #16]
 800a592:	6165      	str	r5, [r4, #20]
 800a594:	444e      	add	r6, r9
 800a596:	eba5 0509 	sub.w	r5, r5, r9
 800a59a:	6026      	str	r6, [r4, #0]
 800a59c:	60a5      	str	r5, [r4, #8]
 800a59e:	463e      	mov	r6, r7
 800a5a0:	42be      	cmp	r6, r7
 800a5a2:	d900      	bls.n	800a5a6 <__ssputs_r+0x72>
 800a5a4:	463e      	mov	r6, r7
 800a5a6:	6820      	ldr	r0, [r4, #0]
 800a5a8:	4632      	mov	r2, r6
 800a5aa:	4641      	mov	r1, r8
 800a5ac:	f000 f9c6 	bl	800a93c <memmove>
 800a5b0:	68a3      	ldr	r3, [r4, #8]
 800a5b2:	1b9b      	subs	r3, r3, r6
 800a5b4:	60a3      	str	r3, [r4, #8]
 800a5b6:	6823      	ldr	r3, [r4, #0]
 800a5b8:	4433      	add	r3, r6
 800a5ba:	6023      	str	r3, [r4, #0]
 800a5bc:	2000      	movs	r0, #0
 800a5be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5c2:	462a      	mov	r2, r5
 800a5c4:	f000 fa36 	bl	800aa34 <_realloc_r>
 800a5c8:	4606      	mov	r6, r0
 800a5ca:	2800      	cmp	r0, #0
 800a5cc:	d1e0      	bne.n	800a590 <__ssputs_r+0x5c>
 800a5ce:	6921      	ldr	r1, [r4, #16]
 800a5d0:	4650      	mov	r0, sl
 800a5d2:	f7ff fb35 	bl	8009c40 <_free_r>
 800a5d6:	230c      	movs	r3, #12
 800a5d8:	f8ca 3000 	str.w	r3, [sl]
 800a5dc:	89a3      	ldrh	r3, [r4, #12]
 800a5de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5e2:	81a3      	strh	r3, [r4, #12]
 800a5e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a5e8:	e7e9      	b.n	800a5be <__ssputs_r+0x8a>
	...

0800a5ec <_svfiprintf_r>:
 800a5ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f0:	4698      	mov	r8, r3
 800a5f2:	898b      	ldrh	r3, [r1, #12]
 800a5f4:	061b      	lsls	r3, r3, #24
 800a5f6:	b09d      	sub	sp, #116	@ 0x74
 800a5f8:	4607      	mov	r7, r0
 800a5fa:	460d      	mov	r5, r1
 800a5fc:	4614      	mov	r4, r2
 800a5fe:	d510      	bpl.n	800a622 <_svfiprintf_r+0x36>
 800a600:	690b      	ldr	r3, [r1, #16]
 800a602:	b973      	cbnz	r3, 800a622 <_svfiprintf_r+0x36>
 800a604:	2140      	movs	r1, #64	@ 0x40
 800a606:	f7ff fb8f 	bl	8009d28 <_malloc_r>
 800a60a:	6028      	str	r0, [r5, #0]
 800a60c:	6128      	str	r0, [r5, #16]
 800a60e:	b930      	cbnz	r0, 800a61e <_svfiprintf_r+0x32>
 800a610:	230c      	movs	r3, #12
 800a612:	603b      	str	r3, [r7, #0]
 800a614:	f04f 30ff 	mov.w	r0, #4294967295
 800a618:	b01d      	add	sp, #116	@ 0x74
 800a61a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a61e:	2340      	movs	r3, #64	@ 0x40
 800a620:	616b      	str	r3, [r5, #20]
 800a622:	2300      	movs	r3, #0
 800a624:	9309      	str	r3, [sp, #36]	@ 0x24
 800a626:	2320      	movs	r3, #32
 800a628:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a62c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a630:	2330      	movs	r3, #48	@ 0x30
 800a632:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a7d0 <_svfiprintf_r+0x1e4>
 800a636:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a63a:	f04f 0901 	mov.w	r9, #1
 800a63e:	4623      	mov	r3, r4
 800a640:	469a      	mov	sl, r3
 800a642:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a646:	b10a      	cbz	r2, 800a64c <_svfiprintf_r+0x60>
 800a648:	2a25      	cmp	r2, #37	@ 0x25
 800a64a:	d1f9      	bne.n	800a640 <_svfiprintf_r+0x54>
 800a64c:	ebba 0b04 	subs.w	fp, sl, r4
 800a650:	d00b      	beq.n	800a66a <_svfiprintf_r+0x7e>
 800a652:	465b      	mov	r3, fp
 800a654:	4622      	mov	r2, r4
 800a656:	4629      	mov	r1, r5
 800a658:	4638      	mov	r0, r7
 800a65a:	f7ff ff6b 	bl	800a534 <__ssputs_r>
 800a65e:	3001      	adds	r0, #1
 800a660:	f000 80a7 	beq.w	800a7b2 <_svfiprintf_r+0x1c6>
 800a664:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a666:	445a      	add	r2, fp
 800a668:	9209      	str	r2, [sp, #36]	@ 0x24
 800a66a:	f89a 3000 	ldrb.w	r3, [sl]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	f000 809f 	beq.w	800a7b2 <_svfiprintf_r+0x1c6>
 800a674:	2300      	movs	r3, #0
 800a676:	f04f 32ff 	mov.w	r2, #4294967295
 800a67a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a67e:	f10a 0a01 	add.w	sl, sl, #1
 800a682:	9304      	str	r3, [sp, #16]
 800a684:	9307      	str	r3, [sp, #28]
 800a686:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a68a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a68c:	4654      	mov	r4, sl
 800a68e:	2205      	movs	r2, #5
 800a690:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a694:	484e      	ldr	r0, [pc, #312]	@ (800a7d0 <_svfiprintf_r+0x1e4>)
 800a696:	f7f5 fdbb 	bl	8000210 <memchr>
 800a69a:	9a04      	ldr	r2, [sp, #16]
 800a69c:	b9d8      	cbnz	r0, 800a6d6 <_svfiprintf_r+0xea>
 800a69e:	06d0      	lsls	r0, r2, #27
 800a6a0:	bf44      	itt	mi
 800a6a2:	2320      	movmi	r3, #32
 800a6a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6a8:	0711      	lsls	r1, r2, #28
 800a6aa:	bf44      	itt	mi
 800a6ac:	232b      	movmi	r3, #43	@ 0x2b
 800a6ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6b2:	f89a 3000 	ldrb.w	r3, [sl]
 800a6b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6b8:	d015      	beq.n	800a6e6 <_svfiprintf_r+0xfa>
 800a6ba:	9a07      	ldr	r2, [sp, #28]
 800a6bc:	4654      	mov	r4, sl
 800a6be:	2000      	movs	r0, #0
 800a6c0:	f04f 0c0a 	mov.w	ip, #10
 800a6c4:	4621      	mov	r1, r4
 800a6c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6ca:	3b30      	subs	r3, #48	@ 0x30
 800a6cc:	2b09      	cmp	r3, #9
 800a6ce:	d94b      	bls.n	800a768 <_svfiprintf_r+0x17c>
 800a6d0:	b1b0      	cbz	r0, 800a700 <_svfiprintf_r+0x114>
 800a6d2:	9207      	str	r2, [sp, #28]
 800a6d4:	e014      	b.n	800a700 <_svfiprintf_r+0x114>
 800a6d6:	eba0 0308 	sub.w	r3, r0, r8
 800a6da:	fa09 f303 	lsl.w	r3, r9, r3
 800a6de:	4313      	orrs	r3, r2
 800a6e0:	9304      	str	r3, [sp, #16]
 800a6e2:	46a2      	mov	sl, r4
 800a6e4:	e7d2      	b.n	800a68c <_svfiprintf_r+0xa0>
 800a6e6:	9b03      	ldr	r3, [sp, #12]
 800a6e8:	1d19      	adds	r1, r3, #4
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	9103      	str	r1, [sp, #12]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	bfbb      	ittet	lt
 800a6f2:	425b      	neglt	r3, r3
 800a6f4:	f042 0202 	orrlt.w	r2, r2, #2
 800a6f8:	9307      	strge	r3, [sp, #28]
 800a6fa:	9307      	strlt	r3, [sp, #28]
 800a6fc:	bfb8      	it	lt
 800a6fe:	9204      	strlt	r2, [sp, #16]
 800a700:	7823      	ldrb	r3, [r4, #0]
 800a702:	2b2e      	cmp	r3, #46	@ 0x2e
 800a704:	d10a      	bne.n	800a71c <_svfiprintf_r+0x130>
 800a706:	7863      	ldrb	r3, [r4, #1]
 800a708:	2b2a      	cmp	r3, #42	@ 0x2a
 800a70a:	d132      	bne.n	800a772 <_svfiprintf_r+0x186>
 800a70c:	9b03      	ldr	r3, [sp, #12]
 800a70e:	1d1a      	adds	r2, r3, #4
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	9203      	str	r2, [sp, #12]
 800a714:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a718:	3402      	adds	r4, #2
 800a71a:	9305      	str	r3, [sp, #20]
 800a71c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a7e0 <_svfiprintf_r+0x1f4>
 800a720:	7821      	ldrb	r1, [r4, #0]
 800a722:	2203      	movs	r2, #3
 800a724:	4650      	mov	r0, sl
 800a726:	f7f5 fd73 	bl	8000210 <memchr>
 800a72a:	b138      	cbz	r0, 800a73c <_svfiprintf_r+0x150>
 800a72c:	9b04      	ldr	r3, [sp, #16]
 800a72e:	eba0 000a 	sub.w	r0, r0, sl
 800a732:	2240      	movs	r2, #64	@ 0x40
 800a734:	4082      	lsls	r2, r0
 800a736:	4313      	orrs	r3, r2
 800a738:	3401      	adds	r4, #1
 800a73a:	9304      	str	r3, [sp, #16]
 800a73c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a740:	4824      	ldr	r0, [pc, #144]	@ (800a7d4 <_svfiprintf_r+0x1e8>)
 800a742:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a746:	2206      	movs	r2, #6
 800a748:	f7f5 fd62 	bl	8000210 <memchr>
 800a74c:	2800      	cmp	r0, #0
 800a74e:	d036      	beq.n	800a7be <_svfiprintf_r+0x1d2>
 800a750:	4b21      	ldr	r3, [pc, #132]	@ (800a7d8 <_svfiprintf_r+0x1ec>)
 800a752:	bb1b      	cbnz	r3, 800a79c <_svfiprintf_r+0x1b0>
 800a754:	9b03      	ldr	r3, [sp, #12]
 800a756:	3307      	adds	r3, #7
 800a758:	f023 0307 	bic.w	r3, r3, #7
 800a75c:	3308      	adds	r3, #8
 800a75e:	9303      	str	r3, [sp, #12]
 800a760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a762:	4433      	add	r3, r6
 800a764:	9309      	str	r3, [sp, #36]	@ 0x24
 800a766:	e76a      	b.n	800a63e <_svfiprintf_r+0x52>
 800a768:	fb0c 3202 	mla	r2, ip, r2, r3
 800a76c:	460c      	mov	r4, r1
 800a76e:	2001      	movs	r0, #1
 800a770:	e7a8      	b.n	800a6c4 <_svfiprintf_r+0xd8>
 800a772:	2300      	movs	r3, #0
 800a774:	3401      	adds	r4, #1
 800a776:	9305      	str	r3, [sp, #20]
 800a778:	4619      	mov	r1, r3
 800a77a:	f04f 0c0a 	mov.w	ip, #10
 800a77e:	4620      	mov	r0, r4
 800a780:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a784:	3a30      	subs	r2, #48	@ 0x30
 800a786:	2a09      	cmp	r2, #9
 800a788:	d903      	bls.n	800a792 <_svfiprintf_r+0x1a6>
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d0c6      	beq.n	800a71c <_svfiprintf_r+0x130>
 800a78e:	9105      	str	r1, [sp, #20]
 800a790:	e7c4      	b.n	800a71c <_svfiprintf_r+0x130>
 800a792:	fb0c 2101 	mla	r1, ip, r1, r2
 800a796:	4604      	mov	r4, r0
 800a798:	2301      	movs	r3, #1
 800a79a:	e7f0      	b.n	800a77e <_svfiprintf_r+0x192>
 800a79c:	ab03      	add	r3, sp, #12
 800a79e:	9300      	str	r3, [sp, #0]
 800a7a0:	462a      	mov	r2, r5
 800a7a2:	4b0e      	ldr	r3, [pc, #56]	@ (800a7dc <_svfiprintf_r+0x1f0>)
 800a7a4:	a904      	add	r1, sp, #16
 800a7a6:	4638      	mov	r0, r7
 800a7a8:	f7fd fe7e 	bl	80084a8 <_printf_float>
 800a7ac:	1c42      	adds	r2, r0, #1
 800a7ae:	4606      	mov	r6, r0
 800a7b0:	d1d6      	bne.n	800a760 <_svfiprintf_r+0x174>
 800a7b2:	89ab      	ldrh	r3, [r5, #12]
 800a7b4:	065b      	lsls	r3, r3, #25
 800a7b6:	f53f af2d 	bmi.w	800a614 <_svfiprintf_r+0x28>
 800a7ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7bc:	e72c      	b.n	800a618 <_svfiprintf_r+0x2c>
 800a7be:	ab03      	add	r3, sp, #12
 800a7c0:	9300      	str	r3, [sp, #0]
 800a7c2:	462a      	mov	r2, r5
 800a7c4:	4b05      	ldr	r3, [pc, #20]	@ (800a7dc <_svfiprintf_r+0x1f0>)
 800a7c6:	a904      	add	r1, sp, #16
 800a7c8:	4638      	mov	r0, r7
 800a7ca:	f7fe f905 	bl	80089d8 <_printf_i>
 800a7ce:	e7ed      	b.n	800a7ac <_svfiprintf_r+0x1c0>
 800a7d0:	0800c0da 	.word	0x0800c0da
 800a7d4:	0800c0e4 	.word	0x0800c0e4
 800a7d8:	080084a9 	.word	0x080084a9
 800a7dc:	0800a535 	.word	0x0800a535
 800a7e0:	0800c0e0 	.word	0x0800c0e0

0800a7e4 <__sflush_r>:
 800a7e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a7e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7ec:	0716      	lsls	r6, r2, #28
 800a7ee:	4605      	mov	r5, r0
 800a7f0:	460c      	mov	r4, r1
 800a7f2:	d454      	bmi.n	800a89e <__sflush_r+0xba>
 800a7f4:	684b      	ldr	r3, [r1, #4]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	dc02      	bgt.n	800a800 <__sflush_r+0x1c>
 800a7fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	dd48      	ble.n	800a892 <__sflush_r+0xae>
 800a800:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a802:	2e00      	cmp	r6, #0
 800a804:	d045      	beq.n	800a892 <__sflush_r+0xae>
 800a806:	2300      	movs	r3, #0
 800a808:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a80c:	682f      	ldr	r7, [r5, #0]
 800a80e:	6a21      	ldr	r1, [r4, #32]
 800a810:	602b      	str	r3, [r5, #0]
 800a812:	d030      	beq.n	800a876 <__sflush_r+0x92>
 800a814:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a816:	89a3      	ldrh	r3, [r4, #12]
 800a818:	0759      	lsls	r1, r3, #29
 800a81a:	d505      	bpl.n	800a828 <__sflush_r+0x44>
 800a81c:	6863      	ldr	r3, [r4, #4]
 800a81e:	1ad2      	subs	r2, r2, r3
 800a820:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a822:	b10b      	cbz	r3, 800a828 <__sflush_r+0x44>
 800a824:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a826:	1ad2      	subs	r2, r2, r3
 800a828:	2300      	movs	r3, #0
 800a82a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a82c:	6a21      	ldr	r1, [r4, #32]
 800a82e:	4628      	mov	r0, r5
 800a830:	47b0      	blx	r6
 800a832:	1c43      	adds	r3, r0, #1
 800a834:	89a3      	ldrh	r3, [r4, #12]
 800a836:	d106      	bne.n	800a846 <__sflush_r+0x62>
 800a838:	6829      	ldr	r1, [r5, #0]
 800a83a:	291d      	cmp	r1, #29
 800a83c:	d82b      	bhi.n	800a896 <__sflush_r+0xb2>
 800a83e:	4a2a      	ldr	r2, [pc, #168]	@ (800a8e8 <__sflush_r+0x104>)
 800a840:	40ca      	lsrs	r2, r1
 800a842:	07d6      	lsls	r6, r2, #31
 800a844:	d527      	bpl.n	800a896 <__sflush_r+0xb2>
 800a846:	2200      	movs	r2, #0
 800a848:	6062      	str	r2, [r4, #4]
 800a84a:	04d9      	lsls	r1, r3, #19
 800a84c:	6922      	ldr	r2, [r4, #16]
 800a84e:	6022      	str	r2, [r4, #0]
 800a850:	d504      	bpl.n	800a85c <__sflush_r+0x78>
 800a852:	1c42      	adds	r2, r0, #1
 800a854:	d101      	bne.n	800a85a <__sflush_r+0x76>
 800a856:	682b      	ldr	r3, [r5, #0]
 800a858:	b903      	cbnz	r3, 800a85c <__sflush_r+0x78>
 800a85a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a85c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a85e:	602f      	str	r7, [r5, #0]
 800a860:	b1b9      	cbz	r1, 800a892 <__sflush_r+0xae>
 800a862:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a866:	4299      	cmp	r1, r3
 800a868:	d002      	beq.n	800a870 <__sflush_r+0x8c>
 800a86a:	4628      	mov	r0, r5
 800a86c:	f7ff f9e8 	bl	8009c40 <_free_r>
 800a870:	2300      	movs	r3, #0
 800a872:	6363      	str	r3, [r4, #52]	@ 0x34
 800a874:	e00d      	b.n	800a892 <__sflush_r+0xae>
 800a876:	2301      	movs	r3, #1
 800a878:	4628      	mov	r0, r5
 800a87a:	47b0      	blx	r6
 800a87c:	4602      	mov	r2, r0
 800a87e:	1c50      	adds	r0, r2, #1
 800a880:	d1c9      	bne.n	800a816 <__sflush_r+0x32>
 800a882:	682b      	ldr	r3, [r5, #0]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d0c6      	beq.n	800a816 <__sflush_r+0x32>
 800a888:	2b1d      	cmp	r3, #29
 800a88a:	d001      	beq.n	800a890 <__sflush_r+0xac>
 800a88c:	2b16      	cmp	r3, #22
 800a88e:	d11e      	bne.n	800a8ce <__sflush_r+0xea>
 800a890:	602f      	str	r7, [r5, #0]
 800a892:	2000      	movs	r0, #0
 800a894:	e022      	b.n	800a8dc <__sflush_r+0xf8>
 800a896:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a89a:	b21b      	sxth	r3, r3
 800a89c:	e01b      	b.n	800a8d6 <__sflush_r+0xf2>
 800a89e:	690f      	ldr	r7, [r1, #16]
 800a8a0:	2f00      	cmp	r7, #0
 800a8a2:	d0f6      	beq.n	800a892 <__sflush_r+0xae>
 800a8a4:	0793      	lsls	r3, r2, #30
 800a8a6:	680e      	ldr	r6, [r1, #0]
 800a8a8:	bf08      	it	eq
 800a8aa:	694b      	ldreq	r3, [r1, #20]
 800a8ac:	600f      	str	r7, [r1, #0]
 800a8ae:	bf18      	it	ne
 800a8b0:	2300      	movne	r3, #0
 800a8b2:	eba6 0807 	sub.w	r8, r6, r7
 800a8b6:	608b      	str	r3, [r1, #8]
 800a8b8:	f1b8 0f00 	cmp.w	r8, #0
 800a8bc:	dde9      	ble.n	800a892 <__sflush_r+0xae>
 800a8be:	6a21      	ldr	r1, [r4, #32]
 800a8c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a8c2:	4643      	mov	r3, r8
 800a8c4:	463a      	mov	r2, r7
 800a8c6:	4628      	mov	r0, r5
 800a8c8:	47b0      	blx	r6
 800a8ca:	2800      	cmp	r0, #0
 800a8cc:	dc08      	bgt.n	800a8e0 <__sflush_r+0xfc>
 800a8ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8d6:	81a3      	strh	r3, [r4, #12]
 800a8d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8e0:	4407      	add	r7, r0
 800a8e2:	eba8 0800 	sub.w	r8, r8, r0
 800a8e6:	e7e7      	b.n	800a8b8 <__sflush_r+0xd4>
 800a8e8:	20400001 	.word	0x20400001

0800a8ec <_fflush_r>:
 800a8ec:	b538      	push	{r3, r4, r5, lr}
 800a8ee:	690b      	ldr	r3, [r1, #16]
 800a8f0:	4605      	mov	r5, r0
 800a8f2:	460c      	mov	r4, r1
 800a8f4:	b913      	cbnz	r3, 800a8fc <_fflush_r+0x10>
 800a8f6:	2500      	movs	r5, #0
 800a8f8:	4628      	mov	r0, r5
 800a8fa:	bd38      	pop	{r3, r4, r5, pc}
 800a8fc:	b118      	cbz	r0, 800a906 <_fflush_r+0x1a>
 800a8fe:	6a03      	ldr	r3, [r0, #32]
 800a900:	b90b      	cbnz	r3, 800a906 <_fflush_r+0x1a>
 800a902:	f7fe fa13 	bl	8008d2c <__sinit>
 800a906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d0f3      	beq.n	800a8f6 <_fflush_r+0xa>
 800a90e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a910:	07d0      	lsls	r0, r2, #31
 800a912:	d404      	bmi.n	800a91e <_fflush_r+0x32>
 800a914:	0599      	lsls	r1, r3, #22
 800a916:	d402      	bmi.n	800a91e <_fflush_r+0x32>
 800a918:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a91a:	f7fe fb34 	bl	8008f86 <__retarget_lock_acquire_recursive>
 800a91e:	4628      	mov	r0, r5
 800a920:	4621      	mov	r1, r4
 800a922:	f7ff ff5f 	bl	800a7e4 <__sflush_r>
 800a926:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a928:	07da      	lsls	r2, r3, #31
 800a92a:	4605      	mov	r5, r0
 800a92c:	d4e4      	bmi.n	800a8f8 <_fflush_r+0xc>
 800a92e:	89a3      	ldrh	r3, [r4, #12]
 800a930:	059b      	lsls	r3, r3, #22
 800a932:	d4e1      	bmi.n	800a8f8 <_fflush_r+0xc>
 800a934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a936:	f7fe fb27 	bl	8008f88 <__retarget_lock_release_recursive>
 800a93a:	e7dd      	b.n	800a8f8 <_fflush_r+0xc>

0800a93c <memmove>:
 800a93c:	4288      	cmp	r0, r1
 800a93e:	b510      	push	{r4, lr}
 800a940:	eb01 0402 	add.w	r4, r1, r2
 800a944:	d902      	bls.n	800a94c <memmove+0x10>
 800a946:	4284      	cmp	r4, r0
 800a948:	4623      	mov	r3, r4
 800a94a:	d807      	bhi.n	800a95c <memmove+0x20>
 800a94c:	1e43      	subs	r3, r0, #1
 800a94e:	42a1      	cmp	r1, r4
 800a950:	d008      	beq.n	800a964 <memmove+0x28>
 800a952:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a956:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a95a:	e7f8      	b.n	800a94e <memmove+0x12>
 800a95c:	4402      	add	r2, r0
 800a95e:	4601      	mov	r1, r0
 800a960:	428a      	cmp	r2, r1
 800a962:	d100      	bne.n	800a966 <memmove+0x2a>
 800a964:	bd10      	pop	{r4, pc}
 800a966:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a96a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a96e:	e7f7      	b.n	800a960 <memmove+0x24>

0800a970 <_sbrk_r>:
 800a970:	b538      	push	{r3, r4, r5, lr}
 800a972:	4d06      	ldr	r5, [pc, #24]	@ (800a98c <_sbrk_r+0x1c>)
 800a974:	2300      	movs	r3, #0
 800a976:	4604      	mov	r4, r0
 800a978:	4608      	mov	r0, r1
 800a97a:	602b      	str	r3, [r5, #0]
 800a97c:	f7f7 fb40 	bl	8002000 <_sbrk>
 800a980:	1c43      	adds	r3, r0, #1
 800a982:	d102      	bne.n	800a98a <_sbrk_r+0x1a>
 800a984:	682b      	ldr	r3, [r5, #0]
 800a986:	b103      	cbz	r3, 800a98a <_sbrk_r+0x1a>
 800a988:	6023      	str	r3, [r4, #0]
 800a98a:	bd38      	pop	{r3, r4, r5, pc}
 800a98c:	20000d94 	.word	0x20000d94

0800a990 <memcpy>:
 800a990:	440a      	add	r2, r1
 800a992:	4291      	cmp	r1, r2
 800a994:	f100 33ff 	add.w	r3, r0, #4294967295
 800a998:	d100      	bne.n	800a99c <memcpy+0xc>
 800a99a:	4770      	bx	lr
 800a99c:	b510      	push	{r4, lr}
 800a99e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a9a6:	4291      	cmp	r1, r2
 800a9a8:	d1f9      	bne.n	800a99e <memcpy+0xe>
 800a9aa:	bd10      	pop	{r4, pc}

0800a9ac <__assert_func>:
 800a9ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a9ae:	4614      	mov	r4, r2
 800a9b0:	461a      	mov	r2, r3
 800a9b2:	4b09      	ldr	r3, [pc, #36]	@ (800a9d8 <__assert_func+0x2c>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	4605      	mov	r5, r0
 800a9b8:	68d8      	ldr	r0, [r3, #12]
 800a9ba:	b14c      	cbz	r4, 800a9d0 <__assert_func+0x24>
 800a9bc:	4b07      	ldr	r3, [pc, #28]	@ (800a9dc <__assert_func+0x30>)
 800a9be:	9100      	str	r1, [sp, #0]
 800a9c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a9c4:	4906      	ldr	r1, [pc, #24]	@ (800a9e0 <__assert_func+0x34>)
 800a9c6:	462b      	mov	r3, r5
 800a9c8:	f000 f870 	bl	800aaac <fiprintf>
 800a9cc:	f000 f880 	bl	800aad0 <abort>
 800a9d0:	4b04      	ldr	r3, [pc, #16]	@ (800a9e4 <__assert_func+0x38>)
 800a9d2:	461c      	mov	r4, r3
 800a9d4:	e7f3      	b.n	800a9be <__assert_func+0x12>
 800a9d6:	bf00      	nop
 800a9d8:	20000060 	.word	0x20000060
 800a9dc:	0800c0f5 	.word	0x0800c0f5
 800a9e0:	0800c102 	.word	0x0800c102
 800a9e4:	0800c130 	.word	0x0800c130

0800a9e8 <_calloc_r>:
 800a9e8:	b570      	push	{r4, r5, r6, lr}
 800a9ea:	fba1 5402 	umull	r5, r4, r1, r2
 800a9ee:	b934      	cbnz	r4, 800a9fe <_calloc_r+0x16>
 800a9f0:	4629      	mov	r1, r5
 800a9f2:	f7ff f999 	bl	8009d28 <_malloc_r>
 800a9f6:	4606      	mov	r6, r0
 800a9f8:	b928      	cbnz	r0, 800aa06 <_calloc_r+0x1e>
 800a9fa:	4630      	mov	r0, r6
 800a9fc:	bd70      	pop	{r4, r5, r6, pc}
 800a9fe:	220c      	movs	r2, #12
 800aa00:	6002      	str	r2, [r0, #0]
 800aa02:	2600      	movs	r6, #0
 800aa04:	e7f9      	b.n	800a9fa <_calloc_r+0x12>
 800aa06:	462a      	mov	r2, r5
 800aa08:	4621      	mov	r1, r4
 800aa0a:	f7fe fa3e 	bl	8008e8a <memset>
 800aa0e:	e7f4      	b.n	800a9fa <_calloc_r+0x12>

0800aa10 <__ascii_mbtowc>:
 800aa10:	b082      	sub	sp, #8
 800aa12:	b901      	cbnz	r1, 800aa16 <__ascii_mbtowc+0x6>
 800aa14:	a901      	add	r1, sp, #4
 800aa16:	b142      	cbz	r2, 800aa2a <__ascii_mbtowc+0x1a>
 800aa18:	b14b      	cbz	r3, 800aa2e <__ascii_mbtowc+0x1e>
 800aa1a:	7813      	ldrb	r3, [r2, #0]
 800aa1c:	600b      	str	r3, [r1, #0]
 800aa1e:	7812      	ldrb	r2, [r2, #0]
 800aa20:	1e10      	subs	r0, r2, #0
 800aa22:	bf18      	it	ne
 800aa24:	2001      	movne	r0, #1
 800aa26:	b002      	add	sp, #8
 800aa28:	4770      	bx	lr
 800aa2a:	4610      	mov	r0, r2
 800aa2c:	e7fb      	b.n	800aa26 <__ascii_mbtowc+0x16>
 800aa2e:	f06f 0001 	mvn.w	r0, #1
 800aa32:	e7f8      	b.n	800aa26 <__ascii_mbtowc+0x16>

0800aa34 <_realloc_r>:
 800aa34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa38:	4607      	mov	r7, r0
 800aa3a:	4614      	mov	r4, r2
 800aa3c:	460d      	mov	r5, r1
 800aa3e:	b921      	cbnz	r1, 800aa4a <_realloc_r+0x16>
 800aa40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa44:	4611      	mov	r1, r2
 800aa46:	f7ff b96f 	b.w	8009d28 <_malloc_r>
 800aa4a:	b92a      	cbnz	r2, 800aa58 <_realloc_r+0x24>
 800aa4c:	f7ff f8f8 	bl	8009c40 <_free_r>
 800aa50:	4625      	mov	r5, r4
 800aa52:	4628      	mov	r0, r5
 800aa54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa58:	f000 f841 	bl	800aade <_malloc_usable_size_r>
 800aa5c:	4284      	cmp	r4, r0
 800aa5e:	4606      	mov	r6, r0
 800aa60:	d802      	bhi.n	800aa68 <_realloc_r+0x34>
 800aa62:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aa66:	d8f4      	bhi.n	800aa52 <_realloc_r+0x1e>
 800aa68:	4621      	mov	r1, r4
 800aa6a:	4638      	mov	r0, r7
 800aa6c:	f7ff f95c 	bl	8009d28 <_malloc_r>
 800aa70:	4680      	mov	r8, r0
 800aa72:	b908      	cbnz	r0, 800aa78 <_realloc_r+0x44>
 800aa74:	4645      	mov	r5, r8
 800aa76:	e7ec      	b.n	800aa52 <_realloc_r+0x1e>
 800aa78:	42b4      	cmp	r4, r6
 800aa7a:	4622      	mov	r2, r4
 800aa7c:	4629      	mov	r1, r5
 800aa7e:	bf28      	it	cs
 800aa80:	4632      	movcs	r2, r6
 800aa82:	f7ff ff85 	bl	800a990 <memcpy>
 800aa86:	4629      	mov	r1, r5
 800aa88:	4638      	mov	r0, r7
 800aa8a:	f7ff f8d9 	bl	8009c40 <_free_r>
 800aa8e:	e7f1      	b.n	800aa74 <_realloc_r+0x40>

0800aa90 <__ascii_wctomb>:
 800aa90:	4603      	mov	r3, r0
 800aa92:	4608      	mov	r0, r1
 800aa94:	b141      	cbz	r1, 800aaa8 <__ascii_wctomb+0x18>
 800aa96:	2aff      	cmp	r2, #255	@ 0xff
 800aa98:	d904      	bls.n	800aaa4 <__ascii_wctomb+0x14>
 800aa9a:	228a      	movs	r2, #138	@ 0x8a
 800aa9c:	601a      	str	r2, [r3, #0]
 800aa9e:	f04f 30ff 	mov.w	r0, #4294967295
 800aaa2:	4770      	bx	lr
 800aaa4:	700a      	strb	r2, [r1, #0]
 800aaa6:	2001      	movs	r0, #1
 800aaa8:	4770      	bx	lr
	...

0800aaac <fiprintf>:
 800aaac:	b40e      	push	{r1, r2, r3}
 800aaae:	b503      	push	{r0, r1, lr}
 800aab0:	4601      	mov	r1, r0
 800aab2:	ab03      	add	r3, sp, #12
 800aab4:	4805      	ldr	r0, [pc, #20]	@ (800aacc <fiprintf+0x20>)
 800aab6:	f853 2b04 	ldr.w	r2, [r3], #4
 800aaba:	6800      	ldr	r0, [r0, #0]
 800aabc:	9301      	str	r3, [sp, #4]
 800aabe:	f000 f83f 	bl	800ab40 <_vfiprintf_r>
 800aac2:	b002      	add	sp, #8
 800aac4:	f85d eb04 	ldr.w	lr, [sp], #4
 800aac8:	b003      	add	sp, #12
 800aaca:	4770      	bx	lr
 800aacc:	20000060 	.word	0x20000060

0800aad0 <abort>:
 800aad0:	b508      	push	{r3, lr}
 800aad2:	2006      	movs	r0, #6
 800aad4:	f000 fa08 	bl	800aee8 <raise>
 800aad8:	2001      	movs	r0, #1
 800aada:	f7f7 fa19 	bl	8001f10 <_exit>

0800aade <_malloc_usable_size_r>:
 800aade:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aae2:	1f18      	subs	r0, r3, #4
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	bfbc      	itt	lt
 800aae8:	580b      	ldrlt	r3, [r1, r0]
 800aaea:	18c0      	addlt	r0, r0, r3
 800aaec:	4770      	bx	lr

0800aaee <__sfputc_r>:
 800aaee:	6893      	ldr	r3, [r2, #8]
 800aaf0:	3b01      	subs	r3, #1
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	b410      	push	{r4}
 800aaf6:	6093      	str	r3, [r2, #8]
 800aaf8:	da08      	bge.n	800ab0c <__sfputc_r+0x1e>
 800aafa:	6994      	ldr	r4, [r2, #24]
 800aafc:	42a3      	cmp	r3, r4
 800aafe:	db01      	blt.n	800ab04 <__sfputc_r+0x16>
 800ab00:	290a      	cmp	r1, #10
 800ab02:	d103      	bne.n	800ab0c <__sfputc_r+0x1e>
 800ab04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab08:	f000 b932 	b.w	800ad70 <__swbuf_r>
 800ab0c:	6813      	ldr	r3, [r2, #0]
 800ab0e:	1c58      	adds	r0, r3, #1
 800ab10:	6010      	str	r0, [r2, #0]
 800ab12:	7019      	strb	r1, [r3, #0]
 800ab14:	4608      	mov	r0, r1
 800ab16:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab1a:	4770      	bx	lr

0800ab1c <__sfputs_r>:
 800ab1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab1e:	4606      	mov	r6, r0
 800ab20:	460f      	mov	r7, r1
 800ab22:	4614      	mov	r4, r2
 800ab24:	18d5      	adds	r5, r2, r3
 800ab26:	42ac      	cmp	r4, r5
 800ab28:	d101      	bne.n	800ab2e <__sfputs_r+0x12>
 800ab2a:	2000      	movs	r0, #0
 800ab2c:	e007      	b.n	800ab3e <__sfputs_r+0x22>
 800ab2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab32:	463a      	mov	r2, r7
 800ab34:	4630      	mov	r0, r6
 800ab36:	f7ff ffda 	bl	800aaee <__sfputc_r>
 800ab3a:	1c43      	adds	r3, r0, #1
 800ab3c:	d1f3      	bne.n	800ab26 <__sfputs_r+0xa>
 800ab3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ab40 <_vfiprintf_r>:
 800ab40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab44:	460d      	mov	r5, r1
 800ab46:	b09d      	sub	sp, #116	@ 0x74
 800ab48:	4614      	mov	r4, r2
 800ab4a:	4698      	mov	r8, r3
 800ab4c:	4606      	mov	r6, r0
 800ab4e:	b118      	cbz	r0, 800ab58 <_vfiprintf_r+0x18>
 800ab50:	6a03      	ldr	r3, [r0, #32]
 800ab52:	b90b      	cbnz	r3, 800ab58 <_vfiprintf_r+0x18>
 800ab54:	f7fe f8ea 	bl	8008d2c <__sinit>
 800ab58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab5a:	07d9      	lsls	r1, r3, #31
 800ab5c:	d405      	bmi.n	800ab6a <_vfiprintf_r+0x2a>
 800ab5e:	89ab      	ldrh	r3, [r5, #12]
 800ab60:	059a      	lsls	r2, r3, #22
 800ab62:	d402      	bmi.n	800ab6a <_vfiprintf_r+0x2a>
 800ab64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab66:	f7fe fa0e 	bl	8008f86 <__retarget_lock_acquire_recursive>
 800ab6a:	89ab      	ldrh	r3, [r5, #12]
 800ab6c:	071b      	lsls	r3, r3, #28
 800ab6e:	d501      	bpl.n	800ab74 <_vfiprintf_r+0x34>
 800ab70:	692b      	ldr	r3, [r5, #16]
 800ab72:	b99b      	cbnz	r3, 800ab9c <_vfiprintf_r+0x5c>
 800ab74:	4629      	mov	r1, r5
 800ab76:	4630      	mov	r0, r6
 800ab78:	f000 f938 	bl	800adec <__swsetup_r>
 800ab7c:	b170      	cbz	r0, 800ab9c <_vfiprintf_r+0x5c>
 800ab7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab80:	07dc      	lsls	r4, r3, #31
 800ab82:	d504      	bpl.n	800ab8e <_vfiprintf_r+0x4e>
 800ab84:	f04f 30ff 	mov.w	r0, #4294967295
 800ab88:	b01d      	add	sp, #116	@ 0x74
 800ab8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab8e:	89ab      	ldrh	r3, [r5, #12]
 800ab90:	0598      	lsls	r0, r3, #22
 800ab92:	d4f7      	bmi.n	800ab84 <_vfiprintf_r+0x44>
 800ab94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab96:	f7fe f9f7 	bl	8008f88 <__retarget_lock_release_recursive>
 800ab9a:	e7f3      	b.n	800ab84 <_vfiprintf_r+0x44>
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800aba0:	2320      	movs	r3, #32
 800aba2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aba6:	f8cd 800c 	str.w	r8, [sp, #12]
 800abaa:	2330      	movs	r3, #48	@ 0x30
 800abac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ad5c <_vfiprintf_r+0x21c>
 800abb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800abb4:	f04f 0901 	mov.w	r9, #1
 800abb8:	4623      	mov	r3, r4
 800abba:	469a      	mov	sl, r3
 800abbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abc0:	b10a      	cbz	r2, 800abc6 <_vfiprintf_r+0x86>
 800abc2:	2a25      	cmp	r2, #37	@ 0x25
 800abc4:	d1f9      	bne.n	800abba <_vfiprintf_r+0x7a>
 800abc6:	ebba 0b04 	subs.w	fp, sl, r4
 800abca:	d00b      	beq.n	800abe4 <_vfiprintf_r+0xa4>
 800abcc:	465b      	mov	r3, fp
 800abce:	4622      	mov	r2, r4
 800abd0:	4629      	mov	r1, r5
 800abd2:	4630      	mov	r0, r6
 800abd4:	f7ff ffa2 	bl	800ab1c <__sfputs_r>
 800abd8:	3001      	adds	r0, #1
 800abda:	f000 80a7 	beq.w	800ad2c <_vfiprintf_r+0x1ec>
 800abde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abe0:	445a      	add	r2, fp
 800abe2:	9209      	str	r2, [sp, #36]	@ 0x24
 800abe4:	f89a 3000 	ldrb.w	r3, [sl]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	f000 809f 	beq.w	800ad2c <_vfiprintf_r+0x1ec>
 800abee:	2300      	movs	r3, #0
 800abf0:	f04f 32ff 	mov.w	r2, #4294967295
 800abf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abf8:	f10a 0a01 	add.w	sl, sl, #1
 800abfc:	9304      	str	r3, [sp, #16]
 800abfe:	9307      	str	r3, [sp, #28]
 800ac00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ac04:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac06:	4654      	mov	r4, sl
 800ac08:	2205      	movs	r2, #5
 800ac0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac0e:	4853      	ldr	r0, [pc, #332]	@ (800ad5c <_vfiprintf_r+0x21c>)
 800ac10:	f7f5 fafe 	bl	8000210 <memchr>
 800ac14:	9a04      	ldr	r2, [sp, #16]
 800ac16:	b9d8      	cbnz	r0, 800ac50 <_vfiprintf_r+0x110>
 800ac18:	06d1      	lsls	r1, r2, #27
 800ac1a:	bf44      	itt	mi
 800ac1c:	2320      	movmi	r3, #32
 800ac1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac22:	0713      	lsls	r3, r2, #28
 800ac24:	bf44      	itt	mi
 800ac26:	232b      	movmi	r3, #43	@ 0x2b
 800ac28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac2c:	f89a 3000 	ldrb.w	r3, [sl]
 800ac30:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac32:	d015      	beq.n	800ac60 <_vfiprintf_r+0x120>
 800ac34:	9a07      	ldr	r2, [sp, #28]
 800ac36:	4654      	mov	r4, sl
 800ac38:	2000      	movs	r0, #0
 800ac3a:	f04f 0c0a 	mov.w	ip, #10
 800ac3e:	4621      	mov	r1, r4
 800ac40:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac44:	3b30      	subs	r3, #48	@ 0x30
 800ac46:	2b09      	cmp	r3, #9
 800ac48:	d94b      	bls.n	800ace2 <_vfiprintf_r+0x1a2>
 800ac4a:	b1b0      	cbz	r0, 800ac7a <_vfiprintf_r+0x13a>
 800ac4c:	9207      	str	r2, [sp, #28]
 800ac4e:	e014      	b.n	800ac7a <_vfiprintf_r+0x13a>
 800ac50:	eba0 0308 	sub.w	r3, r0, r8
 800ac54:	fa09 f303 	lsl.w	r3, r9, r3
 800ac58:	4313      	orrs	r3, r2
 800ac5a:	9304      	str	r3, [sp, #16]
 800ac5c:	46a2      	mov	sl, r4
 800ac5e:	e7d2      	b.n	800ac06 <_vfiprintf_r+0xc6>
 800ac60:	9b03      	ldr	r3, [sp, #12]
 800ac62:	1d19      	adds	r1, r3, #4
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	9103      	str	r1, [sp, #12]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	bfbb      	ittet	lt
 800ac6c:	425b      	neglt	r3, r3
 800ac6e:	f042 0202 	orrlt.w	r2, r2, #2
 800ac72:	9307      	strge	r3, [sp, #28]
 800ac74:	9307      	strlt	r3, [sp, #28]
 800ac76:	bfb8      	it	lt
 800ac78:	9204      	strlt	r2, [sp, #16]
 800ac7a:	7823      	ldrb	r3, [r4, #0]
 800ac7c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac7e:	d10a      	bne.n	800ac96 <_vfiprintf_r+0x156>
 800ac80:	7863      	ldrb	r3, [r4, #1]
 800ac82:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac84:	d132      	bne.n	800acec <_vfiprintf_r+0x1ac>
 800ac86:	9b03      	ldr	r3, [sp, #12]
 800ac88:	1d1a      	adds	r2, r3, #4
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	9203      	str	r2, [sp, #12]
 800ac8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac92:	3402      	adds	r4, #2
 800ac94:	9305      	str	r3, [sp, #20]
 800ac96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ad6c <_vfiprintf_r+0x22c>
 800ac9a:	7821      	ldrb	r1, [r4, #0]
 800ac9c:	2203      	movs	r2, #3
 800ac9e:	4650      	mov	r0, sl
 800aca0:	f7f5 fab6 	bl	8000210 <memchr>
 800aca4:	b138      	cbz	r0, 800acb6 <_vfiprintf_r+0x176>
 800aca6:	9b04      	ldr	r3, [sp, #16]
 800aca8:	eba0 000a 	sub.w	r0, r0, sl
 800acac:	2240      	movs	r2, #64	@ 0x40
 800acae:	4082      	lsls	r2, r0
 800acb0:	4313      	orrs	r3, r2
 800acb2:	3401      	adds	r4, #1
 800acb4:	9304      	str	r3, [sp, #16]
 800acb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acba:	4829      	ldr	r0, [pc, #164]	@ (800ad60 <_vfiprintf_r+0x220>)
 800acbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800acc0:	2206      	movs	r2, #6
 800acc2:	f7f5 faa5 	bl	8000210 <memchr>
 800acc6:	2800      	cmp	r0, #0
 800acc8:	d03f      	beq.n	800ad4a <_vfiprintf_r+0x20a>
 800acca:	4b26      	ldr	r3, [pc, #152]	@ (800ad64 <_vfiprintf_r+0x224>)
 800accc:	bb1b      	cbnz	r3, 800ad16 <_vfiprintf_r+0x1d6>
 800acce:	9b03      	ldr	r3, [sp, #12]
 800acd0:	3307      	adds	r3, #7
 800acd2:	f023 0307 	bic.w	r3, r3, #7
 800acd6:	3308      	adds	r3, #8
 800acd8:	9303      	str	r3, [sp, #12]
 800acda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acdc:	443b      	add	r3, r7
 800acde:	9309      	str	r3, [sp, #36]	@ 0x24
 800ace0:	e76a      	b.n	800abb8 <_vfiprintf_r+0x78>
 800ace2:	fb0c 3202 	mla	r2, ip, r2, r3
 800ace6:	460c      	mov	r4, r1
 800ace8:	2001      	movs	r0, #1
 800acea:	e7a8      	b.n	800ac3e <_vfiprintf_r+0xfe>
 800acec:	2300      	movs	r3, #0
 800acee:	3401      	adds	r4, #1
 800acf0:	9305      	str	r3, [sp, #20]
 800acf2:	4619      	mov	r1, r3
 800acf4:	f04f 0c0a 	mov.w	ip, #10
 800acf8:	4620      	mov	r0, r4
 800acfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acfe:	3a30      	subs	r2, #48	@ 0x30
 800ad00:	2a09      	cmp	r2, #9
 800ad02:	d903      	bls.n	800ad0c <_vfiprintf_r+0x1cc>
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d0c6      	beq.n	800ac96 <_vfiprintf_r+0x156>
 800ad08:	9105      	str	r1, [sp, #20]
 800ad0a:	e7c4      	b.n	800ac96 <_vfiprintf_r+0x156>
 800ad0c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad10:	4604      	mov	r4, r0
 800ad12:	2301      	movs	r3, #1
 800ad14:	e7f0      	b.n	800acf8 <_vfiprintf_r+0x1b8>
 800ad16:	ab03      	add	r3, sp, #12
 800ad18:	9300      	str	r3, [sp, #0]
 800ad1a:	462a      	mov	r2, r5
 800ad1c:	4b12      	ldr	r3, [pc, #72]	@ (800ad68 <_vfiprintf_r+0x228>)
 800ad1e:	a904      	add	r1, sp, #16
 800ad20:	4630      	mov	r0, r6
 800ad22:	f7fd fbc1 	bl	80084a8 <_printf_float>
 800ad26:	4607      	mov	r7, r0
 800ad28:	1c78      	adds	r0, r7, #1
 800ad2a:	d1d6      	bne.n	800acda <_vfiprintf_r+0x19a>
 800ad2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad2e:	07d9      	lsls	r1, r3, #31
 800ad30:	d405      	bmi.n	800ad3e <_vfiprintf_r+0x1fe>
 800ad32:	89ab      	ldrh	r3, [r5, #12]
 800ad34:	059a      	lsls	r2, r3, #22
 800ad36:	d402      	bmi.n	800ad3e <_vfiprintf_r+0x1fe>
 800ad38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad3a:	f7fe f925 	bl	8008f88 <__retarget_lock_release_recursive>
 800ad3e:	89ab      	ldrh	r3, [r5, #12]
 800ad40:	065b      	lsls	r3, r3, #25
 800ad42:	f53f af1f 	bmi.w	800ab84 <_vfiprintf_r+0x44>
 800ad46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad48:	e71e      	b.n	800ab88 <_vfiprintf_r+0x48>
 800ad4a:	ab03      	add	r3, sp, #12
 800ad4c:	9300      	str	r3, [sp, #0]
 800ad4e:	462a      	mov	r2, r5
 800ad50:	4b05      	ldr	r3, [pc, #20]	@ (800ad68 <_vfiprintf_r+0x228>)
 800ad52:	a904      	add	r1, sp, #16
 800ad54:	4630      	mov	r0, r6
 800ad56:	f7fd fe3f 	bl	80089d8 <_printf_i>
 800ad5a:	e7e4      	b.n	800ad26 <_vfiprintf_r+0x1e6>
 800ad5c:	0800c0da 	.word	0x0800c0da
 800ad60:	0800c0e4 	.word	0x0800c0e4
 800ad64:	080084a9 	.word	0x080084a9
 800ad68:	0800ab1d 	.word	0x0800ab1d
 800ad6c:	0800c0e0 	.word	0x0800c0e0

0800ad70 <__swbuf_r>:
 800ad70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad72:	460e      	mov	r6, r1
 800ad74:	4614      	mov	r4, r2
 800ad76:	4605      	mov	r5, r0
 800ad78:	b118      	cbz	r0, 800ad82 <__swbuf_r+0x12>
 800ad7a:	6a03      	ldr	r3, [r0, #32]
 800ad7c:	b90b      	cbnz	r3, 800ad82 <__swbuf_r+0x12>
 800ad7e:	f7fd ffd5 	bl	8008d2c <__sinit>
 800ad82:	69a3      	ldr	r3, [r4, #24]
 800ad84:	60a3      	str	r3, [r4, #8]
 800ad86:	89a3      	ldrh	r3, [r4, #12]
 800ad88:	071a      	lsls	r2, r3, #28
 800ad8a:	d501      	bpl.n	800ad90 <__swbuf_r+0x20>
 800ad8c:	6923      	ldr	r3, [r4, #16]
 800ad8e:	b943      	cbnz	r3, 800ada2 <__swbuf_r+0x32>
 800ad90:	4621      	mov	r1, r4
 800ad92:	4628      	mov	r0, r5
 800ad94:	f000 f82a 	bl	800adec <__swsetup_r>
 800ad98:	b118      	cbz	r0, 800ada2 <__swbuf_r+0x32>
 800ad9a:	f04f 37ff 	mov.w	r7, #4294967295
 800ad9e:	4638      	mov	r0, r7
 800ada0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ada2:	6823      	ldr	r3, [r4, #0]
 800ada4:	6922      	ldr	r2, [r4, #16]
 800ada6:	1a98      	subs	r0, r3, r2
 800ada8:	6963      	ldr	r3, [r4, #20]
 800adaa:	b2f6      	uxtb	r6, r6
 800adac:	4283      	cmp	r3, r0
 800adae:	4637      	mov	r7, r6
 800adb0:	dc05      	bgt.n	800adbe <__swbuf_r+0x4e>
 800adb2:	4621      	mov	r1, r4
 800adb4:	4628      	mov	r0, r5
 800adb6:	f7ff fd99 	bl	800a8ec <_fflush_r>
 800adba:	2800      	cmp	r0, #0
 800adbc:	d1ed      	bne.n	800ad9a <__swbuf_r+0x2a>
 800adbe:	68a3      	ldr	r3, [r4, #8]
 800adc0:	3b01      	subs	r3, #1
 800adc2:	60a3      	str	r3, [r4, #8]
 800adc4:	6823      	ldr	r3, [r4, #0]
 800adc6:	1c5a      	adds	r2, r3, #1
 800adc8:	6022      	str	r2, [r4, #0]
 800adca:	701e      	strb	r6, [r3, #0]
 800adcc:	6962      	ldr	r2, [r4, #20]
 800adce:	1c43      	adds	r3, r0, #1
 800add0:	429a      	cmp	r2, r3
 800add2:	d004      	beq.n	800adde <__swbuf_r+0x6e>
 800add4:	89a3      	ldrh	r3, [r4, #12]
 800add6:	07db      	lsls	r3, r3, #31
 800add8:	d5e1      	bpl.n	800ad9e <__swbuf_r+0x2e>
 800adda:	2e0a      	cmp	r6, #10
 800addc:	d1df      	bne.n	800ad9e <__swbuf_r+0x2e>
 800adde:	4621      	mov	r1, r4
 800ade0:	4628      	mov	r0, r5
 800ade2:	f7ff fd83 	bl	800a8ec <_fflush_r>
 800ade6:	2800      	cmp	r0, #0
 800ade8:	d0d9      	beq.n	800ad9e <__swbuf_r+0x2e>
 800adea:	e7d6      	b.n	800ad9a <__swbuf_r+0x2a>

0800adec <__swsetup_r>:
 800adec:	b538      	push	{r3, r4, r5, lr}
 800adee:	4b29      	ldr	r3, [pc, #164]	@ (800ae94 <__swsetup_r+0xa8>)
 800adf0:	4605      	mov	r5, r0
 800adf2:	6818      	ldr	r0, [r3, #0]
 800adf4:	460c      	mov	r4, r1
 800adf6:	b118      	cbz	r0, 800ae00 <__swsetup_r+0x14>
 800adf8:	6a03      	ldr	r3, [r0, #32]
 800adfa:	b90b      	cbnz	r3, 800ae00 <__swsetup_r+0x14>
 800adfc:	f7fd ff96 	bl	8008d2c <__sinit>
 800ae00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae04:	0719      	lsls	r1, r3, #28
 800ae06:	d422      	bmi.n	800ae4e <__swsetup_r+0x62>
 800ae08:	06da      	lsls	r2, r3, #27
 800ae0a:	d407      	bmi.n	800ae1c <__swsetup_r+0x30>
 800ae0c:	2209      	movs	r2, #9
 800ae0e:	602a      	str	r2, [r5, #0]
 800ae10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae14:	81a3      	strh	r3, [r4, #12]
 800ae16:	f04f 30ff 	mov.w	r0, #4294967295
 800ae1a:	e033      	b.n	800ae84 <__swsetup_r+0x98>
 800ae1c:	0758      	lsls	r0, r3, #29
 800ae1e:	d512      	bpl.n	800ae46 <__swsetup_r+0x5a>
 800ae20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae22:	b141      	cbz	r1, 800ae36 <__swsetup_r+0x4a>
 800ae24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ae28:	4299      	cmp	r1, r3
 800ae2a:	d002      	beq.n	800ae32 <__swsetup_r+0x46>
 800ae2c:	4628      	mov	r0, r5
 800ae2e:	f7fe ff07 	bl	8009c40 <_free_r>
 800ae32:	2300      	movs	r3, #0
 800ae34:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae36:	89a3      	ldrh	r3, [r4, #12]
 800ae38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ae3c:	81a3      	strh	r3, [r4, #12]
 800ae3e:	2300      	movs	r3, #0
 800ae40:	6063      	str	r3, [r4, #4]
 800ae42:	6923      	ldr	r3, [r4, #16]
 800ae44:	6023      	str	r3, [r4, #0]
 800ae46:	89a3      	ldrh	r3, [r4, #12]
 800ae48:	f043 0308 	orr.w	r3, r3, #8
 800ae4c:	81a3      	strh	r3, [r4, #12]
 800ae4e:	6923      	ldr	r3, [r4, #16]
 800ae50:	b94b      	cbnz	r3, 800ae66 <__swsetup_r+0x7a>
 800ae52:	89a3      	ldrh	r3, [r4, #12]
 800ae54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ae58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae5c:	d003      	beq.n	800ae66 <__swsetup_r+0x7a>
 800ae5e:	4621      	mov	r1, r4
 800ae60:	4628      	mov	r0, r5
 800ae62:	f000 f883 	bl	800af6c <__smakebuf_r>
 800ae66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae6a:	f013 0201 	ands.w	r2, r3, #1
 800ae6e:	d00a      	beq.n	800ae86 <__swsetup_r+0x9a>
 800ae70:	2200      	movs	r2, #0
 800ae72:	60a2      	str	r2, [r4, #8]
 800ae74:	6962      	ldr	r2, [r4, #20]
 800ae76:	4252      	negs	r2, r2
 800ae78:	61a2      	str	r2, [r4, #24]
 800ae7a:	6922      	ldr	r2, [r4, #16]
 800ae7c:	b942      	cbnz	r2, 800ae90 <__swsetup_r+0xa4>
 800ae7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ae82:	d1c5      	bne.n	800ae10 <__swsetup_r+0x24>
 800ae84:	bd38      	pop	{r3, r4, r5, pc}
 800ae86:	0799      	lsls	r1, r3, #30
 800ae88:	bf58      	it	pl
 800ae8a:	6962      	ldrpl	r2, [r4, #20]
 800ae8c:	60a2      	str	r2, [r4, #8]
 800ae8e:	e7f4      	b.n	800ae7a <__swsetup_r+0x8e>
 800ae90:	2000      	movs	r0, #0
 800ae92:	e7f7      	b.n	800ae84 <__swsetup_r+0x98>
 800ae94:	20000060 	.word	0x20000060

0800ae98 <_raise_r>:
 800ae98:	291f      	cmp	r1, #31
 800ae9a:	b538      	push	{r3, r4, r5, lr}
 800ae9c:	4605      	mov	r5, r0
 800ae9e:	460c      	mov	r4, r1
 800aea0:	d904      	bls.n	800aeac <_raise_r+0x14>
 800aea2:	2316      	movs	r3, #22
 800aea4:	6003      	str	r3, [r0, #0]
 800aea6:	f04f 30ff 	mov.w	r0, #4294967295
 800aeaa:	bd38      	pop	{r3, r4, r5, pc}
 800aeac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800aeae:	b112      	cbz	r2, 800aeb6 <_raise_r+0x1e>
 800aeb0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aeb4:	b94b      	cbnz	r3, 800aeca <_raise_r+0x32>
 800aeb6:	4628      	mov	r0, r5
 800aeb8:	f000 f830 	bl	800af1c <_getpid_r>
 800aebc:	4622      	mov	r2, r4
 800aebe:	4601      	mov	r1, r0
 800aec0:	4628      	mov	r0, r5
 800aec2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aec6:	f000 b817 	b.w	800aef8 <_kill_r>
 800aeca:	2b01      	cmp	r3, #1
 800aecc:	d00a      	beq.n	800aee4 <_raise_r+0x4c>
 800aece:	1c59      	adds	r1, r3, #1
 800aed0:	d103      	bne.n	800aeda <_raise_r+0x42>
 800aed2:	2316      	movs	r3, #22
 800aed4:	6003      	str	r3, [r0, #0]
 800aed6:	2001      	movs	r0, #1
 800aed8:	e7e7      	b.n	800aeaa <_raise_r+0x12>
 800aeda:	2100      	movs	r1, #0
 800aedc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800aee0:	4620      	mov	r0, r4
 800aee2:	4798      	blx	r3
 800aee4:	2000      	movs	r0, #0
 800aee6:	e7e0      	b.n	800aeaa <_raise_r+0x12>

0800aee8 <raise>:
 800aee8:	4b02      	ldr	r3, [pc, #8]	@ (800aef4 <raise+0xc>)
 800aeea:	4601      	mov	r1, r0
 800aeec:	6818      	ldr	r0, [r3, #0]
 800aeee:	f7ff bfd3 	b.w	800ae98 <_raise_r>
 800aef2:	bf00      	nop
 800aef4:	20000060 	.word	0x20000060

0800aef8 <_kill_r>:
 800aef8:	b538      	push	{r3, r4, r5, lr}
 800aefa:	4d07      	ldr	r5, [pc, #28]	@ (800af18 <_kill_r+0x20>)
 800aefc:	2300      	movs	r3, #0
 800aefe:	4604      	mov	r4, r0
 800af00:	4608      	mov	r0, r1
 800af02:	4611      	mov	r1, r2
 800af04:	602b      	str	r3, [r5, #0]
 800af06:	f7f6 fff3 	bl	8001ef0 <_kill>
 800af0a:	1c43      	adds	r3, r0, #1
 800af0c:	d102      	bne.n	800af14 <_kill_r+0x1c>
 800af0e:	682b      	ldr	r3, [r5, #0]
 800af10:	b103      	cbz	r3, 800af14 <_kill_r+0x1c>
 800af12:	6023      	str	r3, [r4, #0]
 800af14:	bd38      	pop	{r3, r4, r5, pc}
 800af16:	bf00      	nop
 800af18:	20000d94 	.word	0x20000d94

0800af1c <_getpid_r>:
 800af1c:	f7f6 bfe0 	b.w	8001ee0 <_getpid>

0800af20 <__swhatbuf_r>:
 800af20:	b570      	push	{r4, r5, r6, lr}
 800af22:	460c      	mov	r4, r1
 800af24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af28:	2900      	cmp	r1, #0
 800af2a:	b096      	sub	sp, #88	@ 0x58
 800af2c:	4615      	mov	r5, r2
 800af2e:	461e      	mov	r6, r3
 800af30:	da0d      	bge.n	800af4e <__swhatbuf_r+0x2e>
 800af32:	89a3      	ldrh	r3, [r4, #12]
 800af34:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800af38:	f04f 0100 	mov.w	r1, #0
 800af3c:	bf14      	ite	ne
 800af3e:	2340      	movne	r3, #64	@ 0x40
 800af40:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800af44:	2000      	movs	r0, #0
 800af46:	6031      	str	r1, [r6, #0]
 800af48:	602b      	str	r3, [r5, #0]
 800af4a:	b016      	add	sp, #88	@ 0x58
 800af4c:	bd70      	pop	{r4, r5, r6, pc}
 800af4e:	466a      	mov	r2, sp
 800af50:	f000 f848 	bl	800afe4 <_fstat_r>
 800af54:	2800      	cmp	r0, #0
 800af56:	dbec      	blt.n	800af32 <__swhatbuf_r+0x12>
 800af58:	9901      	ldr	r1, [sp, #4]
 800af5a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800af5e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800af62:	4259      	negs	r1, r3
 800af64:	4159      	adcs	r1, r3
 800af66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800af6a:	e7eb      	b.n	800af44 <__swhatbuf_r+0x24>

0800af6c <__smakebuf_r>:
 800af6c:	898b      	ldrh	r3, [r1, #12]
 800af6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af70:	079d      	lsls	r5, r3, #30
 800af72:	4606      	mov	r6, r0
 800af74:	460c      	mov	r4, r1
 800af76:	d507      	bpl.n	800af88 <__smakebuf_r+0x1c>
 800af78:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800af7c:	6023      	str	r3, [r4, #0]
 800af7e:	6123      	str	r3, [r4, #16]
 800af80:	2301      	movs	r3, #1
 800af82:	6163      	str	r3, [r4, #20]
 800af84:	b003      	add	sp, #12
 800af86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af88:	ab01      	add	r3, sp, #4
 800af8a:	466a      	mov	r2, sp
 800af8c:	f7ff ffc8 	bl	800af20 <__swhatbuf_r>
 800af90:	9f00      	ldr	r7, [sp, #0]
 800af92:	4605      	mov	r5, r0
 800af94:	4639      	mov	r1, r7
 800af96:	4630      	mov	r0, r6
 800af98:	f7fe fec6 	bl	8009d28 <_malloc_r>
 800af9c:	b948      	cbnz	r0, 800afb2 <__smakebuf_r+0x46>
 800af9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afa2:	059a      	lsls	r2, r3, #22
 800afa4:	d4ee      	bmi.n	800af84 <__smakebuf_r+0x18>
 800afa6:	f023 0303 	bic.w	r3, r3, #3
 800afaa:	f043 0302 	orr.w	r3, r3, #2
 800afae:	81a3      	strh	r3, [r4, #12]
 800afb0:	e7e2      	b.n	800af78 <__smakebuf_r+0xc>
 800afb2:	89a3      	ldrh	r3, [r4, #12]
 800afb4:	6020      	str	r0, [r4, #0]
 800afb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afba:	81a3      	strh	r3, [r4, #12]
 800afbc:	9b01      	ldr	r3, [sp, #4]
 800afbe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800afc2:	b15b      	cbz	r3, 800afdc <__smakebuf_r+0x70>
 800afc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800afc8:	4630      	mov	r0, r6
 800afca:	f000 f81d 	bl	800b008 <_isatty_r>
 800afce:	b128      	cbz	r0, 800afdc <__smakebuf_r+0x70>
 800afd0:	89a3      	ldrh	r3, [r4, #12]
 800afd2:	f023 0303 	bic.w	r3, r3, #3
 800afd6:	f043 0301 	orr.w	r3, r3, #1
 800afda:	81a3      	strh	r3, [r4, #12]
 800afdc:	89a3      	ldrh	r3, [r4, #12]
 800afde:	431d      	orrs	r5, r3
 800afe0:	81a5      	strh	r5, [r4, #12]
 800afe2:	e7cf      	b.n	800af84 <__smakebuf_r+0x18>

0800afe4 <_fstat_r>:
 800afe4:	b538      	push	{r3, r4, r5, lr}
 800afe6:	4d07      	ldr	r5, [pc, #28]	@ (800b004 <_fstat_r+0x20>)
 800afe8:	2300      	movs	r3, #0
 800afea:	4604      	mov	r4, r0
 800afec:	4608      	mov	r0, r1
 800afee:	4611      	mov	r1, r2
 800aff0:	602b      	str	r3, [r5, #0]
 800aff2:	f7f6 ffdd 	bl	8001fb0 <_fstat>
 800aff6:	1c43      	adds	r3, r0, #1
 800aff8:	d102      	bne.n	800b000 <_fstat_r+0x1c>
 800affa:	682b      	ldr	r3, [r5, #0]
 800affc:	b103      	cbz	r3, 800b000 <_fstat_r+0x1c>
 800affe:	6023      	str	r3, [r4, #0]
 800b000:	bd38      	pop	{r3, r4, r5, pc}
 800b002:	bf00      	nop
 800b004:	20000d94 	.word	0x20000d94

0800b008 <_isatty_r>:
 800b008:	b538      	push	{r3, r4, r5, lr}
 800b00a:	4d06      	ldr	r5, [pc, #24]	@ (800b024 <_isatty_r+0x1c>)
 800b00c:	2300      	movs	r3, #0
 800b00e:	4604      	mov	r4, r0
 800b010:	4608      	mov	r0, r1
 800b012:	602b      	str	r3, [r5, #0]
 800b014:	f7f6 ffdc 	bl	8001fd0 <_isatty>
 800b018:	1c43      	adds	r3, r0, #1
 800b01a:	d102      	bne.n	800b022 <_isatty_r+0x1a>
 800b01c:	682b      	ldr	r3, [r5, #0]
 800b01e:	b103      	cbz	r3, 800b022 <_isatty_r+0x1a>
 800b020:	6023      	str	r3, [r4, #0]
 800b022:	bd38      	pop	{r3, r4, r5, pc}
 800b024:	20000d94 	.word	0x20000d94

0800b028 <pow>:
 800b028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b02a:	ed2d 8b02 	vpush	{d8}
 800b02e:	eeb0 8a40 	vmov.f32	s16, s0
 800b032:	eef0 8a60 	vmov.f32	s17, s1
 800b036:	ec55 4b11 	vmov	r4, r5, d1
 800b03a:	f000 f871 	bl	800b120 <__ieee754_pow>
 800b03e:	4622      	mov	r2, r4
 800b040:	462b      	mov	r3, r5
 800b042:	4620      	mov	r0, r4
 800b044:	4629      	mov	r1, r5
 800b046:	ec57 6b10 	vmov	r6, r7, d0
 800b04a:	f7f5 fd8f 	bl	8000b6c <__aeabi_dcmpun>
 800b04e:	2800      	cmp	r0, #0
 800b050:	d13b      	bne.n	800b0ca <pow+0xa2>
 800b052:	ec51 0b18 	vmov	r0, r1, d8
 800b056:	2200      	movs	r2, #0
 800b058:	2300      	movs	r3, #0
 800b05a:	f7f5 fd55 	bl	8000b08 <__aeabi_dcmpeq>
 800b05e:	b1b8      	cbz	r0, 800b090 <pow+0x68>
 800b060:	2200      	movs	r2, #0
 800b062:	2300      	movs	r3, #0
 800b064:	4620      	mov	r0, r4
 800b066:	4629      	mov	r1, r5
 800b068:	f7f5 fd4e 	bl	8000b08 <__aeabi_dcmpeq>
 800b06c:	2800      	cmp	r0, #0
 800b06e:	d146      	bne.n	800b0fe <pow+0xd6>
 800b070:	ec45 4b10 	vmov	d0, r4, r5
 800b074:	f000 f848 	bl	800b108 <finite>
 800b078:	b338      	cbz	r0, 800b0ca <pow+0xa2>
 800b07a:	2200      	movs	r2, #0
 800b07c:	2300      	movs	r3, #0
 800b07e:	4620      	mov	r0, r4
 800b080:	4629      	mov	r1, r5
 800b082:	f7f5 fd4b 	bl	8000b1c <__aeabi_dcmplt>
 800b086:	b300      	cbz	r0, 800b0ca <pow+0xa2>
 800b088:	f7fd ff52 	bl	8008f30 <__errno>
 800b08c:	2322      	movs	r3, #34	@ 0x22
 800b08e:	e01b      	b.n	800b0c8 <pow+0xa0>
 800b090:	ec47 6b10 	vmov	d0, r6, r7
 800b094:	f000 f838 	bl	800b108 <finite>
 800b098:	b9e0      	cbnz	r0, 800b0d4 <pow+0xac>
 800b09a:	eeb0 0a48 	vmov.f32	s0, s16
 800b09e:	eef0 0a68 	vmov.f32	s1, s17
 800b0a2:	f000 f831 	bl	800b108 <finite>
 800b0a6:	b1a8      	cbz	r0, 800b0d4 <pow+0xac>
 800b0a8:	ec45 4b10 	vmov	d0, r4, r5
 800b0ac:	f000 f82c 	bl	800b108 <finite>
 800b0b0:	b180      	cbz	r0, 800b0d4 <pow+0xac>
 800b0b2:	4632      	mov	r2, r6
 800b0b4:	463b      	mov	r3, r7
 800b0b6:	4630      	mov	r0, r6
 800b0b8:	4639      	mov	r1, r7
 800b0ba:	f7f5 fd57 	bl	8000b6c <__aeabi_dcmpun>
 800b0be:	2800      	cmp	r0, #0
 800b0c0:	d0e2      	beq.n	800b088 <pow+0x60>
 800b0c2:	f7fd ff35 	bl	8008f30 <__errno>
 800b0c6:	2321      	movs	r3, #33	@ 0x21
 800b0c8:	6003      	str	r3, [r0, #0]
 800b0ca:	ecbd 8b02 	vpop	{d8}
 800b0ce:	ec47 6b10 	vmov	d0, r6, r7
 800b0d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	4630      	mov	r0, r6
 800b0da:	4639      	mov	r1, r7
 800b0dc:	f7f5 fd14 	bl	8000b08 <__aeabi_dcmpeq>
 800b0e0:	2800      	cmp	r0, #0
 800b0e2:	d0f2      	beq.n	800b0ca <pow+0xa2>
 800b0e4:	eeb0 0a48 	vmov.f32	s0, s16
 800b0e8:	eef0 0a68 	vmov.f32	s1, s17
 800b0ec:	f000 f80c 	bl	800b108 <finite>
 800b0f0:	2800      	cmp	r0, #0
 800b0f2:	d0ea      	beq.n	800b0ca <pow+0xa2>
 800b0f4:	ec45 4b10 	vmov	d0, r4, r5
 800b0f8:	f000 f806 	bl	800b108 <finite>
 800b0fc:	e7c3      	b.n	800b086 <pow+0x5e>
 800b0fe:	4f01      	ldr	r7, [pc, #4]	@ (800b104 <pow+0xdc>)
 800b100:	2600      	movs	r6, #0
 800b102:	e7e2      	b.n	800b0ca <pow+0xa2>
 800b104:	3ff00000 	.word	0x3ff00000

0800b108 <finite>:
 800b108:	b082      	sub	sp, #8
 800b10a:	ed8d 0b00 	vstr	d0, [sp]
 800b10e:	9801      	ldr	r0, [sp, #4]
 800b110:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800b114:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800b118:	0fc0      	lsrs	r0, r0, #31
 800b11a:	b002      	add	sp, #8
 800b11c:	4770      	bx	lr
	...

0800b120 <__ieee754_pow>:
 800b120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b124:	b091      	sub	sp, #68	@ 0x44
 800b126:	ed8d 1b00 	vstr	d1, [sp]
 800b12a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800b12e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800b132:	ea5a 0001 	orrs.w	r0, sl, r1
 800b136:	ec57 6b10 	vmov	r6, r7, d0
 800b13a:	d113      	bne.n	800b164 <__ieee754_pow+0x44>
 800b13c:	19b3      	adds	r3, r6, r6
 800b13e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800b142:	4152      	adcs	r2, r2
 800b144:	4298      	cmp	r0, r3
 800b146:	4b9a      	ldr	r3, [pc, #616]	@ (800b3b0 <__ieee754_pow+0x290>)
 800b148:	4193      	sbcs	r3, r2
 800b14a:	f080 84ee 	bcs.w	800bb2a <__ieee754_pow+0xa0a>
 800b14e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b152:	4630      	mov	r0, r6
 800b154:	4639      	mov	r1, r7
 800b156:	f7f5 f8b9 	bl	80002cc <__adddf3>
 800b15a:	ec41 0b10 	vmov	d0, r0, r1
 800b15e:	b011      	add	sp, #68	@ 0x44
 800b160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b164:	4a93      	ldr	r2, [pc, #588]	@ (800b3b4 <__ieee754_pow+0x294>)
 800b166:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800b16a:	4295      	cmp	r5, r2
 800b16c:	46b8      	mov	r8, r7
 800b16e:	4633      	mov	r3, r6
 800b170:	d80a      	bhi.n	800b188 <__ieee754_pow+0x68>
 800b172:	d104      	bne.n	800b17e <__ieee754_pow+0x5e>
 800b174:	2e00      	cmp	r6, #0
 800b176:	d1ea      	bne.n	800b14e <__ieee754_pow+0x2e>
 800b178:	45aa      	cmp	sl, r5
 800b17a:	d8e8      	bhi.n	800b14e <__ieee754_pow+0x2e>
 800b17c:	e001      	b.n	800b182 <__ieee754_pow+0x62>
 800b17e:	4592      	cmp	sl, r2
 800b180:	d802      	bhi.n	800b188 <__ieee754_pow+0x68>
 800b182:	4592      	cmp	sl, r2
 800b184:	d10f      	bne.n	800b1a6 <__ieee754_pow+0x86>
 800b186:	b171      	cbz	r1, 800b1a6 <__ieee754_pow+0x86>
 800b188:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800b18c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800b190:	ea58 0803 	orrs.w	r8, r8, r3
 800b194:	d1db      	bne.n	800b14e <__ieee754_pow+0x2e>
 800b196:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b19a:	18db      	adds	r3, r3, r3
 800b19c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800b1a0:	4152      	adcs	r2, r2
 800b1a2:	4598      	cmp	r8, r3
 800b1a4:	e7cf      	b.n	800b146 <__ieee754_pow+0x26>
 800b1a6:	f1b8 0f00 	cmp.w	r8, #0
 800b1aa:	46ab      	mov	fp, r5
 800b1ac:	da43      	bge.n	800b236 <__ieee754_pow+0x116>
 800b1ae:	4a82      	ldr	r2, [pc, #520]	@ (800b3b8 <__ieee754_pow+0x298>)
 800b1b0:	4592      	cmp	sl, r2
 800b1b2:	d856      	bhi.n	800b262 <__ieee754_pow+0x142>
 800b1b4:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800b1b8:	4592      	cmp	sl, r2
 800b1ba:	f240 84c5 	bls.w	800bb48 <__ieee754_pow+0xa28>
 800b1be:	ea4f 522a 	mov.w	r2, sl, asr #20
 800b1c2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b1c6:	2a14      	cmp	r2, #20
 800b1c8:	dd18      	ble.n	800b1fc <__ieee754_pow+0xdc>
 800b1ca:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800b1ce:	fa21 f402 	lsr.w	r4, r1, r2
 800b1d2:	fa04 f202 	lsl.w	r2, r4, r2
 800b1d6:	428a      	cmp	r2, r1
 800b1d8:	f040 84b6 	bne.w	800bb48 <__ieee754_pow+0xa28>
 800b1dc:	f004 0401 	and.w	r4, r4, #1
 800b1e0:	f1c4 0402 	rsb	r4, r4, #2
 800b1e4:	2900      	cmp	r1, #0
 800b1e6:	d159      	bne.n	800b29c <__ieee754_pow+0x17c>
 800b1e8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800b1ec:	d148      	bne.n	800b280 <__ieee754_pow+0x160>
 800b1ee:	4632      	mov	r2, r6
 800b1f0:	463b      	mov	r3, r7
 800b1f2:	4630      	mov	r0, r6
 800b1f4:	4639      	mov	r1, r7
 800b1f6:	f7f5 fa1f 	bl	8000638 <__aeabi_dmul>
 800b1fa:	e7ae      	b.n	800b15a <__ieee754_pow+0x3a>
 800b1fc:	2900      	cmp	r1, #0
 800b1fe:	d14c      	bne.n	800b29a <__ieee754_pow+0x17a>
 800b200:	f1c2 0214 	rsb	r2, r2, #20
 800b204:	fa4a f402 	asr.w	r4, sl, r2
 800b208:	fa04 f202 	lsl.w	r2, r4, r2
 800b20c:	4552      	cmp	r2, sl
 800b20e:	f040 8498 	bne.w	800bb42 <__ieee754_pow+0xa22>
 800b212:	f004 0401 	and.w	r4, r4, #1
 800b216:	f1c4 0402 	rsb	r4, r4, #2
 800b21a:	4a68      	ldr	r2, [pc, #416]	@ (800b3bc <__ieee754_pow+0x29c>)
 800b21c:	4592      	cmp	sl, r2
 800b21e:	d1e3      	bne.n	800b1e8 <__ieee754_pow+0xc8>
 800b220:	f1b9 0f00 	cmp.w	r9, #0
 800b224:	f280 8489 	bge.w	800bb3a <__ieee754_pow+0xa1a>
 800b228:	4964      	ldr	r1, [pc, #400]	@ (800b3bc <__ieee754_pow+0x29c>)
 800b22a:	4632      	mov	r2, r6
 800b22c:	463b      	mov	r3, r7
 800b22e:	2000      	movs	r0, #0
 800b230:	f7f5 fb2c 	bl	800088c <__aeabi_ddiv>
 800b234:	e791      	b.n	800b15a <__ieee754_pow+0x3a>
 800b236:	2400      	movs	r4, #0
 800b238:	bb81      	cbnz	r1, 800b29c <__ieee754_pow+0x17c>
 800b23a:	4a5e      	ldr	r2, [pc, #376]	@ (800b3b4 <__ieee754_pow+0x294>)
 800b23c:	4592      	cmp	sl, r2
 800b23e:	d1ec      	bne.n	800b21a <__ieee754_pow+0xfa>
 800b240:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800b244:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800b248:	431a      	orrs	r2, r3
 800b24a:	f000 846e 	beq.w	800bb2a <__ieee754_pow+0xa0a>
 800b24e:	4b5c      	ldr	r3, [pc, #368]	@ (800b3c0 <__ieee754_pow+0x2a0>)
 800b250:	429d      	cmp	r5, r3
 800b252:	d908      	bls.n	800b266 <__ieee754_pow+0x146>
 800b254:	f1b9 0f00 	cmp.w	r9, #0
 800b258:	f280 846b 	bge.w	800bb32 <__ieee754_pow+0xa12>
 800b25c:	2000      	movs	r0, #0
 800b25e:	2100      	movs	r1, #0
 800b260:	e77b      	b.n	800b15a <__ieee754_pow+0x3a>
 800b262:	2402      	movs	r4, #2
 800b264:	e7e8      	b.n	800b238 <__ieee754_pow+0x118>
 800b266:	f1b9 0f00 	cmp.w	r9, #0
 800b26a:	f04f 0000 	mov.w	r0, #0
 800b26e:	f04f 0100 	mov.w	r1, #0
 800b272:	f6bf af72 	bge.w	800b15a <__ieee754_pow+0x3a>
 800b276:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b27a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b27e:	e76c      	b.n	800b15a <__ieee754_pow+0x3a>
 800b280:	4a50      	ldr	r2, [pc, #320]	@ (800b3c4 <__ieee754_pow+0x2a4>)
 800b282:	4591      	cmp	r9, r2
 800b284:	d10a      	bne.n	800b29c <__ieee754_pow+0x17c>
 800b286:	f1b8 0f00 	cmp.w	r8, #0
 800b28a:	db07      	blt.n	800b29c <__ieee754_pow+0x17c>
 800b28c:	ec47 6b10 	vmov	d0, r6, r7
 800b290:	b011      	add	sp, #68	@ 0x44
 800b292:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b296:	f000 bd4f 	b.w	800bd38 <__ieee754_sqrt>
 800b29a:	2400      	movs	r4, #0
 800b29c:	ec47 6b10 	vmov	d0, r6, r7
 800b2a0:	9302      	str	r3, [sp, #8]
 800b2a2:	f000 fc87 	bl	800bbb4 <fabs>
 800b2a6:	9b02      	ldr	r3, [sp, #8]
 800b2a8:	ec51 0b10 	vmov	r0, r1, d0
 800b2ac:	bb43      	cbnz	r3, 800b300 <__ieee754_pow+0x1e0>
 800b2ae:	4b43      	ldr	r3, [pc, #268]	@ (800b3bc <__ieee754_pow+0x29c>)
 800b2b0:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d000      	beq.n	800b2ba <__ieee754_pow+0x19a>
 800b2b8:	bb15      	cbnz	r5, 800b300 <__ieee754_pow+0x1e0>
 800b2ba:	f1b9 0f00 	cmp.w	r9, #0
 800b2be:	da05      	bge.n	800b2cc <__ieee754_pow+0x1ac>
 800b2c0:	4602      	mov	r2, r0
 800b2c2:	460b      	mov	r3, r1
 800b2c4:	2000      	movs	r0, #0
 800b2c6:	493d      	ldr	r1, [pc, #244]	@ (800b3bc <__ieee754_pow+0x29c>)
 800b2c8:	f7f5 fae0 	bl	800088c <__aeabi_ddiv>
 800b2cc:	f1b8 0f00 	cmp.w	r8, #0
 800b2d0:	f6bf af43 	bge.w	800b15a <__ieee754_pow+0x3a>
 800b2d4:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800b2d8:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800b2dc:	4325      	orrs	r5, r4
 800b2de:	d108      	bne.n	800b2f2 <__ieee754_pow+0x1d2>
 800b2e0:	4602      	mov	r2, r0
 800b2e2:	460b      	mov	r3, r1
 800b2e4:	4610      	mov	r0, r2
 800b2e6:	4619      	mov	r1, r3
 800b2e8:	f7f4 ffee 	bl	80002c8 <__aeabi_dsub>
 800b2ec:	4602      	mov	r2, r0
 800b2ee:	460b      	mov	r3, r1
 800b2f0:	e79e      	b.n	800b230 <__ieee754_pow+0x110>
 800b2f2:	2c01      	cmp	r4, #1
 800b2f4:	f47f af31 	bne.w	800b15a <__ieee754_pow+0x3a>
 800b2f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b2fc:	4619      	mov	r1, r3
 800b2fe:	e72c      	b.n	800b15a <__ieee754_pow+0x3a>
 800b300:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800b304:	3b01      	subs	r3, #1
 800b306:	ea53 0204 	orrs.w	r2, r3, r4
 800b30a:	d102      	bne.n	800b312 <__ieee754_pow+0x1f2>
 800b30c:	4632      	mov	r2, r6
 800b30e:	463b      	mov	r3, r7
 800b310:	e7e8      	b.n	800b2e4 <__ieee754_pow+0x1c4>
 800b312:	3c01      	subs	r4, #1
 800b314:	431c      	orrs	r4, r3
 800b316:	d016      	beq.n	800b346 <__ieee754_pow+0x226>
 800b318:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b3a0 <__ieee754_pow+0x280>
 800b31c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800b320:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b324:	f240 8110 	bls.w	800b548 <__ieee754_pow+0x428>
 800b328:	4b27      	ldr	r3, [pc, #156]	@ (800b3c8 <__ieee754_pow+0x2a8>)
 800b32a:	459a      	cmp	sl, r3
 800b32c:	4b24      	ldr	r3, [pc, #144]	@ (800b3c0 <__ieee754_pow+0x2a0>)
 800b32e:	d916      	bls.n	800b35e <__ieee754_pow+0x23e>
 800b330:	429d      	cmp	r5, r3
 800b332:	d80b      	bhi.n	800b34c <__ieee754_pow+0x22c>
 800b334:	f1b9 0f00 	cmp.w	r9, #0
 800b338:	da0b      	bge.n	800b352 <__ieee754_pow+0x232>
 800b33a:	2000      	movs	r0, #0
 800b33c:	b011      	add	sp, #68	@ 0x44
 800b33e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b342:	f000 bcf1 	b.w	800bd28 <__math_oflow>
 800b346:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800b3a8 <__ieee754_pow+0x288>
 800b34a:	e7e7      	b.n	800b31c <__ieee754_pow+0x1fc>
 800b34c:	f1b9 0f00 	cmp.w	r9, #0
 800b350:	dcf3      	bgt.n	800b33a <__ieee754_pow+0x21a>
 800b352:	2000      	movs	r0, #0
 800b354:	b011      	add	sp, #68	@ 0x44
 800b356:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b35a:	f000 bcdd 	b.w	800bd18 <__math_uflow>
 800b35e:	429d      	cmp	r5, r3
 800b360:	d20c      	bcs.n	800b37c <__ieee754_pow+0x25c>
 800b362:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b366:	2200      	movs	r2, #0
 800b368:	2300      	movs	r3, #0
 800b36a:	f7f5 fbd7 	bl	8000b1c <__aeabi_dcmplt>
 800b36e:	3800      	subs	r0, #0
 800b370:	bf18      	it	ne
 800b372:	2001      	movne	r0, #1
 800b374:	f1b9 0f00 	cmp.w	r9, #0
 800b378:	daec      	bge.n	800b354 <__ieee754_pow+0x234>
 800b37a:	e7df      	b.n	800b33c <__ieee754_pow+0x21c>
 800b37c:	4b0f      	ldr	r3, [pc, #60]	@ (800b3bc <__ieee754_pow+0x29c>)
 800b37e:	429d      	cmp	r5, r3
 800b380:	f04f 0200 	mov.w	r2, #0
 800b384:	d922      	bls.n	800b3cc <__ieee754_pow+0x2ac>
 800b386:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b38a:	2300      	movs	r3, #0
 800b38c:	f7f5 fbc6 	bl	8000b1c <__aeabi_dcmplt>
 800b390:	3800      	subs	r0, #0
 800b392:	bf18      	it	ne
 800b394:	2001      	movne	r0, #1
 800b396:	f1b9 0f00 	cmp.w	r9, #0
 800b39a:	dccf      	bgt.n	800b33c <__ieee754_pow+0x21c>
 800b39c:	e7da      	b.n	800b354 <__ieee754_pow+0x234>
 800b39e:	bf00      	nop
 800b3a0:	00000000 	.word	0x00000000
 800b3a4:	3ff00000 	.word	0x3ff00000
 800b3a8:	00000000 	.word	0x00000000
 800b3ac:	bff00000 	.word	0xbff00000
 800b3b0:	fff00000 	.word	0xfff00000
 800b3b4:	7ff00000 	.word	0x7ff00000
 800b3b8:	433fffff 	.word	0x433fffff
 800b3bc:	3ff00000 	.word	0x3ff00000
 800b3c0:	3fefffff 	.word	0x3fefffff
 800b3c4:	3fe00000 	.word	0x3fe00000
 800b3c8:	43f00000 	.word	0x43f00000
 800b3cc:	4b5a      	ldr	r3, [pc, #360]	@ (800b538 <__ieee754_pow+0x418>)
 800b3ce:	f7f4 ff7b 	bl	80002c8 <__aeabi_dsub>
 800b3d2:	a351      	add	r3, pc, #324	@ (adr r3, 800b518 <__ieee754_pow+0x3f8>)
 800b3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d8:	4604      	mov	r4, r0
 800b3da:	460d      	mov	r5, r1
 800b3dc:	f7f5 f92c 	bl	8000638 <__aeabi_dmul>
 800b3e0:	a34f      	add	r3, pc, #316	@ (adr r3, 800b520 <__ieee754_pow+0x400>)
 800b3e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3e6:	4606      	mov	r6, r0
 800b3e8:	460f      	mov	r7, r1
 800b3ea:	4620      	mov	r0, r4
 800b3ec:	4629      	mov	r1, r5
 800b3ee:	f7f5 f923 	bl	8000638 <__aeabi_dmul>
 800b3f2:	4b52      	ldr	r3, [pc, #328]	@ (800b53c <__ieee754_pow+0x41c>)
 800b3f4:	4682      	mov	sl, r0
 800b3f6:	468b      	mov	fp, r1
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	4620      	mov	r0, r4
 800b3fc:	4629      	mov	r1, r5
 800b3fe:	f7f5 f91b 	bl	8000638 <__aeabi_dmul>
 800b402:	4602      	mov	r2, r0
 800b404:	460b      	mov	r3, r1
 800b406:	a148      	add	r1, pc, #288	@ (adr r1, 800b528 <__ieee754_pow+0x408>)
 800b408:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b40c:	f7f4 ff5c 	bl	80002c8 <__aeabi_dsub>
 800b410:	4622      	mov	r2, r4
 800b412:	462b      	mov	r3, r5
 800b414:	f7f5 f910 	bl	8000638 <__aeabi_dmul>
 800b418:	4602      	mov	r2, r0
 800b41a:	460b      	mov	r3, r1
 800b41c:	2000      	movs	r0, #0
 800b41e:	4948      	ldr	r1, [pc, #288]	@ (800b540 <__ieee754_pow+0x420>)
 800b420:	f7f4 ff52 	bl	80002c8 <__aeabi_dsub>
 800b424:	4622      	mov	r2, r4
 800b426:	4680      	mov	r8, r0
 800b428:	4689      	mov	r9, r1
 800b42a:	462b      	mov	r3, r5
 800b42c:	4620      	mov	r0, r4
 800b42e:	4629      	mov	r1, r5
 800b430:	f7f5 f902 	bl	8000638 <__aeabi_dmul>
 800b434:	4602      	mov	r2, r0
 800b436:	460b      	mov	r3, r1
 800b438:	4640      	mov	r0, r8
 800b43a:	4649      	mov	r1, r9
 800b43c:	f7f5 f8fc 	bl	8000638 <__aeabi_dmul>
 800b440:	a33b      	add	r3, pc, #236	@ (adr r3, 800b530 <__ieee754_pow+0x410>)
 800b442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b446:	f7f5 f8f7 	bl	8000638 <__aeabi_dmul>
 800b44a:	4602      	mov	r2, r0
 800b44c:	460b      	mov	r3, r1
 800b44e:	4650      	mov	r0, sl
 800b450:	4659      	mov	r1, fp
 800b452:	f7f4 ff39 	bl	80002c8 <__aeabi_dsub>
 800b456:	4602      	mov	r2, r0
 800b458:	460b      	mov	r3, r1
 800b45a:	4680      	mov	r8, r0
 800b45c:	4689      	mov	r9, r1
 800b45e:	4630      	mov	r0, r6
 800b460:	4639      	mov	r1, r7
 800b462:	f7f4 ff33 	bl	80002cc <__adddf3>
 800b466:	2400      	movs	r4, #0
 800b468:	4632      	mov	r2, r6
 800b46a:	463b      	mov	r3, r7
 800b46c:	4620      	mov	r0, r4
 800b46e:	460d      	mov	r5, r1
 800b470:	f7f4 ff2a 	bl	80002c8 <__aeabi_dsub>
 800b474:	4602      	mov	r2, r0
 800b476:	460b      	mov	r3, r1
 800b478:	4640      	mov	r0, r8
 800b47a:	4649      	mov	r1, r9
 800b47c:	f7f4 ff24 	bl	80002c8 <__aeabi_dsub>
 800b480:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b484:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b488:	2300      	movs	r3, #0
 800b48a:	9304      	str	r3, [sp, #16]
 800b48c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b490:	4606      	mov	r6, r0
 800b492:	460f      	mov	r7, r1
 800b494:	465b      	mov	r3, fp
 800b496:	4652      	mov	r2, sl
 800b498:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b49c:	f7f4 ff14 	bl	80002c8 <__aeabi_dsub>
 800b4a0:	4622      	mov	r2, r4
 800b4a2:	462b      	mov	r3, r5
 800b4a4:	f7f5 f8c8 	bl	8000638 <__aeabi_dmul>
 800b4a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4ac:	4680      	mov	r8, r0
 800b4ae:	4689      	mov	r9, r1
 800b4b0:	4630      	mov	r0, r6
 800b4b2:	4639      	mov	r1, r7
 800b4b4:	f7f5 f8c0 	bl	8000638 <__aeabi_dmul>
 800b4b8:	4602      	mov	r2, r0
 800b4ba:	460b      	mov	r3, r1
 800b4bc:	4640      	mov	r0, r8
 800b4be:	4649      	mov	r1, r9
 800b4c0:	f7f4 ff04 	bl	80002cc <__adddf3>
 800b4c4:	465b      	mov	r3, fp
 800b4c6:	4606      	mov	r6, r0
 800b4c8:	460f      	mov	r7, r1
 800b4ca:	4652      	mov	r2, sl
 800b4cc:	4620      	mov	r0, r4
 800b4ce:	4629      	mov	r1, r5
 800b4d0:	f7f5 f8b2 	bl	8000638 <__aeabi_dmul>
 800b4d4:	460b      	mov	r3, r1
 800b4d6:	4602      	mov	r2, r0
 800b4d8:	4680      	mov	r8, r0
 800b4da:	4689      	mov	r9, r1
 800b4dc:	4630      	mov	r0, r6
 800b4de:	4639      	mov	r1, r7
 800b4e0:	f7f4 fef4 	bl	80002cc <__adddf3>
 800b4e4:	4b17      	ldr	r3, [pc, #92]	@ (800b544 <__ieee754_pow+0x424>)
 800b4e6:	4299      	cmp	r1, r3
 800b4e8:	4604      	mov	r4, r0
 800b4ea:	460d      	mov	r5, r1
 800b4ec:	468b      	mov	fp, r1
 800b4ee:	f340 820b 	ble.w	800b908 <__ieee754_pow+0x7e8>
 800b4f2:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800b4f6:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800b4fa:	4303      	orrs	r3, r0
 800b4fc:	f000 81ea 	beq.w	800b8d4 <__ieee754_pow+0x7b4>
 800b500:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b504:	2200      	movs	r2, #0
 800b506:	2300      	movs	r3, #0
 800b508:	f7f5 fb08 	bl	8000b1c <__aeabi_dcmplt>
 800b50c:	3800      	subs	r0, #0
 800b50e:	bf18      	it	ne
 800b510:	2001      	movne	r0, #1
 800b512:	e713      	b.n	800b33c <__ieee754_pow+0x21c>
 800b514:	f3af 8000 	nop.w
 800b518:	60000000 	.word	0x60000000
 800b51c:	3ff71547 	.word	0x3ff71547
 800b520:	f85ddf44 	.word	0xf85ddf44
 800b524:	3e54ae0b 	.word	0x3e54ae0b
 800b528:	55555555 	.word	0x55555555
 800b52c:	3fd55555 	.word	0x3fd55555
 800b530:	652b82fe 	.word	0x652b82fe
 800b534:	3ff71547 	.word	0x3ff71547
 800b538:	3ff00000 	.word	0x3ff00000
 800b53c:	3fd00000 	.word	0x3fd00000
 800b540:	3fe00000 	.word	0x3fe00000
 800b544:	408fffff 	.word	0x408fffff
 800b548:	4bd5      	ldr	r3, [pc, #852]	@ (800b8a0 <__ieee754_pow+0x780>)
 800b54a:	ea08 0303 	and.w	r3, r8, r3
 800b54e:	2200      	movs	r2, #0
 800b550:	b92b      	cbnz	r3, 800b55e <__ieee754_pow+0x43e>
 800b552:	4bd4      	ldr	r3, [pc, #848]	@ (800b8a4 <__ieee754_pow+0x784>)
 800b554:	f7f5 f870 	bl	8000638 <__aeabi_dmul>
 800b558:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800b55c:	468b      	mov	fp, r1
 800b55e:	ea4f 532b 	mov.w	r3, fp, asr #20
 800b562:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800b566:	4413      	add	r3, r2
 800b568:	930a      	str	r3, [sp, #40]	@ 0x28
 800b56a:	4bcf      	ldr	r3, [pc, #828]	@ (800b8a8 <__ieee754_pow+0x788>)
 800b56c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800b570:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800b574:	459b      	cmp	fp, r3
 800b576:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b57a:	dd08      	ble.n	800b58e <__ieee754_pow+0x46e>
 800b57c:	4bcb      	ldr	r3, [pc, #812]	@ (800b8ac <__ieee754_pow+0x78c>)
 800b57e:	459b      	cmp	fp, r3
 800b580:	f340 81a5 	ble.w	800b8ce <__ieee754_pow+0x7ae>
 800b584:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b586:	3301      	adds	r3, #1
 800b588:	930a      	str	r3, [sp, #40]	@ 0x28
 800b58a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800b58e:	f04f 0a00 	mov.w	sl, #0
 800b592:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800b596:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b598:	4bc5      	ldr	r3, [pc, #788]	@ (800b8b0 <__ieee754_pow+0x790>)
 800b59a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b59e:	ed93 7b00 	vldr	d7, [r3]
 800b5a2:	4629      	mov	r1, r5
 800b5a4:	ec53 2b17 	vmov	r2, r3, d7
 800b5a8:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b5ac:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b5b0:	f7f4 fe8a 	bl	80002c8 <__aeabi_dsub>
 800b5b4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b5b8:	4606      	mov	r6, r0
 800b5ba:	460f      	mov	r7, r1
 800b5bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b5c0:	f7f4 fe84 	bl	80002cc <__adddf3>
 800b5c4:	4602      	mov	r2, r0
 800b5c6:	460b      	mov	r3, r1
 800b5c8:	2000      	movs	r0, #0
 800b5ca:	49ba      	ldr	r1, [pc, #744]	@ (800b8b4 <__ieee754_pow+0x794>)
 800b5cc:	f7f5 f95e 	bl	800088c <__aeabi_ddiv>
 800b5d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800b5d4:	4602      	mov	r2, r0
 800b5d6:	460b      	mov	r3, r1
 800b5d8:	4630      	mov	r0, r6
 800b5da:	4639      	mov	r1, r7
 800b5dc:	f7f5 f82c 	bl	8000638 <__aeabi_dmul>
 800b5e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5e4:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800b5e8:	106d      	asrs	r5, r5, #1
 800b5ea:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800b5ee:	f04f 0b00 	mov.w	fp, #0
 800b5f2:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800b5f6:	4661      	mov	r1, ip
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800b5fe:	4658      	mov	r0, fp
 800b600:	46e1      	mov	r9, ip
 800b602:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800b606:	4614      	mov	r4, r2
 800b608:	461d      	mov	r5, r3
 800b60a:	f7f5 f815 	bl	8000638 <__aeabi_dmul>
 800b60e:	4602      	mov	r2, r0
 800b610:	460b      	mov	r3, r1
 800b612:	4630      	mov	r0, r6
 800b614:	4639      	mov	r1, r7
 800b616:	f7f4 fe57 	bl	80002c8 <__aeabi_dsub>
 800b61a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b61e:	4606      	mov	r6, r0
 800b620:	460f      	mov	r7, r1
 800b622:	4620      	mov	r0, r4
 800b624:	4629      	mov	r1, r5
 800b626:	f7f4 fe4f 	bl	80002c8 <__aeabi_dsub>
 800b62a:	4602      	mov	r2, r0
 800b62c:	460b      	mov	r3, r1
 800b62e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b632:	f7f4 fe49 	bl	80002c8 <__aeabi_dsub>
 800b636:	465a      	mov	r2, fp
 800b638:	464b      	mov	r3, r9
 800b63a:	f7f4 fffd 	bl	8000638 <__aeabi_dmul>
 800b63e:	4602      	mov	r2, r0
 800b640:	460b      	mov	r3, r1
 800b642:	4630      	mov	r0, r6
 800b644:	4639      	mov	r1, r7
 800b646:	f7f4 fe3f 	bl	80002c8 <__aeabi_dsub>
 800b64a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b64e:	f7f4 fff3 	bl	8000638 <__aeabi_dmul>
 800b652:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b656:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b65a:	4610      	mov	r0, r2
 800b65c:	4619      	mov	r1, r3
 800b65e:	f7f4 ffeb 	bl	8000638 <__aeabi_dmul>
 800b662:	a37d      	add	r3, pc, #500	@ (adr r3, 800b858 <__ieee754_pow+0x738>)
 800b664:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b668:	4604      	mov	r4, r0
 800b66a:	460d      	mov	r5, r1
 800b66c:	f7f4 ffe4 	bl	8000638 <__aeabi_dmul>
 800b670:	a37b      	add	r3, pc, #492	@ (adr r3, 800b860 <__ieee754_pow+0x740>)
 800b672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b676:	f7f4 fe29 	bl	80002cc <__adddf3>
 800b67a:	4622      	mov	r2, r4
 800b67c:	462b      	mov	r3, r5
 800b67e:	f7f4 ffdb 	bl	8000638 <__aeabi_dmul>
 800b682:	a379      	add	r3, pc, #484	@ (adr r3, 800b868 <__ieee754_pow+0x748>)
 800b684:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b688:	f7f4 fe20 	bl	80002cc <__adddf3>
 800b68c:	4622      	mov	r2, r4
 800b68e:	462b      	mov	r3, r5
 800b690:	f7f4 ffd2 	bl	8000638 <__aeabi_dmul>
 800b694:	a376      	add	r3, pc, #472	@ (adr r3, 800b870 <__ieee754_pow+0x750>)
 800b696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b69a:	f7f4 fe17 	bl	80002cc <__adddf3>
 800b69e:	4622      	mov	r2, r4
 800b6a0:	462b      	mov	r3, r5
 800b6a2:	f7f4 ffc9 	bl	8000638 <__aeabi_dmul>
 800b6a6:	a374      	add	r3, pc, #464	@ (adr r3, 800b878 <__ieee754_pow+0x758>)
 800b6a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ac:	f7f4 fe0e 	bl	80002cc <__adddf3>
 800b6b0:	4622      	mov	r2, r4
 800b6b2:	462b      	mov	r3, r5
 800b6b4:	f7f4 ffc0 	bl	8000638 <__aeabi_dmul>
 800b6b8:	a371      	add	r3, pc, #452	@ (adr r3, 800b880 <__ieee754_pow+0x760>)
 800b6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6be:	f7f4 fe05 	bl	80002cc <__adddf3>
 800b6c2:	4622      	mov	r2, r4
 800b6c4:	4606      	mov	r6, r0
 800b6c6:	460f      	mov	r7, r1
 800b6c8:	462b      	mov	r3, r5
 800b6ca:	4620      	mov	r0, r4
 800b6cc:	4629      	mov	r1, r5
 800b6ce:	f7f4 ffb3 	bl	8000638 <__aeabi_dmul>
 800b6d2:	4602      	mov	r2, r0
 800b6d4:	460b      	mov	r3, r1
 800b6d6:	4630      	mov	r0, r6
 800b6d8:	4639      	mov	r1, r7
 800b6da:	f7f4 ffad 	bl	8000638 <__aeabi_dmul>
 800b6de:	465a      	mov	r2, fp
 800b6e0:	4604      	mov	r4, r0
 800b6e2:	460d      	mov	r5, r1
 800b6e4:	464b      	mov	r3, r9
 800b6e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6ea:	f7f4 fdef 	bl	80002cc <__adddf3>
 800b6ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b6f2:	f7f4 ffa1 	bl	8000638 <__aeabi_dmul>
 800b6f6:	4622      	mov	r2, r4
 800b6f8:	462b      	mov	r3, r5
 800b6fa:	f7f4 fde7 	bl	80002cc <__adddf3>
 800b6fe:	465a      	mov	r2, fp
 800b700:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b704:	464b      	mov	r3, r9
 800b706:	4658      	mov	r0, fp
 800b708:	4649      	mov	r1, r9
 800b70a:	f7f4 ff95 	bl	8000638 <__aeabi_dmul>
 800b70e:	4b6a      	ldr	r3, [pc, #424]	@ (800b8b8 <__ieee754_pow+0x798>)
 800b710:	2200      	movs	r2, #0
 800b712:	4606      	mov	r6, r0
 800b714:	460f      	mov	r7, r1
 800b716:	f7f4 fdd9 	bl	80002cc <__adddf3>
 800b71a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b71e:	f7f4 fdd5 	bl	80002cc <__adddf3>
 800b722:	46d8      	mov	r8, fp
 800b724:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800b728:	460d      	mov	r5, r1
 800b72a:	465a      	mov	r2, fp
 800b72c:	460b      	mov	r3, r1
 800b72e:	4640      	mov	r0, r8
 800b730:	4649      	mov	r1, r9
 800b732:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800b736:	f7f4 ff7f 	bl	8000638 <__aeabi_dmul>
 800b73a:	465c      	mov	r4, fp
 800b73c:	4680      	mov	r8, r0
 800b73e:	4689      	mov	r9, r1
 800b740:	4b5d      	ldr	r3, [pc, #372]	@ (800b8b8 <__ieee754_pow+0x798>)
 800b742:	2200      	movs	r2, #0
 800b744:	4620      	mov	r0, r4
 800b746:	4629      	mov	r1, r5
 800b748:	f7f4 fdbe 	bl	80002c8 <__aeabi_dsub>
 800b74c:	4632      	mov	r2, r6
 800b74e:	463b      	mov	r3, r7
 800b750:	f7f4 fdba 	bl	80002c8 <__aeabi_dsub>
 800b754:	4602      	mov	r2, r0
 800b756:	460b      	mov	r3, r1
 800b758:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b75c:	f7f4 fdb4 	bl	80002c8 <__aeabi_dsub>
 800b760:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b764:	f7f4 ff68 	bl	8000638 <__aeabi_dmul>
 800b768:	4622      	mov	r2, r4
 800b76a:	4606      	mov	r6, r0
 800b76c:	460f      	mov	r7, r1
 800b76e:	462b      	mov	r3, r5
 800b770:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b774:	f7f4 ff60 	bl	8000638 <__aeabi_dmul>
 800b778:	4602      	mov	r2, r0
 800b77a:	460b      	mov	r3, r1
 800b77c:	4630      	mov	r0, r6
 800b77e:	4639      	mov	r1, r7
 800b780:	f7f4 fda4 	bl	80002cc <__adddf3>
 800b784:	4606      	mov	r6, r0
 800b786:	460f      	mov	r7, r1
 800b788:	4602      	mov	r2, r0
 800b78a:	460b      	mov	r3, r1
 800b78c:	4640      	mov	r0, r8
 800b78e:	4649      	mov	r1, r9
 800b790:	f7f4 fd9c 	bl	80002cc <__adddf3>
 800b794:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800b798:	a33b      	add	r3, pc, #236	@ (adr r3, 800b888 <__ieee754_pow+0x768>)
 800b79a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b79e:	4658      	mov	r0, fp
 800b7a0:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800b7a4:	460d      	mov	r5, r1
 800b7a6:	f7f4 ff47 	bl	8000638 <__aeabi_dmul>
 800b7aa:	465c      	mov	r4, fp
 800b7ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7b0:	4642      	mov	r2, r8
 800b7b2:	464b      	mov	r3, r9
 800b7b4:	4620      	mov	r0, r4
 800b7b6:	4629      	mov	r1, r5
 800b7b8:	f7f4 fd86 	bl	80002c8 <__aeabi_dsub>
 800b7bc:	4602      	mov	r2, r0
 800b7be:	460b      	mov	r3, r1
 800b7c0:	4630      	mov	r0, r6
 800b7c2:	4639      	mov	r1, r7
 800b7c4:	f7f4 fd80 	bl	80002c8 <__aeabi_dsub>
 800b7c8:	a331      	add	r3, pc, #196	@ (adr r3, 800b890 <__ieee754_pow+0x770>)
 800b7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ce:	f7f4 ff33 	bl	8000638 <__aeabi_dmul>
 800b7d2:	a331      	add	r3, pc, #196	@ (adr r3, 800b898 <__ieee754_pow+0x778>)
 800b7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7d8:	4606      	mov	r6, r0
 800b7da:	460f      	mov	r7, r1
 800b7dc:	4620      	mov	r0, r4
 800b7de:	4629      	mov	r1, r5
 800b7e0:	f7f4 ff2a 	bl	8000638 <__aeabi_dmul>
 800b7e4:	4602      	mov	r2, r0
 800b7e6:	460b      	mov	r3, r1
 800b7e8:	4630      	mov	r0, r6
 800b7ea:	4639      	mov	r1, r7
 800b7ec:	f7f4 fd6e 	bl	80002cc <__adddf3>
 800b7f0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b7f2:	4b32      	ldr	r3, [pc, #200]	@ (800b8bc <__ieee754_pow+0x79c>)
 800b7f4:	4413      	add	r3, r2
 800b7f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7fa:	f7f4 fd67 	bl	80002cc <__adddf3>
 800b7fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b802:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b804:	f7f4 feae 	bl	8000564 <__aeabi_i2d>
 800b808:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b80a:	4b2d      	ldr	r3, [pc, #180]	@ (800b8c0 <__ieee754_pow+0x7a0>)
 800b80c:	4413      	add	r3, r2
 800b80e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b812:	4606      	mov	r6, r0
 800b814:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b818:	460f      	mov	r7, r1
 800b81a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b81e:	f7f4 fd55 	bl	80002cc <__adddf3>
 800b822:	4642      	mov	r2, r8
 800b824:	464b      	mov	r3, r9
 800b826:	f7f4 fd51 	bl	80002cc <__adddf3>
 800b82a:	4632      	mov	r2, r6
 800b82c:	463b      	mov	r3, r7
 800b82e:	f7f4 fd4d 	bl	80002cc <__adddf3>
 800b832:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800b836:	4632      	mov	r2, r6
 800b838:	463b      	mov	r3, r7
 800b83a:	4658      	mov	r0, fp
 800b83c:	460d      	mov	r5, r1
 800b83e:	f7f4 fd43 	bl	80002c8 <__aeabi_dsub>
 800b842:	4642      	mov	r2, r8
 800b844:	464b      	mov	r3, r9
 800b846:	f7f4 fd3f 	bl	80002c8 <__aeabi_dsub>
 800b84a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b84e:	f7f4 fd3b 	bl	80002c8 <__aeabi_dsub>
 800b852:	465c      	mov	r4, fp
 800b854:	e036      	b.n	800b8c4 <__ieee754_pow+0x7a4>
 800b856:	bf00      	nop
 800b858:	4a454eef 	.word	0x4a454eef
 800b85c:	3fca7e28 	.word	0x3fca7e28
 800b860:	93c9db65 	.word	0x93c9db65
 800b864:	3fcd864a 	.word	0x3fcd864a
 800b868:	a91d4101 	.word	0xa91d4101
 800b86c:	3fd17460 	.word	0x3fd17460
 800b870:	518f264d 	.word	0x518f264d
 800b874:	3fd55555 	.word	0x3fd55555
 800b878:	db6fabff 	.word	0xdb6fabff
 800b87c:	3fdb6db6 	.word	0x3fdb6db6
 800b880:	33333303 	.word	0x33333303
 800b884:	3fe33333 	.word	0x3fe33333
 800b888:	e0000000 	.word	0xe0000000
 800b88c:	3feec709 	.word	0x3feec709
 800b890:	dc3a03fd 	.word	0xdc3a03fd
 800b894:	3feec709 	.word	0x3feec709
 800b898:	145b01f5 	.word	0x145b01f5
 800b89c:	be3e2fe0 	.word	0xbe3e2fe0
 800b8a0:	7ff00000 	.word	0x7ff00000
 800b8a4:	43400000 	.word	0x43400000
 800b8a8:	0003988e 	.word	0x0003988e
 800b8ac:	000bb679 	.word	0x000bb679
 800b8b0:	0800c358 	.word	0x0800c358
 800b8b4:	3ff00000 	.word	0x3ff00000
 800b8b8:	40080000 	.word	0x40080000
 800b8bc:	0800c338 	.word	0x0800c338
 800b8c0:	0800c348 	.word	0x0800c348
 800b8c4:	4602      	mov	r2, r0
 800b8c6:	460b      	mov	r3, r1
 800b8c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b8cc:	e5d6      	b.n	800b47c <__ieee754_pow+0x35c>
 800b8ce:	f04f 0a01 	mov.w	sl, #1
 800b8d2:	e65e      	b.n	800b592 <__ieee754_pow+0x472>
 800b8d4:	a3b5      	add	r3, pc, #724	@ (adr r3, 800bbac <__ieee754_pow+0xa8c>)
 800b8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8da:	4630      	mov	r0, r6
 800b8dc:	4639      	mov	r1, r7
 800b8de:	f7f4 fcf5 	bl	80002cc <__adddf3>
 800b8e2:	4642      	mov	r2, r8
 800b8e4:	e9cd 0100 	strd	r0, r1, [sp]
 800b8e8:	464b      	mov	r3, r9
 800b8ea:	4620      	mov	r0, r4
 800b8ec:	4629      	mov	r1, r5
 800b8ee:	f7f4 fceb 	bl	80002c8 <__aeabi_dsub>
 800b8f2:	4602      	mov	r2, r0
 800b8f4:	460b      	mov	r3, r1
 800b8f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b8fa:	f7f5 f92d 	bl	8000b58 <__aeabi_dcmpgt>
 800b8fe:	2800      	cmp	r0, #0
 800b900:	f47f adfe 	bne.w	800b500 <__ieee754_pow+0x3e0>
 800b904:	4ba2      	ldr	r3, [pc, #648]	@ (800bb90 <__ieee754_pow+0xa70>)
 800b906:	e022      	b.n	800b94e <__ieee754_pow+0x82e>
 800b908:	4ca2      	ldr	r4, [pc, #648]	@ (800bb94 <__ieee754_pow+0xa74>)
 800b90a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b90e:	42a3      	cmp	r3, r4
 800b910:	d919      	bls.n	800b946 <__ieee754_pow+0x826>
 800b912:	4ba1      	ldr	r3, [pc, #644]	@ (800bb98 <__ieee754_pow+0xa78>)
 800b914:	440b      	add	r3, r1
 800b916:	4303      	orrs	r3, r0
 800b918:	d009      	beq.n	800b92e <__ieee754_pow+0x80e>
 800b91a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b91e:	2200      	movs	r2, #0
 800b920:	2300      	movs	r3, #0
 800b922:	f7f5 f8fb 	bl	8000b1c <__aeabi_dcmplt>
 800b926:	3800      	subs	r0, #0
 800b928:	bf18      	it	ne
 800b92a:	2001      	movne	r0, #1
 800b92c:	e512      	b.n	800b354 <__ieee754_pow+0x234>
 800b92e:	4642      	mov	r2, r8
 800b930:	464b      	mov	r3, r9
 800b932:	f7f4 fcc9 	bl	80002c8 <__aeabi_dsub>
 800b936:	4632      	mov	r2, r6
 800b938:	463b      	mov	r3, r7
 800b93a:	f7f5 f903 	bl	8000b44 <__aeabi_dcmpge>
 800b93e:	2800      	cmp	r0, #0
 800b940:	d1eb      	bne.n	800b91a <__ieee754_pow+0x7fa>
 800b942:	4b96      	ldr	r3, [pc, #600]	@ (800bb9c <__ieee754_pow+0xa7c>)
 800b944:	e003      	b.n	800b94e <__ieee754_pow+0x82e>
 800b946:	4a96      	ldr	r2, [pc, #600]	@ (800bba0 <__ieee754_pow+0xa80>)
 800b948:	4293      	cmp	r3, r2
 800b94a:	f240 80e7 	bls.w	800bb1c <__ieee754_pow+0x9fc>
 800b94e:	151b      	asrs	r3, r3, #20
 800b950:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800b954:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800b958:	fa4a fa03 	asr.w	sl, sl, r3
 800b95c:	44da      	add	sl, fp
 800b95e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800b962:	4890      	ldr	r0, [pc, #576]	@ (800bba4 <__ieee754_pow+0xa84>)
 800b964:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800b968:	4108      	asrs	r0, r1
 800b96a:	ea00 030a 	and.w	r3, r0, sl
 800b96e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800b972:	f1c1 0114 	rsb	r1, r1, #20
 800b976:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800b97a:	fa4a fa01 	asr.w	sl, sl, r1
 800b97e:	f1bb 0f00 	cmp.w	fp, #0
 800b982:	4640      	mov	r0, r8
 800b984:	4649      	mov	r1, r9
 800b986:	f04f 0200 	mov.w	r2, #0
 800b98a:	bfb8      	it	lt
 800b98c:	f1ca 0a00 	rsblt	sl, sl, #0
 800b990:	f7f4 fc9a 	bl	80002c8 <__aeabi_dsub>
 800b994:	4680      	mov	r8, r0
 800b996:	4689      	mov	r9, r1
 800b998:	4632      	mov	r2, r6
 800b99a:	463b      	mov	r3, r7
 800b99c:	4640      	mov	r0, r8
 800b99e:	4649      	mov	r1, r9
 800b9a0:	f7f4 fc94 	bl	80002cc <__adddf3>
 800b9a4:	2400      	movs	r4, #0
 800b9a6:	a36a      	add	r3, pc, #424	@ (adr r3, 800bb50 <__ieee754_pow+0xa30>)
 800b9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ac:	4620      	mov	r0, r4
 800b9ae:	460d      	mov	r5, r1
 800b9b0:	f7f4 fe42 	bl	8000638 <__aeabi_dmul>
 800b9b4:	4642      	mov	r2, r8
 800b9b6:	e9cd 0100 	strd	r0, r1, [sp]
 800b9ba:	464b      	mov	r3, r9
 800b9bc:	4620      	mov	r0, r4
 800b9be:	4629      	mov	r1, r5
 800b9c0:	f7f4 fc82 	bl	80002c8 <__aeabi_dsub>
 800b9c4:	4602      	mov	r2, r0
 800b9c6:	460b      	mov	r3, r1
 800b9c8:	4630      	mov	r0, r6
 800b9ca:	4639      	mov	r1, r7
 800b9cc:	f7f4 fc7c 	bl	80002c8 <__aeabi_dsub>
 800b9d0:	a361      	add	r3, pc, #388	@ (adr r3, 800bb58 <__ieee754_pow+0xa38>)
 800b9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d6:	f7f4 fe2f 	bl	8000638 <__aeabi_dmul>
 800b9da:	a361      	add	r3, pc, #388	@ (adr r3, 800bb60 <__ieee754_pow+0xa40>)
 800b9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e0:	4680      	mov	r8, r0
 800b9e2:	4689      	mov	r9, r1
 800b9e4:	4620      	mov	r0, r4
 800b9e6:	4629      	mov	r1, r5
 800b9e8:	f7f4 fe26 	bl	8000638 <__aeabi_dmul>
 800b9ec:	4602      	mov	r2, r0
 800b9ee:	460b      	mov	r3, r1
 800b9f0:	4640      	mov	r0, r8
 800b9f2:	4649      	mov	r1, r9
 800b9f4:	f7f4 fc6a 	bl	80002cc <__adddf3>
 800b9f8:	4604      	mov	r4, r0
 800b9fa:	460d      	mov	r5, r1
 800b9fc:	4602      	mov	r2, r0
 800b9fe:	460b      	mov	r3, r1
 800ba00:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba04:	f7f4 fc62 	bl	80002cc <__adddf3>
 800ba08:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba0c:	4680      	mov	r8, r0
 800ba0e:	4689      	mov	r9, r1
 800ba10:	f7f4 fc5a 	bl	80002c8 <__aeabi_dsub>
 800ba14:	4602      	mov	r2, r0
 800ba16:	460b      	mov	r3, r1
 800ba18:	4620      	mov	r0, r4
 800ba1a:	4629      	mov	r1, r5
 800ba1c:	f7f4 fc54 	bl	80002c8 <__aeabi_dsub>
 800ba20:	4642      	mov	r2, r8
 800ba22:	4606      	mov	r6, r0
 800ba24:	460f      	mov	r7, r1
 800ba26:	464b      	mov	r3, r9
 800ba28:	4640      	mov	r0, r8
 800ba2a:	4649      	mov	r1, r9
 800ba2c:	f7f4 fe04 	bl	8000638 <__aeabi_dmul>
 800ba30:	a34d      	add	r3, pc, #308	@ (adr r3, 800bb68 <__ieee754_pow+0xa48>)
 800ba32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba36:	4604      	mov	r4, r0
 800ba38:	460d      	mov	r5, r1
 800ba3a:	f7f4 fdfd 	bl	8000638 <__aeabi_dmul>
 800ba3e:	a34c      	add	r3, pc, #304	@ (adr r3, 800bb70 <__ieee754_pow+0xa50>)
 800ba40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba44:	f7f4 fc40 	bl	80002c8 <__aeabi_dsub>
 800ba48:	4622      	mov	r2, r4
 800ba4a:	462b      	mov	r3, r5
 800ba4c:	f7f4 fdf4 	bl	8000638 <__aeabi_dmul>
 800ba50:	a349      	add	r3, pc, #292	@ (adr r3, 800bb78 <__ieee754_pow+0xa58>)
 800ba52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba56:	f7f4 fc39 	bl	80002cc <__adddf3>
 800ba5a:	4622      	mov	r2, r4
 800ba5c:	462b      	mov	r3, r5
 800ba5e:	f7f4 fdeb 	bl	8000638 <__aeabi_dmul>
 800ba62:	a347      	add	r3, pc, #284	@ (adr r3, 800bb80 <__ieee754_pow+0xa60>)
 800ba64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba68:	f7f4 fc2e 	bl	80002c8 <__aeabi_dsub>
 800ba6c:	4622      	mov	r2, r4
 800ba6e:	462b      	mov	r3, r5
 800ba70:	f7f4 fde2 	bl	8000638 <__aeabi_dmul>
 800ba74:	a344      	add	r3, pc, #272	@ (adr r3, 800bb88 <__ieee754_pow+0xa68>)
 800ba76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba7a:	f7f4 fc27 	bl	80002cc <__adddf3>
 800ba7e:	4622      	mov	r2, r4
 800ba80:	462b      	mov	r3, r5
 800ba82:	f7f4 fdd9 	bl	8000638 <__aeabi_dmul>
 800ba86:	4602      	mov	r2, r0
 800ba88:	460b      	mov	r3, r1
 800ba8a:	4640      	mov	r0, r8
 800ba8c:	4649      	mov	r1, r9
 800ba8e:	f7f4 fc1b 	bl	80002c8 <__aeabi_dsub>
 800ba92:	4604      	mov	r4, r0
 800ba94:	460d      	mov	r5, r1
 800ba96:	4602      	mov	r2, r0
 800ba98:	460b      	mov	r3, r1
 800ba9a:	4640      	mov	r0, r8
 800ba9c:	4649      	mov	r1, r9
 800ba9e:	f7f4 fdcb 	bl	8000638 <__aeabi_dmul>
 800baa2:	2200      	movs	r2, #0
 800baa4:	e9cd 0100 	strd	r0, r1, [sp]
 800baa8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800baac:	4620      	mov	r0, r4
 800baae:	4629      	mov	r1, r5
 800bab0:	f7f4 fc0a 	bl	80002c8 <__aeabi_dsub>
 800bab4:	4602      	mov	r2, r0
 800bab6:	460b      	mov	r3, r1
 800bab8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800babc:	f7f4 fee6 	bl	800088c <__aeabi_ddiv>
 800bac0:	4632      	mov	r2, r6
 800bac2:	4604      	mov	r4, r0
 800bac4:	460d      	mov	r5, r1
 800bac6:	463b      	mov	r3, r7
 800bac8:	4640      	mov	r0, r8
 800baca:	4649      	mov	r1, r9
 800bacc:	f7f4 fdb4 	bl	8000638 <__aeabi_dmul>
 800bad0:	4632      	mov	r2, r6
 800bad2:	463b      	mov	r3, r7
 800bad4:	f7f4 fbfa 	bl	80002cc <__adddf3>
 800bad8:	4602      	mov	r2, r0
 800bada:	460b      	mov	r3, r1
 800badc:	4620      	mov	r0, r4
 800bade:	4629      	mov	r1, r5
 800bae0:	f7f4 fbf2 	bl	80002c8 <__aeabi_dsub>
 800bae4:	4642      	mov	r2, r8
 800bae6:	464b      	mov	r3, r9
 800bae8:	f7f4 fbee 	bl	80002c8 <__aeabi_dsub>
 800baec:	460b      	mov	r3, r1
 800baee:	4602      	mov	r2, r0
 800baf0:	492d      	ldr	r1, [pc, #180]	@ (800bba8 <__ieee754_pow+0xa88>)
 800baf2:	2000      	movs	r0, #0
 800baf4:	f7f4 fbe8 	bl	80002c8 <__aeabi_dsub>
 800baf8:	ec41 0b10 	vmov	d0, r0, r1
 800bafc:	ee10 3a90 	vmov	r3, s1
 800bb00:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800bb04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bb08:	da0b      	bge.n	800bb22 <__ieee754_pow+0xa02>
 800bb0a:	4650      	mov	r0, sl
 800bb0c:	f000 f85c 	bl	800bbc8 <scalbn>
 800bb10:	ec51 0b10 	vmov	r0, r1, d0
 800bb14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bb18:	f7ff bb6d 	b.w	800b1f6 <__ieee754_pow+0xd6>
 800bb1c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800bb20:	e73a      	b.n	800b998 <__ieee754_pow+0x878>
 800bb22:	ec51 0b10 	vmov	r0, r1, d0
 800bb26:	4619      	mov	r1, r3
 800bb28:	e7f4      	b.n	800bb14 <__ieee754_pow+0x9f4>
 800bb2a:	491f      	ldr	r1, [pc, #124]	@ (800bba8 <__ieee754_pow+0xa88>)
 800bb2c:	2000      	movs	r0, #0
 800bb2e:	f7ff bb14 	b.w	800b15a <__ieee754_pow+0x3a>
 800bb32:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bb36:	f7ff bb10 	b.w	800b15a <__ieee754_pow+0x3a>
 800bb3a:	4630      	mov	r0, r6
 800bb3c:	4639      	mov	r1, r7
 800bb3e:	f7ff bb0c 	b.w	800b15a <__ieee754_pow+0x3a>
 800bb42:	460c      	mov	r4, r1
 800bb44:	f7ff bb69 	b.w	800b21a <__ieee754_pow+0xfa>
 800bb48:	2400      	movs	r4, #0
 800bb4a:	f7ff bb4b 	b.w	800b1e4 <__ieee754_pow+0xc4>
 800bb4e:	bf00      	nop
 800bb50:	00000000 	.word	0x00000000
 800bb54:	3fe62e43 	.word	0x3fe62e43
 800bb58:	fefa39ef 	.word	0xfefa39ef
 800bb5c:	3fe62e42 	.word	0x3fe62e42
 800bb60:	0ca86c39 	.word	0x0ca86c39
 800bb64:	be205c61 	.word	0xbe205c61
 800bb68:	72bea4d0 	.word	0x72bea4d0
 800bb6c:	3e663769 	.word	0x3e663769
 800bb70:	c5d26bf1 	.word	0xc5d26bf1
 800bb74:	3ebbbd41 	.word	0x3ebbbd41
 800bb78:	af25de2c 	.word	0xaf25de2c
 800bb7c:	3f11566a 	.word	0x3f11566a
 800bb80:	16bebd93 	.word	0x16bebd93
 800bb84:	3f66c16c 	.word	0x3f66c16c
 800bb88:	5555553e 	.word	0x5555553e
 800bb8c:	3fc55555 	.word	0x3fc55555
 800bb90:	40900000 	.word	0x40900000
 800bb94:	4090cbff 	.word	0x4090cbff
 800bb98:	3f6f3400 	.word	0x3f6f3400
 800bb9c:	4090cc00 	.word	0x4090cc00
 800bba0:	3fe00000 	.word	0x3fe00000
 800bba4:	fff00000 	.word	0xfff00000
 800bba8:	3ff00000 	.word	0x3ff00000
 800bbac:	652b82fe 	.word	0x652b82fe
 800bbb0:	3c971547 	.word	0x3c971547

0800bbb4 <fabs>:
 800bbb4:	ec51 0b10 	vmov	r0, r1, d0
 800bbb8:	4602      	mov	r2, r0
 800bbba:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bbbe:	ec43 2b10 	vmov	d0, r2, r3
 800bbc2:	4770      	bx	lr
 800bbc4:	0000      	movs	r0, r0
	...

0800bbc8 <scalbn>:
 800bbc8:	b570      	push	{r4, r5, r6, lr}
 800bbca:	ec55 4b10 	vmov	r4, r5, d0
 800bbce:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800bbd2:	4606      	mov	r6, r0
 800bbd4:	462b      	mov	r3, r5
 800bbd6:	b991      	cbnz	r1, 800bbfe <scalbn+0x36>
 800bbd8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800bbdc:	4323      	orrs	r3, r4
 800bbde:	d03b      	beq.n	800bc58 <scalbn+0x90>
 800bbe0:	4b33      	ldr	r3, [pc, #204]	@ (800bcb0 <scalbn+0xe8>)
 800bbe2:	4620      	mov	r0, r4
 800bbe4:	4629      	mov	r1, r5
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	f7f4 fd26 	bl	8000638 <__aeabi_dmul>
 800bbec:	4b31      	ldr	r3, [pc, #196]	@ (800bcb4 <scalbn+0xec>)
 800bbee:	429e      	cmp	r6, r3
 800bbf0:	4604      	mov	r4, r0
 800bbf2:	460d      	mov	r5, r1
 800bbf4:	da0f      	bge.n	800bc16 <scalbn+0x4e>
 800bbf6:	a326      	add	r3, pc, #152	@ (adr r3, 800bc90 <scalbn+0xc8>)
 800bbf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbfc:	e01e      	b.n	800bc3c <scalbn+0x74>
 800bbfe:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800bc02:	4291      	cmp	r1, r2
 800bc04:	d10b      	bne.n	800bc1e <scalbn+0x56>
 800bc06:	4622      	mov	r2, r4
 800bc08:	4620      	mov	r0, r4
 800bc0a:	4629      	mov	r1, r5
 800bc0c:	f7f4 fb5e 	bl	80002cc <__adddf3>
 800bc10:	4604      	mov	r4, r0
 800bc12:	460d      	mov	r5, r1
 800bc14:	e020      	b.n	800bc58 <scalbn+0x90>
 800bc16:	460b      	mov	r3, r1
 800bc18:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800bc1c:	3936      	subs	r1, #54	@ 0x36
 800bc1e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800bc22:	4296      	cmp	r6, r2
 800bc24:	dd0d      	ble.n	800bc42 <scalbn+0x7a>
 800bc26:	2d00      	cmp	r5, #0
 800bc28:	a11b      	add	r1, pc, #108	@ (adr r1, 800bc98 <scalbn+0xd0>)
 800bc2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc2e:	da02      	bge.n	800bc36 <scalbn+0x6e>
 800bc30:	a11b      	add	r1, pc, #108	@ (adr r1, 800bca0 <scalbn+0xd8>)
 800bc32:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc36:	a318      	add	r3, pc, #96	@ (adr r3, 800bc98 <scalbn+0xd0>)
 800bc38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc3c:	f7f4 fcfc 	bl	8000638 <__aeabi_dmul>
 800bc40:	e7e6      	b.n	800bc10 <scalbn+0x48>
 800bc42:	1872      	adds	r2, r6, r1
 800bc44:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800bc48:	428a      	cmp	r2, r1
 800bc4a:	dcec      	bgt.n	800bc26 <scalbn+0x5e>
 800bc4c:	2a00      	cmp	r2, #0
 800bc4e:	dd06      	ble.n	800bc5e <scalbn+0x96>
 800bc50:	f36f 531e 	bfc	r3, #20, #11
 800bc54:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bc58:	ec45 4b10 	vmov	d0, r4, r5
 800bc5c:	bd70      	pop	{r4, r5, r6, pc}
 800bc5e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800bc62:	da08      	bge.n	800bc76 <scalbn+0xae>
 800bc64:	2d00      	cmp	r5, #0
 800bc66:	a10a      	add	r1, pc, #40	@ (adr r1, 800bc90 <scalbn+0xc8>)
 800bc68:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc6c:	dac3      	bge.n	800bbf6 <scalbn+0x2e>
 800bc6e:	a10e      	add	r1, pc, #56	@ (adr r1, 800bca8 <scalbn+0xe0>)
 800bc70:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc74:	e7bf      	b.n	800bbf6 <scalbn+0x2e>
 800bc76:	3236      	adds	r2, #54	@ 0x36
 800bc78:	f36f 531e 	bfc	r3, #20, #11
 800bc7c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bc80:	4620      	mov	r0, r4
 800bc82:	4b0d      	ldr	r3, [pc, #52]	@ (800bcb8 <scalbn+0xf0>)
 800bc84:	4629      	mov	r1, r5
 800bc86:	2200      	movs	r2, #0
 800bc88:	e7d8      	b.n	800bc3c <scalbn+0x74>
 800bc8a:	bf00      	nop
 800bc8c:	f3af 8000 	nop.w
 800bc90:	c2f8f359 	.word	0xc2f8f359
 800bc94:	01a56e1f 	.word	0x01a56e1f
 800bc98:	8800759c 	.word	0x8800759c
 800bc9c:	7e37e43c 	.word	0x7e37e43c
 800bca0:	8800759c 	.word	0x8800759c
 800bca4:	fe37e43c 	.word	0xfe37e43c
 800bca8:	c2f8f359 	.word	0xc2f8f359
 800bcac:	81a56e1f 	.word	0x81a56e1f
 800bcb0:	43500000 	.word	0x43500000
 800bcb4:	ffff3cb0 	.word	0xffff3cb0
 800bcb8:	3c900000 	.word	0x3c900000

0800bcbc <with_errno>:
 800bcbc:	b510      	push	{r4, lr}
 800bcbe:	ed2d 8b02 	vpush	{d8}
 800bcc2:	eeb0 8a40 	vmov.f32	s16, s0
 800bcc6:	eef0 8a60 	vmov.f32	s17, s1
 800bcca:	4604      	mov	r4, r0
 800bccc:	f7fd f930 	bl	8008f30 <__errno>
 800bcd0:	eeb0 0a48 	vmov.f32	s0, s16
 800bcd4:	eef0 0a68 	vmov.f32	s1, s17
 800bcd8:	ecbd 8b02 	vpop	{d8}
 800bcdc:	6004      	str	r4, [r0, #0]
 800bcde:	bd10      	pop	{r4, pc}

0800bce0 <xflow>:
 800bce0:	4603      	mov	r3, r0
 800bce2:	b507      	push	{r0, r1, r2, lr}
 800bce4:	ec51 0b10 	vmov	r0, r1, d0
 800bce8:	b183      	cbz	r3, 800bd0c <xflow+0x2c>
 800bcea:	4602      	mov	r2, r0
 800bcec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bcf0:	e9cd 2300 	strd	r2, r3, [sp]
 800bcf4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bcf8:	f7f4 fc9e 	bl	8000638 <__aeabi_dmul>
 800bcfc:	ec41 0b10 	vmov	d0, r0, r1
 800bd00:	2022      	movs	r0, #34	@ 0x22
 800bd02:	b003      	add	sp, #12
 800bd04:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd08:	f7ff bfd8 	b.w	800bcbc <with_errno>
 800bd0c:	4602      	mov	r2, r0
 800bd0e:	460b      	mov	r3, r1
 800bd10:	e7ee      	b.n	800bcf0 <xflow+0x10>
 800bd12:	0000      	movs	r0, r0
 800bd14:	0000      	movs	r0, r0
	...

0800bd18 <__math_uflow>:
 800bd18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bd20 <__math_uflow+0x8>
 800bd1c:	f7ff bfe0 	b.w	800bce0 <xflow>
 800bd20:	00000000 	.word	0x00000000
 800bd24:	10000000 	.word	0x10000000

0800bd28 <__math_oflow>:
 800bd28:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bd30 <__math_oflow+0x8>
 800bd2c:	f7ff bfd8 	b.w	800bce0 <xflow>
 800bd30:	00000000 	.word	0x00000000
 800bd34:	70000000 	.word	0x70000000

0800bd38 <__ieee754_sqrt>:
 800bd38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd3c:	4a66      	ldr	r2, [pc, #408]	@ (800bed8 <__ieee754_sqrt+0x1a0>)
 800bd3e:	ec55 4b10 	vmov	r4, r5, d0
 800bd42:	43aa      	bics	r2, r5
 800bd44:	462b      	mov	r3, r5
 800bd46:	4621      	mov	r1, r4
 800bd48:	d110      	bne.n	800bd6c <__ieee754_sqrt+0x34>
 800bd4a:	4622      	mov	r2, r4
 800bd4c:	4620      	mov	r0, r4
 800bd4e:	4629      	mov	r1, r5
 800bd50:	f7f4 fc72 	bl	8000638 <__aeabi_dmul>
 800bd54:	4602      	mov	r2, r0
 800bd56:	460b      	mov	r3, r1
 800bd58:	4620      	mov	r0, r4
 800bd5a:	4629      	mov	r1, r5
 800bd5c:	f7f4 fab6 	bl	80002cc <__adddf3>
 800bd60:	4604      	mov	r4, r0
 800bd62:	460d      	mov	r5, r1
 800bd64:	ec45 4b10 	vmov	d0, r4, r5
 800bd68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd6c:	2d00      	cmp	r5, #0
 800bd6e:	dc0e      	bgt.n	800bd8e <__ieee754_sqrt+0x56>
 800bd70:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800bd74:	4322      	orrs	r2, r4
 800bd76:	d0f5      	beq.n	800bd64 <__ieee754_sqrt+0x2c>
 800bd78:	b19d      	cbz	r5, 800bda2 <__ieee754_sqrt+0x6a>
 800bd7a:	4622      	mov	r2, r4
 800bd7c:	4620      	mov	r0, r4
 800bd7e:	4629      	mov	r1, r5
 800bd80:	f7f4 faa2 	bl	80002c8 <__aeabi_dsub>
 800bd84:	4602      	mov	r2, r0
 800bd86:	460b      	mov	r3, r1
 800bd88:	f7f4 fd80 	bl	800088c <__aeabi_ddiv>
 800bd8c:	e7e8      	b.n	800bd60 <__ieee754_sqrt+0x28>
 800bd8e:	152a      	asrs	r2, r5, #20
 800bd90:	d115      	bne.n	800bdbe <__ieee754_sqrt+0x86>
 800bd92:	2000      	movs	r0, #0
 800bd94:	e009      	b.n	800bdaa <__ieee754_sqrt+0x72>
 800bd96:	0acb      	lsrs	r3, r1, #11
 800bd98:	3a15      	subs	r2, #21
 800bd9a:	0549      	lsls	r1, r1, #21
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d0fa      	beq.n	800bd96 <__ieee754_sqrt+0x5e>
 800bda0:	e7f7      	b.n	800bd92 <__ieee754_sqrt+0x5a>
 800bda2:	462a      	mov	r2, r5
 800bda4:	e7fa      	b.n	800bd9c <__ieee754_sqrt+0x64>
 800bda6:	005b      	lsls	r3, r3, #1
 800bda8:	3001      	adds	r0, #1
 800bdaa:	02dc      	lsls	r4, r3, #11
 800bdac:	d5fb      	bpl.n	800bda6 <__ieee754_sqrt+0x6e>
 800bdae:	1e44      	subs	r4, r0, #1
 800bdb0:	1b12      	subs	r2, r2, r4
 800bdb2:	f1c0 0420 	rsb	r4, r0, #32
 800bdb6:	fa21 f404 	lsr.w	r4, r1, r4
 800bdba:	4323      	orrs	r3, r4
 800bdbc:	4081      	lsls	r1, r0
 800bdbe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bdc2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800bdc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bdca:	07d2      	lsls	r2, r2, #31
 800bdcc:	bf5c      	itt	pl
 800bdce:	005b      	lslpl	r3, r3, #1
 800bdd0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800bdd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bdd8:	bf58      	it	pl
 800bdda:	0049      	lslpl	r1, r1, #1
 800bddc:	2600      	movs	r6, #0
 800bdde:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800bde2:	107f      	asrs	r7, r7, #1
 800bde4:	0049      	lsls	r1, r1, #1
 800bde6:	2016      	movs	r0, #22
 800bde8:	4632      	mov	r2, r6
 800bdea:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800bdee:	1915      	adds	r5, r2, r4
 800bdf0:	429d      	cmp	r5, r3
 800bdf2:	bfde      	ittt	le
 800bdf4:	192a      	addle	r2, r5, r4
 800bdf6:	1b5b      	suble	r3, r3, r5
 800bdf8:	1936      	addle	r6, r6, r4
 800bdfa:	0fcd      	lsrs	r5, r1, #31
 800bdfc:	3801      	subs	r0, #1
 800bdfe:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800be02:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800be06:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800be0a:	d1f0      	bne.n	800bdee <__ieee754_sqrt+0xb6>
 800be0c:	4605      	mov	r5, r0
 800be0e:	2420      	movs	r4, #32
 800be10:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800be14:	4293      	cmp	r3, r2
 800be16:	eb0c 0e00 	add.w	lr, ip, r0
 800be1a:	dc02      	bgt.n	800be22 <__ieee754_sqrt+0xea>
 800be1c:	d113      	bne.n	800be46 <__ieee754_sqrt+0x10e>
 800be1e:	458e      	cmp	lr, r1
 800be20:	d811      	bhi.n	800be46 <__ieee754_sqrt+0x10e>
 800be22:	f1be 0f00 	cmp.w	lr, #0
 800be26:	eb0e 000c 	add.w	r0, lr, ip
 800be2a:	da3f      	bge.n	800beac <__ieee754_sqrt+0x174>
 800be2c:	2800      	cmp	r0, #0
 800be2e:	db3d      	blt.n	800beac <__ieee754_sqrt+0x174>
 800be30:	f102 0801 	add.w	r8, r2, #1
 800be34:	1a9b      	subs	r3, r3, r2
 800be36:	458e      	cmp	lr, r1
 800be38:	bf88      	it	hi
 800be3a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800be3e:	eba1 010e 	sub.w	r1, r1, lr
 800be42:	4465      	add	r5, ip
 800be44:	4642      	mov	r2, r8
 800be46:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800be4a:	3c01      	subs	r4, #1
 800be4c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800be50:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800be54:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800be58:	d1dc      	bne.n	800be14 <__ieee754_sqrt+0xdc>
 800be5a:	4319      	orrs	r1, r3
 800be5c:	d01b      	beq.n	800be96 <__ieee754_sqrt+0x15e>
 800be5e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800bedc <__ieee754_sqrt+0x1a4>
 800be62:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800bee0 <__ieee754_sqrt+0x1a8>
 800be66:	e9da 0100 	ldrd	r0, r1, [sl]
 800be6a:	e9db 2300 	ldrd	r2, r3, [fp]
 800be6e:	f7f4 fa2b 	bl	80002c8 <__aeabi_dsub>
 800be72:	e9da 8900 	ldrd	r8, r9, [sl]
 800be76:	4602      	mov	r2, r0
 800be78:	460b      	mov	r3, r1
 800be7a:	4640      	mov	r0, r8
 800be7c:	4649      	mov	r1, r9
 800be7e:	f7f4 fe57 	bl	8000b30 <__aeabi_dcmple>
 800be82:	b140      	cbz	r0, 800be96 <__ieee754_sqrt+0x15e>
 800be84:	f1b5 3fff 	cmp.w	r5, #4294967295
 800be88:	e9da 0100 	ldrd	r0, r1, [sl]
 800be8c:	e9db 2300 	ldrd	r2, r3, [fp]
 800be90:	d10e      	bne.n	800beb0 <__ieee754_sqrt+0x178>
 800be92:	3601      	adds	r6, #1
 800be94:	4625      	mov	r5, r4
 800be96:	1073      	asrs	r3, r6, #1
 800be98:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800be9c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800bea0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800bea4:	086b      	lsrs	r3, r5, #1
 800bea6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800beaa:	e759      	b.n	800bd60 <__ieee754_sqrt+0x28>
 800beac:	4690      	mov	r8, r2
 800beae:	e7c1      	b.n	800be34 <__ieee754_sqrt+0xfc>
 800beb0:	f7f4 fa0c 	bl	80002cc <__adddf3>
 800beb4:	e9da 8900 	ldrd	r8, r9, [sl]
 800beb8:	4602      	mov	r2, r0
 800beba:	460b      	mov	r3, r1
 800bebc:	4640      	mov	r0, r8
 800bebe:	4649      	mov	r1, r9
 800bec0:	f7f4 fe2c 	bl	8000b1c <__aeabi_dcmplt>
 800bec4:	b120      	cbz	r0, 800bed0 <__ieee754_sqrt+0x198>
 800bec6:	1cab      	adds	r3, r5, #2
 800bec8:	bf08      	it	eq
 800beca:	3601      	addeq	r6, #1
 800becc:	3502      	adds	r5, #2
 800bece:	e7e2      	b.n	800be96 <__ieee754_sqrt+0x15e>
 800bed0:	1c6b      	adds	r3, r5, #1
 800bed2:	f023 0501 	bic.w	r5, r3, #1
 800bed6:	e7de      	b.n	800be96 <__ieee754_sqrt+0x15e>
 800bed8:	7ff00000 	.word	0x7ff00000
 800bedc:	0800c370 	.word	0x0800c370
 800bee0:	0800c368 	.word	0x0800c368

0800bee4 <_init>:
 800bee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bee6:	bf00      	nop
 800bee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beea:	bc08      	pop	{r3}
 800beec:	469e      	mov	lr, r3
 800beee:	4770      	bx	lr

0800bef0 <_fini>:
 800bef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bef2:	bf00      	nop
 800bef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bef6:	bc08      	pop	{r3}
 800bef8:	469e      	mov	lr, r3
 800befa:	4770      	bx	lr
