

================================================================
== Vivado HLS Report for 'pool_2u_32u_16u_s'
================================================================
* Date:           Mon Jan  6 15:37:27 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  256|  256|         8|          -|          -|    32|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        |  ++ Loop 2.1.2  |   32|   32|         2|          1|          1|    32|    yes   |
        | + Loop 2.2      |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 3         |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|   1030|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|       0|   3126|
|Memory           |        -|      -|     128|    144|
|Multiplexer      |        -|      -|       -|    745|
|Register         |        -|      -|    1307|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|    1435|   5045|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+---+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------+----------------------+---------+-------+---+------+
    |cifar_10_mul_32s_bkb_U103  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U104  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U105  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    +---------------------------+----------------------+---------+-------+---+------+
    |Total                      |                      |        0|      0|  0|  3126|
    +---------------------------+----------------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |buf_U  |pool_2u_32u_16u_sbVr  |        0|  64|  128|   256|   32|     1|         8192|
    |acc_U  |pool_2u_32u_32u_s5jm  |        0|  64|   16|    32|   32|     1|         1024|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |Total  |                      |        0| 128|  144|   288|   64|     2|         9216|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |bound6_fu_908_p2                   |     *    |      3|  0|  20|          31|          32|
    |bound7_fu_917_p2                   |     *    |      3|  0|  20|          32|          31|
    |ch_5_fu_1028_p2                    |     +    |      0|  0|  15|           6|           1|
    |ch_6_fu_1014_p2                    |     +    |      0|  0|  39|          32|           1|
    |i_fu_936_p2                        |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next5_fu_947_p2     |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next6_fu_1078_p2    |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next7_fu_958_p2     |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next_fu_982_p2      |     +    |      0|  0|  40|          33|           1|
    |j_3_fu_744_p2                      |     +    |      0|  0|  15|           6|           1|
    |outch_3_fu_1144_p2                 |     +    |      0|  0|  39|           1|          32|
    |outpix_3_fu_1084_p2                |     +    |      0|  0|  38|           1|          31|
    |tmp_40_fu_1007_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp_44_fu_1061_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp_91_fu_1133_p2                  |     +    |      0|  0|  14|          10|          10|
    |tmp_94_fu_1051_p2                  |     +    |      0|  0|  14|          10|          10|
    |xp_3_fu_1068_p2                    |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state62_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_460                   |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_931_p2                |   icmp   |      0|  0|  18|          32|          32|
    |exitcond5_fu_1090_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond6_fu_988_p2                |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten5_fu_942_p2        |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten6_fu_1073_p2       |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten8_fu_953_p2        |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten_fu_977_p2         |   icmp   |      0|  0|  21|          33|          33|
    |exitcond_fu_964_p2                 |   icmp   |      0|  0|  18|          31|          31|
    |tmp_32_fu_738_p2                   |   icmp   |      0|  0|  11|           6|           7|
    |tmp_33_fu_763_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |tmp_42_fu_1022_p2                  |   icmp   |      0|  0|  11|           6|           7|
    |tmp_s_fu_718_p2                    |   icmp   |      0|  0|  18|          32|           2|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state51_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_75_fu_768_p2                   |    or    |      0|  0|   9|           9|           1|
    |tmp_77_fu_782_p2                   |    or    |      0|  0|   9|           9|           2|
    |tmp_79_fu_796_p2                   |    or    |      0|  0|   9|           9|           2|
    |tmp_81_fu_810_p2                   |    or    |      0|  0|   9|           9|           3|
    |tmp_83_fu_824_p2                   |    or    |      0|  0|   9|           9|           3|
    |tmp_85_fu_838_p2                   |    or    |      0|  0|   9|           9|           3|
    |tmp_87_fu_852_p2                   |    or    |      0|  0|   9|           9|           3|
    |ch_mid2_fu_994_p3                  |  select  |      0|  0|  32|           1|           1|
    |outch_mid2_fu_1096_p3              |  select  |      0|  0|  32|           1|           1|
    |tmp_38_mid2_v_fu_1104_p3           |  select  |      0|  0|  31|           1|          31|
    |xp_mid2_fu_969_p3                  |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      6|  0|1030|         924|         621|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |IFMCH_curr_2_loc_reg_587         |    9|          2|   32|         64|
    |acc_address0                     |   15|          3|    5|         15|
    |acc_address1                     |  161|         36|    5|        180|
    |acc_d1                           |   15|          3|   32|         96|
    |ap_NS_fsm                        |  261|         61|    1|         61|
    |ap_done                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1          |   15|          3|    1|          3|
    |ap_phi_mux_outpix_phi_fu_700_p4  |    9|          2|   31|         62|
    |buf_address0                     |   15|          3|    8|         24|
    |buf_address1                     |   50|         11|    8|         88|
    |buf_d1                           |   15|          3|   32|         96|
    |ch2_reg_674                      |    9|          2|    6|         12|
    |ch_reg_663                       |    9|          2|   32|         64|
    |i3_reg_608                       |    9|          2|   32|         64|
    |in_V_V_blk_n                     |    9|          2|    1|          2|
    |indvar_flatten5_reg_619          |    9|          2|   63|        126|
    |indvar_flatten6_reg_630          |    9|          2|   32|         64|
    |indvar_flatten7_reg_685          |    9|          2|   63|        126|
    |indvar_flatten_reg_652           |    9|          2|   33|         66|
    |j_reg_597                        |    9|          2|    6|         12|
    |out_V_V_blk_n                    |    9|          2|    1|          2|
    |out_V_V_din                      |   15|          3|   32|         96|
    |outch_reg_707                    |    9|          2|   32|         64|
    |outpix_reg_696                   |    9|          2|   31|         62|
    |real_start                       |    9|          2|    1|          2|
    |xp_reg_641                       |    9|          2|   31|         62|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  745|        166|  554|       1521|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |IFMCH_curr_2                   |  32|   0|   32|          0|
    |IFMCH_curr_2_loc_reg_587       |  32|   0|   32|          0|
    |IFMDim_curr_2                  |  32|   0|   32|          0|
    |KER_bound_reg_1260             |  32|   0|   32|          0|
    |KER_size_0_reg_1225            |  32|   0|   32|          0|
    |KER_size_1_reg_1255            |  32|   0|   32|          0|
    |acc_addr_11_reg_1341           |   5|   0|    5|          0|
    |acc_addr_12_reg_1310           |   5|   0|    5|          0|
    |ap_CS_fsm                      |  60|   0|   60|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |   1|   0|    1|          0|
    |bound6_reg_1245                |  63|   0|   63|          0|
    |bound7_reg_1250                |  63|   0|   63|          0|
    |buf_addr_8_reg_1366            |   8|   0|    8|          0|
    |buf_addr_9_reg_1335            |   8|   0|    8|          0|
    |ch2_reg_674                    |   6|   0|    6|          0|
    |ch_mid2_reg_1305               |  32|   0|   32|          0|
    |ch_reg_663                     |  32|   0|   32|          0|
    |exitcond1_reg_1265             |   1|   0|    1|          0|
    |exitcond_flatten6_reg_1352     |   1|   0|    1|          0|
    |i3_reg_608                     |  32|   0|   32|          0|
    |indvar_flatten5_reg_619        |  63|   0|   63|          0|
    |indvar_flatten6_reg_630        |  32|   0|   32|          0|
    |indvar_flatten7_reg_685        |  63|   0|   63|          0|
    |indvar_flatten_next5_reg_1277  |  63|   0|   63|          0|
    |indvar_flatten_next7_reg_1286  |  32|   0|   32|          0|
    |indvar_flatten_next_reg_1300   |  33|   0|   33|          0|
    |indvar_flatten_reg_652         |  33|   0|   33|          0|
    |j_3_reg_1205                   |   6|   0|    6|          0|
    |j_reg_597                      |   6|   0|    6|          0|
    |outch_reg_707                  |  32|   0|   32|          0|
    |outpix_reg_696                 |  31|   0|   31|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |tmp_12_reg_1230                |  31|   0|   31|          0|
    |tmp_33_reg_1221                |   1|   0|    1|          0|
    |tmp_38_mid2_v_reg_1361         |  31|   0|   31|          0|
    |tmp_42_reg_1326                |   1|   0|    1|          0|
    |tmp_73_reg_1210                |   6|   0|    9|          3|
    |tmp_89_reg_1235                |  32|   0|   33|          1|
    |tmp_90_reg_1240                |  31|   0|   32|          1|
    |tmp_92_reg_1321                |  10|   0|   10|          0|
    |tmp_V_39_reg_1171              |  32|   0|   32|          0|
    |tmp_V_41_reg_1176              |  32|   0|   32|          0|
    |tmp_V_43_reg_1182              |  32|   0|   32|          0|
    |tmp_V_47_reg_1187              |  32|   0|   32|          0|
    |tmp_V_49_reg_1194              |  32|   0|   32|          0|
    |tmp_V_reg_1165                 |  32|   0|   32|          0|
    |xp_mid2_reg_1291               |  31|   0|   31|          0|
    |xp_reg_641                     |  31|   0|   31|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1307|   0| 1312|          5|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|ap_done         | out |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|start_out       | out |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|start_write     | out |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |       in_V_V       |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |       out_V_V      |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

