// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv3_Pipeline_IN_ROW_COL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1,
        weight_buffer_0_address0,
        weight_buffer_0_ce0,
        weight_buffer_0_q0,
        weight_buffer_0_address1,
        weight_buffer_0_ce1,
        weight_buffer_0_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 19'd1;
parameter    ap_ST_fsm_pp0_stage1 = 19'd2;
parameter    ap_ST_fsm_pp0_stage2 = 19'd4;
parameter    ap_ST_fsm_pp0_stage3 = 19'd8;
parameter    ap_ST_fsm_pp0_stage4 = 19'd16;
parameter    ap_ST_fsm_pp0_stage5 = 19'd32;
parameter    ap_ST_fsm_pp0_stage6 = 19'd64;
parameter    ap_ST_fsm_pp0_stage7 = 19'd128;
parameter    ap_ST_fsm_pp0_stage8 = 19'd256;
parameter    ap_ST_fsm_pp0_stage9 = 19'd512;
parameter    ap_ST_fsm_pp0_stage10 = 19'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 19'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 19'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 19'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 19'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 19'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 19'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 19'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
output  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0;
output  [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1;
output  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1;
output  [9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
output  [31:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
input  [31:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0;
output  [9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1;
output  [31:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1;
input  [31:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1;
output  [9:0] weight_buffer_0_address0;
output   weight_buffer_0_ce0;
input  [15:0] weight_buffer_0_q0;
output  [9:0] weight_buffer_0_address1;
output   weight_buffer_0_ce1;
input  [15:0] weight_buffer_0_q1;

reg ap_idle;
reg[9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
reg[31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
reg[9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1;
reg[31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1;
reg[9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
reg[31:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
reg[9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1;
reg[31:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1;
reg[9:0] weight_buffer_0_address0;
reg weight_buffer_0_ce0;
reg[9:0] weight_buffer_0_address1;
reg weight_buffer_0_ce1;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state30_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_subdone;
reg   [0:0] icmp_ln39_reg_4920;
reg    ap_condition_exit_pp0_iter0_stage11;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_subdone;
wire   [31:0] grp_fu_1121_p4;
reg   [31:0] reg_1250;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state28_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state20_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
reg   [31:0] reg_1254;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state23_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state25_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state26_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state27_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
reg   [31:0] reg_1258;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state24_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state21_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
reg   [2:0] r_2_reg_4912;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state31_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] icmp_ln39_fu_1296_p2;
reg   [0:0] icmp_ln39_reg_4920_pp0_iter1_reg;
wire   [0:0] icmp_ln41_fu_1320_p2;
reg   [0:0] icmp_ln41_reg_4924;
wire   [2:0] select_ln39_fu_1326_p3;
reg   [2:0] select_ln39_reg_4932;
wire   [9:0] add_ln56_65_fu_1358_p2;
reg   [9:0] add_ln56_65_reg_4939;
wire   [9:0] empty_244_fu_1379_p1;
reg   [9:0] empty_244_reg_4947;
wire   [0:0] and_ln39_fu_1406_p2;
reg   [0:0] and_ln39_reg_4984;
wire   [2:0] indvars_iv_next600_dup_fu_1412_p2;
reg   [2:0] indvars_iv_next600_dup_reg_4992;
wire   [2:0] select_ln41_1_fu_1432_p3;
reg   [2:0] select_ln41_1_reg_4997;
wire   [15:0] add_ln56_67_fu_1474_p2;
reg   [15:0] add_ln56_67_reg_5002;
wire   [8:0] zext_ln43_fu_1480_p1;
reg   [8:0] zext_ln43_reg_5011;
wire   [6:0] trunc_ln43_fu_1484_p1;
reg   [6:0] trunc_ln43_reg_5018;
wire   [15:0] zext_ln56_12_fu_1508_p1;
reg   [15:0] zext_ln56_12_reg_5023;
wire   [0:0] icmp_ln43_1_fu_1524_p2;
reg   [0:0] icmp_ln43_1_reg_5041;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5047;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5047_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5053;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5053_pp0_iter1_reg;
reg   [0:0] tmp_reg_5059;
reg   [0:0] tmp_reg_5059_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5064;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5064_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5070;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5070_pp0_iter1_reg;
reg   [0:0] tmp_10_reg_5076;
reg   [0:0] tmp_10_reg_5076_pp0_iter1_reg;
wire   [15:0] zext_ln56_18_fu_1606_p1;
reg   [15:0] zext_ln56_18_reg_5081;
wire   [0:0] icmp_ln56_fu_1622_p2;
reg   [0:0] icmp_ln56_reg_5099;
reg   [0:0] tmp_14_reg_5105;
reg   [0:0] tmp_14_reg_5105_pp0_iter1_reg;
wire   [8:0] select_ln56_1_fu_1664_p3;
reg   [8:0] select_ln56_1_reg_5110;
reg   [0:0] tmp_15_reg_5115;
wire   [8:0] add_ln56_63_fu_1690_p2;
reg   [8:0] add_ln56_63_reg_5121;
reg   [0:0] tmp_49_reg_5127;
wire   [8:0] add_ln54_2_fu_1720_p2;
reg   [8:0] add_ln54_2_reg_5133;
reg   [0:0] tmp_52_reg_5139;
wire   [8:0] add_ln54_3_fu_1744_p2;
reg   [0:0] tmp_78_reg_5150;
wire  signed [46:0] sext_ln39_fu_1813_p1;
reg  signed [46:0] sext_ln39_reg_5156;
wire  signed [46:0] sext_ln39_1_fu_1819_p1;
reg  signed [46:0] sext_ln39_1_reg_5161;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5177;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5177_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5183;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5183_pp0_iter1_reg;
wire   [15:0] zext_ln56_24_fu_1887_p1;
reg   [15:0] zext_ln56_24_reg_5189;
reg   [31:0] tmp_16_reg_5207;
wire   [15:0] zext_ln56_31_fu_1928_p1;
reg   [15:0] zext_ln56_31_reg_5212;
wire   [8:0] select_ln56_3_fu_1953_p3;
reg   [8:0] select_ln56_3_reg_5230;
wire  signed [31:0] tmp_s_fu_1960_p4;
reg  signed [31:0] tmp_s_reg_5235;
wire  signed [31:0] tmp_38_fu_1969_p4;
reg  signed [31:0] tmp_38_reg_5241;
wire   [8:0] add_ln54_4_fu_1978_p2;
reg   [0:0] tmp_104_reg_5252;
wire  signed [46:0] sext_ln39_2_fu_2012_p1;
reg  signed [46:0] sext_ln39_2_reg_5258;
wire  signed [46:0] sext_ln39_3_fu_2018_p1;
reg  signed [46:0] sext_ln39_3_reg_5263;
wire   [15:0] add_ln56_69_fu_2095_p2;
reg   [15:0] add_ln56_69_reg_5278;
wire  signed [46:0] sext_ln56_3_fu_2132_p1;
reg  signed [46:0] sext_ln56_3_reg_5298;
wire   [15:0] zext_ln56_38_fu_2162_p1;
reg   [15:0] zext_ln56_38_reg_5303;
reg   [31:0] tmp_53_reg_5321;
reg   [31:0] tmp_77_reg_5326;
wire  signed [31:0] tmp_44_fu_2234_p4;
reg  signed [31:0] tmp_44_reg_5331;
wire  signed [46:0] sext_ln39_4_fu_2243_p1;
reg  signed [46:0] sext_ln39_4_reg_5337;
wire  signed [46:0] sext_ln39_5_fu_2248_p1;
reg  signed [46:0] sext_ln39_5_reg_5342;
wire   [0:0] icmp_ln59_fu_2336_p2;
reg   [0:0] icmp_ln59_reg_5378;
wire  signed [31:0] add_ln59_fu_2342_p2;
reg  signed [31:0] add_ln59_reg_5382;
reg   [31:0] tmp_79_reg_5390;
reg   [31:0] tmp_103_reg_5395;
wire  signed [46:0] sext_ln39_6_fu_2423_p1;
reg  signed [46:0] sext_ln39_6_reg_5400;
wire  signed [46:0] sext_ln39_7_fu_2429_p1;
reg  signed [46:0] sext_ln39_7_reg_5405;
reg   [31:0] tmp_57_reg_5441;
reg   [31:0] tmp_82_reg_5446;
wire  signed [46:0] sext_ln39_8_fu_2564_p1;
reg  signed [46:0] sext_ln39_8_reg_5451;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state29_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire  signed [46:0] sext_ln39_9_fu_2570_p1;
reg  signed [46:0] sext_ln39_9_reg_5456;
wire   [15:0] add_ln56_71_fu_2647_p2;
reg   [15:0] add_ln56_71_reg_5471;
wire  signed [46:0] sext_ln56_9_fu_2695_p1;
reg  signed [46:0] sext_ln56_9_reg_5500;
reg  signed [31:0] tmp_21_reg_5505;
reg   [31:0] tmp_84_reg_5511;
reg   [31:0] tmp_108_reg_5516;
wire  signed [46:0] sext_ln39_10_fu_2806_p1;
reg  signed [46:0] sext_ln39_10_reg_5521;
wire  signed [46:0] sext_ln39_11_fu_2812_p1;
reg  signed [46:0] sext_ln39_11_reg_5526;
wire  signed [31:0] add_ln59_1_fu_2875_p2;
reg  signed [31:0] add_ln59_1_reg_5565;
reg   [31:0] tmp_61_reg_5573;
reg   [31:0] tmp_109_reg_5578;
wire  signed [46:0] sext_ln39_12_fu_2951_p1;
reg  signed [46:0] sext_ln39_12_reg_5583;
wire  signed [46:0] sext_ln39_13_fu_2957_p1;
reg  signed [46:0] sext_ln39_13_reg_5588;
wire   [15:0] add_ln56_73_fu_3044_p2;
reg   [15:0] add_ln56_73_reg_5604;
wire   [15:0] add_ln56_75_fu_3096_p2;
reg   [15:0] add_ln56_75_reg_5614;
wire  signed [46:0] sext_ln56_13_fu_3161_p1;
reg  signed [46:0] sext_ln56_13_reg_5645;
reg   [31:0] tmp_63_reg_5650;
reg   [31:0] tmp_88_reg_5655;
wire  signed [46:0] sext_ln39_14_fu_3231_p1;
reg  signed [46:0] sext_ln39_14_reg_5660;
wire  signed [46:0] sext_ln39_15_fu_3236_p1;
reg  signed [46:0] sext_ln39_15_reg_5666;
wire   [0:0] icmp_ln59_2_fu_3324_p2;
reg   [0:0] icmp_ln59_2_reg_5702;
wire  signed [31:0] add_ln59_2_fu_3330_p2;
reg  signed [31:0] add_ln59_2_reg_5706;
reg   [31:0] tmp_89_reg_5714;
reg   [31:0] tmp_114_reg_5719;
wire  signed [46:0] sext_ln39_16_fu_3411_p1;
reg  signed [46:0] sext_ln39_16_reg_5724;
wire  signed [46:0] sext_ln39_17_fu_3417_p1;
reg  signed [46:0] sext_ln39_17_reg_5729;
reg   [31:0] tmp_67_reg_5765;
reg   [31:0] tmp_92_reg_5770;
wire  signed [46:0] sext_ln39_18_fu_3547_p1;
reg  signed [46:0] sext_ln39_18_reg_5775;
wire    ap_block_pp0_stage11_11001;
wire  signed [46:0] sext_ln39_19_fu_3553_p1;
reg  signed [46:0] sext_ln39_19_reg_5780;
wire  signed [46:0] sext_ln56_19_fu_3618_p1;
reg  signed [46:0] sext_ln56_19_reg_5816;
reg  signed [31:0] tmp_55_reg_5821;
reg   [31:0] tmp_94_reg_5827;
reg   [31:0] tmp_117_reg_5832;
wire  signed [46:0] sext_ln39_20_fu_3729_p1;
reg  signed [46:0] sext_ln39_20_reg_5837;
wire  signed [46:0] sext_ln39_21_fu_3735_p1;
reg  signed [46:0] sext_ln39_21_reg_5842;
wire   [9:0] add_ln39_24_fu_3760_p2;
reg   [9:0] add_ln39_24_reg_5858;
wire  signed [31:0] add_ln59_3_fu_3803_p2;
reg  signed [31:0] add_ln59_3_reg_5886;
reg   [31:0] tmp_71_reg_5894;
reg   [31:0] tmp_118_reg_5899;
wire  signed [46:0] sext_ln39_22_fu_3865_p1;
reg  signed [46:0] sext_ln39_22_reg_5904;
wire  signed [46:0] sext_ln39_23_fu_3871_p1;
reg  signed [46:0] sext_ln39_23_reg_5909;
wire  signed [46:0] sext_ln56_23_fu_3918_p1;
reg  signed [46:0] sext_ln56_23_reg_5920;
reg   [31:0] tmp_73_reg_5925;
wire   [15:0] zext_ln56_45_fu_3940_p1;
reg   [15:0] zext_ln56_45_reg_5930;
reg   [31:0] tmp_98_reg_5957;
reg   [15:0] weight_buffer_0_load_24_reg_5962;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire   [0:0] icmp_ln59_5_fu_4056_p2;
reg   [0:0] icmp_ln59_5_reg_5967;
wire  signed [31:0] add_ln59_5_fu_4062_p2;
reg  signed [31:0] add_ln59_5_reg_5971;
reg  signed [31:0] tmp_70_reg_5979;
wire   [15:0] zext_ln56_52_fu_4109_p1;
reg   [15:0] zext_ln56_52_reg_5985;
reg   [31:0] tmp_106_reg_6012;
reg   [31:0] tmp_111_reg_6017;
reg   [31:0] tmp_121_reg_6022;
wire   [15:0] add_ln56_103_fu_4192_p2;
reg   [15:0] add_ln56_103_reg_6027;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire   [15:0] add_ln56_107_fu_4206_p2;
reg   [15:0] add_ln56_107_reg_6037;
wire   [15:0] add_ln56_108_fu_4210_p2;
reg   [15:0] add_ln56_108_reg_6042;
wire   [0:0] icmp_ln59_6_fu_4226_p2;
reg   [0:0] icmp_ln59_6_reg_6052;
wire  signed [31:0] add_ln59_6_fu_4232_p2;
reg  signed [31:0] add_ln59_6_reg_6056;
wire   [15:0] add_ln56_112_fu_4246_p2;
reg   [15:0] add_ln56_112_reg_6069;
wire   [15:0] add_ln56_113_fu_4250_p2;
reg   [15:0] add_ln56_113_reg_6074;
wire   [0:0] icmp_ln59_10_fu_4304_p2;
reg   [0:0] icmp_ln59_10_reg_6084;
wire  signed [31:0] add_ln59_10_fu_4310_p2;
reg  signed [31:0] add_ln59_10_reg_6088;
reg  signed [31:0] tmp_95_reg_6096;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire   [0:0] icmp_ln59_7_fu_4390_p2;
reg   [0:0] icmp_ln59_7_reg_6112;
wire  signed [31:0] add_ln59_7_fu_4396_p2;
reg  signed [31:0] add_ln59_7_reg_6116;
wire   [0:0] icmp_ln59_11_fu_4418_p2;
reg   [0:0] icmp_ln59_11_reg_6134;
wire  signed [31:0] add_ln59_11_fu_4424_p2;
reg  signed [31:0] add_ln59_11_reg_6138;
reg  signed [31:0] tmp_100_reg_6146;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire   [0:0] icmp_ln59_8_fu_4532_p2;
reg   [0:0] icmp_ln59_8_reg_6172;
wire  signed [31:0] add_ln59_8_fu_4538_p2;
reg  signed [31:0] add_ln59_8_reg_6176;
wire   [0:0] icmp_ln59_12_fu_4555_p2;
reg   [0:0] icmp_ln59_12_reg_6184;
wire  signed [31:0] add_ln59_12_fu_4561_p2;
reg  signed [31:0] add_ln59_12_reg_6188;
reg  signed [31:0] tmp_105_reg_6196;
wire  signed [46:0] sext_ln39_24_fu_4617_p1;
reg  signed [46:0] sext_ln39_24_reg_6202;
wire    ap_block_pp0_stage18_11001;
wire   [0:0] icmp_ln59_4_fu_4665_p2;
reg   [0:0] icmp_ln59_4_reg_6207;
wire   [31:0] add_ln59_4_fu_4671_p2;
reg   [31:0] add_ln59_4_reg_6211;
reg  signed [31:0] tmp_85_reg_6217;
wire   [0:0] icmp_ln59_13_fu_4746_p2;
reg   [0:0] icmp_ln59_13_reg_6233;
wire  signed [31:0] add_ln59_13_fu_4752_p2;
reg  signed [31:0] add_ln59_13_reg_6237;
reg   [31:0] tmp_123_reg_6245;
wire   [0:0] icmp_ln59_9_fu_4815_p2;
reg   [0:0] icmp_ln59_9_reg_6250;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state22_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] add_ln59_9_fu_4821_p2;
reg   [31:0] add_ln59_9_reg_6254;
wire   [0:0] icmp_ln59_14_fu_4866_p2;
reg   [0:0] icmp_ln59_14_reg_6260;
wire   [31:0] add_ln59_14_fu_4872_p2;
reg   [31:0] add_ln59_14_reg_6264;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] select_ln39_2_cast1_fu_1374_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] add_ln39_1_cast_fu_1389_p1;
wire   [63:0] zext_ln56_13_fu_1518_p1;
wire   [63:0] tmp_59_cast_fu_1538_p1;
wire   [63:0] tmp_61_cast_fu_1572_p1;
wire   [63:0] zext_ln56_19_fu_1616_p1;
wire   [63:0] add_ln39_2_cast_fu_1829_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] add_ln39_3_cast_fu_1839_p1;
wire   [63:0] tmp_63_cast_fu_1881_p1;
wire   [63:0] zext_ln56_25_fu_1895_p1;
wire   [63:0] zext_ln56_32_fu_1937_p1;
wire   [63:0] add_ln39_4_cast_fu_2028_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] add_ln39_5_cast_fu_2038_p1;
wire   [63:0] zext_ln56_14_fu_2106_p1;
wire   [63:0] zext_ln56_39_fu_2170_p1;
wire   [63:0] add_ln39_6_cast_fu_2258_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] add_ln39_7_cast_fu_2268_p1;
wire   [63:0] zext_ln56_20_fu_2277_p1;
wire   [63:0] zext_ln56_26_fu_2287_p1;
wire   [63:0] add_ln39_8_cast_fu_2439_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] add_ln39_9_cast_fu_2449_p1;
wire   [63:0] zext_ln56_33_fu_2458_p1;
wire   [63:0] zext_ln56_40_fu_2468_p1;
wire   [63:0] add_ln39_10_cast_fu_2580_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] add_ln39_11_cast_fu_2590_p1;
wire   [63:0] zext_ln56_15_fu_2658_p1;
wire   [63:0] zext_ln56_21_fu_2669_p1;
wire   [63:0] add_ln39_12_cast_fu_2822_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] add_ln39_13_cast_fu_2832_p1;
wire   [63:0] zext_ln56_27_fu_2841_p1;
wire   [63:0] zext_ln56_34_fu_2851_p1;
wire   [63:0] add_ln39_14_cast_fu_2967_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] add_ln39_15_cast_fu_2977_p1;
wire   [63:0] zext_ln56_16_fu_3107_p1;
wire   [63:0] zext_ln56_41_fu_3117_p1;
wire   [63:0] add_ln39_16_cast_fu_3246_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] add_ln39_17_cast_fu_3256_p1;
wire   [63:0] zext_ln56_22_fu_3265_p1;
wire   [63:0] zext_ln56_28_fu_3275_p1;
wire   [63:0] add_ln39_18_cast_fu_3427_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] add_ln39_19_cast_fu_3437_p1;
wire   [63:0] zext_ln56_35_fu_3446_p1;
wire   [63:0] zext_ln56_42_fu_3456_p1;
wire   [63:0] add_ln39_20_cast_fu_3563_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] add_ln39_21_cast_fu_3573_p1;
wire   [63:0] zext_ln56_17_fu_3582_p1;
wire   [63:0] zext_ln56_23_fu_3592_p1;
wire   [63:0] add_ln39_22_cast_fu_3745_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] add_ln39_23_cast_fu_3755_p1;
wire   [63:0] zext_ln56_29_fu_3769_p1;
wire   [63:0] zext_ln56_36_fu_3779_p1;
wire   [63:0] add_ln39_24_cast_fu_3876_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln56_46_fu_3949_p1;
wire   [63:0] zext_ln56_47_fu_3960_p1;
wire   [63:0] zext_ln56_53_fu_4118_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln56_54_fu_4129_p1;
wire   [63:0] zext_ln56_48_fu_4200_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln56_55_fu_4240_p1;
wire   [63:0] zext_ln56_49_fu_4343_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln56_56_fu_4401_p1;
wire   [63:0] zext_ln56_43_fu_4480_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln56_50_fu_4485_p1;
wire   [63:0] zext_ln56_57_fu_4729_p1;
wire    ap_block_pp0_stage18;
reg   [7:0] col_fu_196;
wire   [7:0] add_ln56_64_fu_1696_p2;
wire    ap_loop_init;
reg   [2:0] r_fu_200;
reg   [9:0] indvar_flatten25_fu_204;
wire   [9:0] select_ln41_6_fu_1780_p3;
reg   [5:0] i_fu_208;
wire   [5:0] select_ln39_1_fu_1334_p3;
reg   [13:0] indvar_flatten81_fu_212;
wire   [13:0] add_ln39_25_fu_1302_p2;
wire   [0:0] icmp_ln59_1_fu_2869_p2;
wire   [0:0] icmp_ln59_3_fu_3797_p2;
wire    ap_block_pp0_stage0;
reg  signed [31:0] grp_fu_1073_p0;
wire  signed [46:0] sext_ln56_fu_1844_p1;
wire  signed [46:0] sext_ln56_2_fu_2112_p1;
wire  signed [46:0] sext_ln56_4_fu_2293_p1;
wire  signed [46:0] sext_ln56_6_fu_2482_p1;
wire  signed [46:0] sext_ln56_8_fu_2682_p1;
wire  signed [46:0] sext_ln56_10_fu_2879_p1;
wire  signed [46:0] sext_ln56_12_fu_3130_p1;
wire  signed [46:0] sext_ln56_14_fu_3281_p1;
wire  signed [46:0] sext_ln56_16_fu_3470_p1;
wire  signed [46:0] sext_ln56_18_fu_3605_p1;
wire  signed [46:0] sext_ln56_20_fu_3807_p1;
wire  signed [46:0] sext_ln56_22_fu_3887_p1;
wire  signed [46:0] sext_ln56_25_fu_4014_p1;
wire  signed [46:0] sext_ln56_30_fu_4263_p1;
wire  signed [46:0] sext_ln56_27_fu_4348_p1;
wire  signed [46:0] sext_ln56_28_fu_4490_p1;
wire  signed [46:0] sext_ln56_24_fu_4622_p1;
wire  signed [46:0] sext_ln56_34_fu_4825_p1;
reg  signed [15:0] grp_fu_1073_p1;
reg  signed [31:0] grp_fu_1077_p0;
wire  signed [46:0] sext_ln56_1_fu_1849_p1;
wire  signed [46:0] sext_ln56_5_fu_2347_p1;
wire  signed [46:0] sext_ln56_7_fu_2512_p1;
wire  signed [46:0] sext_ln56_11_fu_2892_p1;
wire  signed [46:0] sext_ln56_15_fu_3335_p1;
wire  signed [46:0] sext_ln56_17_fu_3500_p1;
wire  signed [46:0] sext_ln56_21_fu_3820_p1;
wire  signed [46:0] sext_ln56_26_fu_4067_p1;
wire  signed [46:0] sext_ln56_31_fu_4315_p1;
reg  signed [15:0] grp_fu_1077_p1;
reg  signed [31:0] grp_fu_1081_p0;
wire  signed [46:0] sext_ln56_32_fu_4441_p1;
wire  signed [46:0] sext_ln56_33_fu_4578_p1;
wire  signed [46:0] sext_ln56_29_fu_4689_p1;
reg  signed [15:0] grp_fu_1081_p1;
reg  signed [31:0] grp_fu_1085_p0;
reg  signed [15:0] grp_fu_1085_p1;
reg  signed [31:0] grp_fu_1089_p0;
reg  signed [15:0] grp_fu_1089_p1;
wire   [46:0] grp_fu_1073_p2;
wire   [46:0] grp_fu_1081_p2;
wire   [46:0] grp_fu_1089_p2;
wire   [46:0] grp_fu_1077_p2;
wire   [5:0] add_ln39_fu_1314_p2;
wire   [8:0] tmp_8_fu_1346_p3;
wire   [9:0] zext_ln56_1_fu_1354_p1;
wire   [9:0] zext_ln56_fu_1342_p1;
wire   [5:0] mul_ln39_fu_1368_p0;
wire   [5:0] mul_ln39_fu_1368_p1;
wire   [10:0] mul_ln39_fu_1368_p2;
wire   [9:0] add_ln39_1_fu_1383_p2;
wire   [0:0] icmp_ln43_fu_1400_p2;
wire   [0:0] xor_ln39_fu_1394_p2;
wire   [0:0] or_ln41_fu_1418_p2;
wire   [9:0] zext_ln56_2_fu_1440_p1;
wire   [9:0] add_ln56_66_fu_1444_p2;
wire   [8:0] trunc_ln56_fu_1450_p1;
wire   [10:0] p_shl2_fu_1462_p3;
wire   [15:0] p_shl1_fu_1454_p3;
wire   [15:0] zext_ln56_3_fu_1470_p1;
wire   [7:0] select_ln41_fu_1424_p3;
wire   [0:0] icmp_ln43_2_fu_1488_p2;
wire   [7:0] add_ln43_fu_1494_p2;
wire   [7:0] select_ln43_fu_1500_p3;
wire   [15:0] add_ln56_76_fu_1512_p2;
wire   [9:0] tmp_4_fu_1530_p3;
wire   [6:0] add_ln56_60_fu_1558_p2;
wire   [9:0] tmp_6_fu_1564_p3;
wire   [7:0] add_ln54_fu_1552_p2;
wire   [0:0] icmp_ln56_1_fu_1586_p2;
wire   [7:0] add_ln56_81_fu_1592_p2;
wire   [7:0] select_ln56_fu_1598_p3;
wire   [15:0] add_ln56_82_fu_1610_p2;
wire   [7:0] add_ln56_61_fu_1634_p2;
wire   [8:0] add_ln54_1_fu_1628_p2;
wire   [7:0] xor_ln56_fu_1654_p2;
wire   [0:0] icmp_ln56_2_fu_1648_p2;
wire  signed [8:0] sext_ln56_35_fu_1660_p1;
wire   [8:0] mul_ln56_75_fu_1676_p0;
wire   [10:0] mul_ln56_75_fu_1676_p1;
wire   [18:0] mul_ln56_75_fu_1676_p2;
wire   [8:0] mul_ln56_76_fu_1706_p0;
wire   [10:0] mul_ln56_76_fu_1706_p1;
wire   [18:0] mul_ln56_76_fu_1706_p2;
wire   [8:0] mul_ln56_77_fu_1730_p0;
wire   [10:0] mul_ln56_77_fu_1730_p1;
wire   [18:0] mul_ln56_77_fu_1730_p2;
wire   [8:0] mul_ln56_78_fu_1760_p0;
wire   [10:0] mul_ln56_78_fu_1760_p1;
wire   [18:0] mul_ln56_78_fu_1760_p2;
wire   [9:0] add_ln41_fu_1774_p2;
wire   [9:0] add_ln39_2_fu_1824_p2;
wire   [9:0] add_ln39_3_fu_1834_p2;
wire   [31:0] grp_fu_1093_p4;
wire   [31:0] grp_fu_1102_p4;
wire   [31:0] grp_fu_1111_p4;
wire   [46:0] shl_ln1_fu_1855_p3;
wire   [6:0] add_ln56_62_fu_1869_p2;
wire   [9:0] tmp_13_fu_1874_p3;
wire   [15:0] add_ln56_87_fu_1890_p2;
wire   [46:0] add_ln56_fu_1863_p2;
wire   [0:0] icmp_ln56_3_fu_1911_p2;
wire   [8:0] add_ln56_92_fu_1916_p2;
wire   [8:0] select_ln56_2_fu_1921_p3;
wire   [15:0] add_ln56_93_fu_1932_p2;
wire   [0:0] icmp_ln56_4_fu_1943_p2;
wire   [8:0] add_ln56_98_fu_1948_p2;
wire   [8:0] mul_ln56_79_fu_1993_p0;
wire   [10:0] mul_ln56_79_fu_1993_p1;
wire   [18:0] mul_ln56_79_fu_1993_p2;
wire   [9:0] add_ln39_4_fu_2023_p2;
wire   [9:0] add_ln39_5_fu_2033_p2;
wire   [2:0] indvars_iv_next600_fu_2007_p2;
wire   [2:0] indvars_iv_next600_mid1_fu_2050_p2;
wire   [2:0] select_ln39_2_fu_2043_p3;
wire   [2:0] select_ln41_2_fu_2055_p3;
wire   [9:0] zext_ln56_4_fu_2062_p1;
wire   [9:0] add_ln56_68_fu_2066_p2;
wire   [8:0] trunc_ln56_1_fu_2071_p1;
wire   [10:0] p_shl4_fu_2083_p3;
wire   [15:0] p_shl3_fu_2075_p3;
wire   [15:0] zext_ln56_5_fu_2091_p1;
wire   [15:0] add_ln56_77_fu_2101_p2;
wire   [31:0] grp_fu_1131_p4;
wire   [46:0] shl_ln56_1_fu_2119_p3;
wire   [31:0] grp_fu_1140_p4;
wire   [46:0] add_ln56_1_fu_2126_p2;
wire   [31:0] tmp_51_fu_2138_p4;
wire   [46:0] shl_ln56_2_fu_2148_p3;
wire   [15:0] add_ln56_99_fu_2165_p2;
wire   [46:0] add_ln56_2_fu_2156_p2;
wire   [46:0] shl_ln56_19_fu_2186_p3;
wire   [46:0] add_ln56_20_fu_2194_p2;
wire   [31:0] tmp_76_fu_2200_p4;
wire   [46:0] shl_ln56_20_fu_2210_p3;
wire   [46:0] grp_fu_1085_p2;
wire   [46:0] add_ln56_21_fu_2218_p2;
wire   [9:0] add_ln39_6_fu_2253_p2;
wire   [9:0] add_ln39_7_fu_2263_p2;
wire   [15:0] add_ln56_83_fu_2273_p2;
wire   [15:0] add_ln56_88_fu_2283_p2;
wire   [31:0] grp_fu_1159_p4;
wire   [46:0] shl_ln56_3_fu_2300_p3;
wire   [46:0] add_ln56_3_fu_2307_p2;
wire  signed [31:0] tmp_2_fu_2313_p4;
wire  signed [32:0] sext_ln59_fu_2323_p1;
wire  signed [32:0] sext_ln59_1_fu_2326_p1;
wire   [32:0] sub_ln59_fu_2330_p2;
wire   [31:0] grp_fu_1168_p4;
wire   [46:0] shl_ln56_21_fu_2352_p3;
wire   [46:0] add_ln56_22_fu_2359_p2;
wire   [46:0] shl_ln56_39_fu_2375_p3;
wire   [46:0] add_ln56_40_fu_2383_p2;
wire   [31:0] tmp_102_fu_2389_p4;
wire   [46:0] shl_ln56_40_fu_2399_p3;
wire   [46:0] add_ln56_41_fu_2407_p2;
wire   [9:0] add_ln39_8_fu_2434_p2;
wire   [9:0] add_ln39_9_fu_2444_p2;
wire   [15:0] add_ln56_94_fu_2454_p2;
wire   [15:0] add_ln56_100_fu_2464_p2;
wire   [31:0] grp_fu_1187_p4;
wire   [46:0] shl_ln56_4_fu_2474_p3;
wire   [46:0] add_ln56_4_fu_2488_p2;
wire   [31:0] tmp_56_fu_2494_p4;
wire   [31:0] grp_fu_1196_p4;
wire   [46:0] shl_ln56_5_fu_2504_p3;
wire   [46:0] add_ln56_5_fu_2519_p2;
wire   [46:0] shl_ln56_23_fu_2535_p3;
wire   [46:0] add_ln56_24_fu_2543_p2;
wire   [9:0] add_ln39_10_fu_2575_p2;
wire   [9:0] add_ln39_11_fu_2585_p2;
wire   [2:0] empty_fu_2559_p2;
wire   [2:0] p_mid1_fu_2602_p2;
wire   [2:0] select_ln39_3_fu_2595_p3;
wire   [2:0] select_ln41_3_fu_2607_p3;
wire   [9:0] zext_ln56_6_fu_2614_p1;
wire   [9:0] add_ln56_70_fu_2618_p2;
wire   [8:0] trunc_ln56_2_fu_2623_p1;
wire   [10:0] p_shl6_fu_2635_p3;
wire   [15:0] p_shl5_fu_2627_p3;
wire   [15:0] zext_ln56_7_fu_2643_p1;
wire   [15:0] add_ln56_78_fu_2653_p2;
wire   [15:0] add_ln56_84_fu_2664_p2;
wire   [31:0] grp_fu_1205_p4;
wire   [46:0] shl_ln56_6_fu_2675_p3;
wire   [31:0] grp_fu_1214_p4;
wire   [46:0] add_ln56_6_fu_2689_p2;
wire   [31:0] tmp_58_fu_2701_p4;
wire   [46:0] shl_ln56_7_fu_2711_p3;
wire   [46:0] add_ln56_7_fu_2719_p2;
wire   [46:0] shl_ln56_24_fu_2735_p3;
wire   [46:0] add_ln56_25_fu_2742_p2;
wire   [31:0] tmp_83_fu_2748_p4;
wire   [46:0] shl_ln56_25_fu_2758_p3;
wire   [46:0] add_ln56_26_fu_2766_p2;
wire   [46:0] shl_ln56_43_fu_2782_p3;
wire   [46:0] add_ln56_44_fu_2790_p2;
wire   [9:0] add_ln39_12_fu_2817_p2;
wire   [9:0] add_ln39_13_fu_2827_p2;
wire   [15:0] add_ln56_89_fu_2837_p2;
wire   [15:0] add_ln56_95_fu_2847_p2;
wire  signed [32:0] sext_ln59_2_fu_2857_p1;
wire  signed [32:0] sext_ln59_3_fu_2860_p1;
wire   [32:0] sub_ln59_1_fu_2863_p2;
wire   [46:0] shl_ln56_8_fu_2884_p3;
wire   [46:0] add_ln56_8_fu_2898_p2;
wire   [46:0] shl_ln56_44_fu_2914_p3;
wire   [46:0] add_ln56_45_fu_2921_p2;
wire   [3:0] zext_ln41_fu_2937_p1;
wire   [9:0] add_ln39_14_fu_2962_p2;
wire   [9:0] add_ln39_15_fu_2972_p2;
wire   [2:0] empty_242_fu_2940_p2;
wire   [3:0] empty_243_fu_2945_p2;
wire   [2:0] p_mid121_fu_2999_p2;
wire   [2:0] select_ln39_4_fu_2982_p3;
wire   [2:0] select_ln41_4_fu_3004_p3;
wire   [9:0] zext_ln56_8_fu_3011_p1;
wire   [9:0] add_ln56_72_fu_3015_p2;
wire   [8:0] trunc_ln56_3_fu_3020_p1;
wire   [10:0] p_shl8_fu_3032_p3;
wire   [15:0] p_shl7_fu_3024_p3;
wire   [15:0] zext_ln56_9_fu_3040_p1;
wire   [3:0] zext_ln41_1_fu_2996_p1;
wire   [3:0] p_mid123_fu_3050_p2;
wire   [3:0] select_ln39_5_fu_2989_p3;
wire   [3:0] select_ln41_5_fu_3056_p3;
wire   [9:0] zext_ln56_10_fu_3063_p1;
wire   [9:0] add_ln56_74_fu_3067_p2;
wire   [8:0] trunc_ln56_4_fu_3072_p1;
wire   [10:0] p_shl_fu_3084_p3;
wire   [15:0] p_shl9_fu_3076_p3;
wire   [15:0] zext_ln56_11_fu_3092_p1;
wire   [15:0] add_ln56_79_fu_3102_p2;
wire   [15:0] add_ln56_101_fu_3113_p2;
wire   [46:0] shl_ln56_9_fu_3123_p3;
wire   [46:0] add_ln56_9_fu_3137_p2;
wire   [31:0] tmp_62_fu_3143_p4;
wire   [46:0] shl_ln56_s_fu_3153_p3;
wire   [46:0] add_ln56_10_fu_3167_p2;
wire   [46:0] shl_ln56_27_fu_3183_p3;
wire   [46:0] add_ln56_28_fu_3191_p2;
wire   [31:0] tmp_87_fu_3197_p4;
wire   [46:0] shl_ln56_28_fu_3207_p3;
wire   [46:0] add_ln56_29_fu_3215_p2;
wire   [9:0] add_ln39_16_fu_3241_p2;
wire   [9:0] add_ln39_17_fu_3251_p2;
wire   [15:0] add_ln56_85_fu_3261_p2;
wire   [15:0] add_ln56_90_fu_3271_p2;
wire   [46:0] shl_ln56_10_fu_3288_p3;
wire   [46:0] add_ln56_11_fu_3295_p2;
wire  signed [31:0] tmp_50_fu_3301_p4;
wire  signed [32:0] sext_ln59_4_fu_3311_p1;
wire  signed [32:0] sext_ln59_5_fu_3314_p1;
wire   [32:0] sub_ln59_2_fu_3318_p2;
wire   [46:0] shl_ln56_29_fu_3340_p3;
wire   [46:0] add_ln56_30_fu_3347_p2;
wire   [46:0] shl_ln56_47_fu_3363_p3;
wire   [46:0] add_ln56_48_fu_3371_p2;
wire   [31:0] tmp_113_fu_3377_p4;
wire   [46:0] shl_ln56_48_fu_3387_p3;
wire   [46:0] add_ln56_49_fu_3395_p2;
wire   [9:0] add_ln39_18_fu_3422_p2;
wire   [9:0] add_ln39_19_fu_3432_p2;
wire   [15:0] add_ln56_96_fu_3442_p2;
wire   [15:0] add_ln56_102_fu_3452_p2;
wire   [46:0] shl_ln56_11_fu_3462_p3;
wire   [46:0] add_ln56_12_fu_3476_p2;
wire   [31:0] tmp_66_fu_3482_p4;
wire   [46:0] shl_ln56_12_fu_3492_p3;
wire   [46:0] add_ln56_13_fu_3507_p2;
wire   [46:0] shl_ln56_31_fu_3523_p3;
wire   [46:0] add_ln56_32_fu_3531_p2;
wire   [9:0] add_ln39_20_fu_3558_p2;
wire   [9:0] add_ln39_21_fu_3568_p2;
wire   [15:0] add_ln56_80_fu_3578_p2;
wire   [15:0] add_ln56_86_fu_3588_p2;
wire   [46:0] shl_ln56_13_fu_3598_p3;
wire   [46:0] add_ln56_14_fu_3612_p2;
wire   [31:0] tmp_68_fu_3624_p4;
wire   [46:0] shl_ln56_14_fu_3634_p3;
wire   [46:0] add_ln56_15_fu_3642_p2;
wire   [46:0] shl_ln56_32_fu_3658_p3;
wire   [46:0] add_ln56_33_fu_3665_p2;
wire   [31:0] tmp_93_fu_3671_p4;
wire   [46:0] shl_ln56_33_fu_3681_p3;
wire   [46:0] add_ln56_34_fu_3689_p2;
wire   [46:0] shl_ln56_51_fu_3705_p3;
wire   [46:0] add_ln56_52_fu_3713_p2;
wire   [9:0] add_ln39_22_fu_3740_p2;
wire   [9:0] add_ln39_23_fu_3750_p2;
wire   [15:0] add_ln56_91_fu_3765_p2;
wire   [15:0] add_ln56_97_fu_3775_p2;
wire  signed [32:0] sext_ln59_6_fu_3785_p1;
wire  signed [32:0] sext_ln59_7_fu_3788_p1;
wire   [32:0] sub_ln59_3_fu_3791_p2;
wire   [46:0] shl_ln56_15_fu_3812_p3;
wire   [46:0] add_ln56_16_fu_3826_p2;
wire   [46:0] shl_ln56_52_fu_3842_p3;
wire   [46:0] add_ln56_53_fu_3849_p2;
wire   [46:0] shl_ln56_16_fu_3880_p3;
wire   [46:0] add_ln56_17_fu_3894_p2;
wire   [31:0] tmp_72_fu_3900_p4;
wire   [46:0] shl_ln56_17_fu_3910_p3;
wire   [46:0] add_ln56_18_fu_3924_p2;
wire   [8:0] grp_fu_1750_p2;
wire   [15:0] add_ln56_104_fu_3944_p2;
wire   [15:0] add_ln56_105_fu_3955_p2;
wire   [46:0] shl_ln56_35_fu_3966_p3;
wire   [46:0] add_ln56_36_fu_3974_p2;
wire   [31:0] tmp_97_fu_3980_p4;
wire   [46:0] shl_ln56_36_fu_3990_p3;
wire   [46:0] add_ln56_37_fu_3998_p2;
wire   [31:0] grp_fu_1223_p4;
wire   [46:0] shl_ln56_22_fu_4020_p3;
wire   [46:0] add_ln56_23_fu_4027_p2;
wire  signed [31:0] tmp_65_fu_4033_p4;
wire  signed [32:0] sext_ln59_10_fu_4043_p1;
wire  signed [32:0] sext_ln59_11_fu_4046_p1;
wire   [32:0] sub_ln59_5_fu_4050_p2;
wire   [31:0] grp_fu_1232_p4;
wire   [46:0] shl_ln56_26_fu_4073_p3;
wire   [46:0] add_ln56_27_fu_4080_p2;
wire   [46:0] shl_ln56_41_fu_4096_p3;
wire   [8:0] grp_fu_1983_p2;
wire   [15:0] add_ln56_109_fu_4113_p2;
wire   [15:0] add_ln56_110_fu_4124_p2;
wire   [46:0] add_ln56_42_fu_4103_p2;
wire   [46:0] shl_ln56_45_fu_4145_p3;
wire   [46:0] add_ln56_46_fu_4152_p2;
wire   [46:0] shl_ln56_55_fu_4168_p3;
wire   [46:0] add_ln56_56_fu_4176_p2;
wire   [15:0] add_ln56_106_fu_4196_p2;
wire  signed [32:0] sext_ln59_12_fu_4214_p1;
wire  signed [32:0] sext_ln59_13_fu_4217_p1;
wire   [32:0] sub_ln59_6_fu_4220_p2;
wire   [15:0] add_ln56_111_fu_4236_p2;
wire   [31:0] tmp_43_fu_4254_p4;
wire   [46:0] shl_ln56_42_fu_4268_p3;
wire   [46:0] add_ln56_43_fu_4275_p2;
wire  signed [31:0] tmp_90_fu_4281_p4;
wire  signed [32:0] sext_ln59_20_fu_4291_p1;
wire  signed [32:0] sext_ln59_21_fu_4294_p1;
wire   [32:0] sub_ln59_10_fu_4298_p2;
wire   [31:0] grp_fu_1241_p4;
wire   [46:0] shl_ln56_46_fu_4320_p3;
wire   [46:0] add_ln56_47_fu_4327_p2;
wire   [46:0] shl_ln56_30_fu_4354_p3;
wire   [46:0] add_ln56_31_fu_4361_p2;
wire  signed [31:0] tmp_75_fu_4367_p4;
wire  signed [32:0] sext_ln59_14_fu_4377_p1;
wire  signed [32:0] sext_ln59_15_fu_4380_p1;
wire   [32:0] sub_ln59_7_fu_4384_p2;
wire  signed [32:0] sext_ln59_22_fu_4406_p1;
wire  signed [32:0] sext_ln59_23_fu_4409_p1;
wire   [32:0] sub_ln59_11_fu_4412_p2;
wire   [46:0] shl_ln56_49_fu_4428_p3;
wire   [46:0] add_ln56_50_fu_4435_p2;
wire   [31:0] tmp_115_fu_4446_p4;
wire   [46:0] shl_ln56_50_fu_4456_p3;
wire   [46:0] add_ln56_51_fu_4464_p2;
wire   [46:0] shl_ln56_34_fu_4496_p3;
wire   [46:0] add_ln56_35_fu_4503_p2;
wire  signed [31:0] tmp_80_fu_4509_p4;
wire  signed [32:0] sext_ln59_16_fu_4519_p1;
wire  signed [32:0] sext_ln59_17_fu_4522_p1;
wire   [32:0] sub_ln59_8_fu_4526_p2;
wire  signed [32:0] sext_ln59_24_fu_4543_p1;
wire  signed [32:0] sext_ln59_25_fu_4546_p1;
wire   [32:0] sub_ln59_12_fu_4549_p2;
wire   [46:0] shl_ln56_53_fu_4565_p3;
wire   [46:0] add_ln56_54_fu_4572_p2;
wire   [31:0] tmp_119_fu_4583_p4;
wire   [46:0] shl_ln56_54_fu_4593_p3;
wire   [46:0] add_ln56_55_fu_4601_p2;
wire   [46:0] shl_ln56_18_fu_4629_p3;
wire   [46:0] add_ln56_19_fu_4636_p2;
wire  signed [31:0] tmp_60_fu_4642_p4;
wire  signed [32:0] sext_ln59_8_fu_4652_p1;
wire  signed [32:0] sext_ln59_9_fu_4655_p1;
wire   [32:0] sub_ln59_4_fu_4659_p2;
wire   [46:0] shl_ln56_37_fu_4676_p3;
wire   [46:0] add_ln56_38_fu_4683_p2;
wire   [31:0] tmp_99_fu_4695_p4;
wire   [46:0] shl_ln56_38_fu_4705_p3;
wire   [46:0] add_ln56_39_fu_4713_p2;
wire  signed [32:0] sext_ln59_26_fu_4734_p1;
wire  signed [32:0] sext_ln59_27_fu_4737_p1;
wire   [32:0] sub_ln59_13_fu_4740_p2;
wire   [46:0] shl_ln56_56_fu_4756_p3;
wire   [46:0] add_ln56_57_fu_4763_p2;
wire   [31:0] tmp_122_fu_4769_p4;
wire   [46:0] shl_ln56_57_fu_4779_p3;
wire   [46:0] add_ln56_58_fu_4787_p2;
wire  signed [32:0] sext_ln59_18_fu_4803_p1;
wire  signed [32:0] sext_ln59_19_fu_4806_p1;
wire   [32:0] sub_ln59_9_fu_4809_p2;
wire   [46:0] shl_ln56_58_fu_4830_p3;
wire   [46:0] add_ln56_59_fu_4837_p2;
wire  signed [31:0] tmp_110_fu_4843_p4;
wire  signed [32:0] sext_ln59_28_fu_4853_p1;
wire  signed [32:0] sext_ln59_29_fu_4856_p1;
wire   [32:0] sub_ln59_14_fu_4860_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [18:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [10:0] mul_ln39_fu_1368_p00;
wire   [18:0] mul_ln56_75_fu_1676_p00;
wire   [18:0] mul_ln56_76_fu_1706_p00;
wire   [18:0] mul_ln56_77_fu_1730_p00;
wire   [18:0] mul_ln56_78_fu_1760_p00;
wire   [18:0] mul_ln56_79_fu_1993_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_mul_32s_16s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 47 ))
mul_32s_16s_47_1_1_U550(
    .din0(grp_fu_1073_p0),
    .din1(grp_fu_1073_p1),
    .dout(grp_fu_1073_p2)
);

srcnn_mul_32s_16s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 47 ))
mul_32s_16s_47_1_1_U551(
    .din0(grp_fu_1077_p0),
    .din1(grp_fu_1077_p1),
    .dout(grp_fu_1077_p2)
);

srcnn_mul_32s_16s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 47 ))
mul_32s_16s_47_1_1_U552(
    .din0(grp_fu_1081_p0),
    .din1(grp_fu_1081_p1),
    .dout(grp_fu_1081_p2)
);

srcnn_mul_32s_16s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 47 ))
mul_32s_16s_47_1_1_U553(
    .din0(grp_fu_1085_p0),
    .din1(grp_fu_1085_p1),
    .dout(grp_fu_1085_p2)
);

srcnn_mul_32s_16s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 47 ))
mul_32s_16s_47_1_1_U554(
    .din0(grp_fu_1089_p0),
    .din1(grp_fu_1089_p1),
    .dout(grp_fu_1089_p2)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U555(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(icmp_ln43_1_reg_5041),
    .dout(grp_fu_1093_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U556(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(icmp_ln56_reg_5099),
    .dout(grp_fu_1102_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U557(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_15_reg_5115),
    .dout(grp_fu_1131_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U558(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_49_reg_5127),
    .dout(grp_fu_1140_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U559(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_52_reg_5139),
    .dout(grp_fu_1159_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U560(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(icmp_ln43_1_reg_5041),
    .dout(grp_fu_1168_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U561(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(icmp_ln56_reg_5099),
    .dout(grp_fu_1187_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U562(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_15_reg_5115),
    .dout(grp_fu_1196_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U563(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_49_reg_5127),
    .dout(grp_fu_1205_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U564(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_52_reg_5139),
    .dout(grp_fu_1214_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U565(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_78_reg_5150),
    .dout(grp_fu_1223_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U566(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_78_reg_5150),
    .dout(grp_fu_1232_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U567(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_104_reg_5252),
    .dout(grp_fu_1241_p4)
);

srcnn_mul_6ns_6ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
mul_6ns_6ns_11_1_1_U568(
    .din0(mul_ln39_fu_1368_p0),
    .din1(mul_ln39_fu_1368_p1),
    .dout(mul_ln39_fu_1368_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U569(
    .din0(mul_ln56_75_fu_1676_p0),
    .din1(mul_ln56_75_fu_1676_p1),
    .dout(mul_ln56_75_fu_1676_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U570(
    .din0(mul_ln56_76_fu_1706_p0),
    .din1(mul_ln56_76_fu_1706_p1),
    .dout(mul_ln56_76_fu_1706_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U571(
    .din0(mul_ln56_77_fu_1730_p0),
    .din1(mul_ln56_77_fu_1730_p1),
    .dout(mul_ln56_77_fu_1730_p2)
);

srcnn_urem_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
urem_9ns_9ns_9_13_1_U572(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln54_3_fu_1744_p2),
    .din1(9'd130),
    .ce(1'b1),
    .dout(grp_fu_1750_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U573(
    .din0(mul_ln56_78_fu_1760_p0),
    .din1(mul_ln56_78_fu_1760_p1),
    .dout(mul_ln56_78_fu_1760_p2)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U574(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1),
    .din1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1),
    .din2(tmp_reg_5059),
    .dout(tmp_s_fu_1960_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U575(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0),
    .din1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0),
    .din2(tmp_10_reg_5076),
    .dout(tmp_38_fu_1969_p4)
);

srcnn_urem_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
urem_9ns_9ns_9_13_1_U576(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln54_4_fu_1978_p2),
    .din1(9'd130),
    .ce(1'b1),
    .dout(grp_fu_1983_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U577(
    .din0(mul_ln56_79_fu_1993_p0),
    .din1(mul_ln56_79_fu_1993_p1),
    .dout(mul_ln56_79_fu_1993_p2)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U578(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1),
    .din1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1),
    .din2(tmp_14_reg_5105),
    .dout(tmp_44_fu_2234_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U579(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_104_reg_5252),
    .dout(tmp_43_fu_4254_p4)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage11),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage11)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        col_fu_196 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_fu_196 <= add_ln56_64_fu_1696_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_fu_208 <= 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_208 <= select_ln39_1_fu_1334_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten25_fu_204 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten25_fu_204 <= select_ln41_6_fu_1780_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten81_fu_212 <= 14'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten81_fu_212 <= add_ln39_25_fu_1302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        r_fu_200 <= 3'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_fu_200 <= select_ln41_1_fu_1432_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln39_24_reg_5858 <= add_ln39_24_fu_3760_p2;
        add_ln59_3_reg_5886 <= add_ln59_3_fu_3803_p2;
        sext_ln39_20_reg_5837 <= sext_ln39_20_fu_3729_p1;
        sext_ln39_21_reg_5842 <= sext_ln39_21_fu_3735_p1;
        tmp_118_reg_5899 <= {{add_ln56_53_fu_3849_p2[46:15]}};
        tmp_71_reg_5894 <= {{add_ln56_16_fu_3826_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln54_2_reg_5133 <= add_ln54_2_fu_1720_p2;
        add_ln56_63_reg_5121 <= add_ln56_63_fu_1690_p2;
        add_ln56_65_reg_4939 <= add_ln56_65_fu_1358_p2;
        add_ln56_67_reg_5002[15 : 1] <= add_ln56_67_fu_1474_p2[15 : 1];
        and_ln39_reg_4984 <= and_ln39_fu_1406_p2;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5047 <= tmp_59_cast_fu_1538_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5053 <= tmp_59_cast_fu_1538_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5064 <= tmp_61_cast_fu_1572_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5070 <= tmp_61_cast_fu_1572_p1;
        empty_244_reg_4947 <= empty_244_fu_1379_p1;
        icmp_ln41_reg_4924 <= icmp_ln41_fu_1320_p2;
        icmp_ln43_1_reg_5041 <= icmp_ln43_1_fu_1524_p2;
        icmp_ln56_reg_5099 <= icmp_ln56_fu_1622_p2;
        indvars_iv_next600_dup_reg_4992 <= indvars_iv_next600_dup_fu_1412_p2;
        select_ln39_reg_4932 <= select_ln39_fu_1326_p3;
        select_ln41_1_reg_4997 <= select_ln41_1_fu_1432_p3;
        select_ln56_1_reg_5110 <= select_ln56_1_fu_1664_p3;
        tmp_10_reg_5076 <= add_ln54_fu_1552_p2[32'd7];
        tmp_14_reg_5105 <= add_ln56_61_fu_1634_p2[32'd7];
        tmp_15_reg_5115 <= mul_ln56_75_fu_1676_p2[32'd17];
        tmp_49_reg_5127 <= mul_ln56_76_fu_1706_p2[32'd17];
        tmp_52_reg_5139 <= mul_ln56_77_fu_1730_p2[32'd17];
        tmp_78_reg_5150 <= mul_ln56_78_fu_1760_p2[32'd17];
        tmp_reg_5059 <= select_ln41_fu_1424_p3[32'd7];
        trunc_ln43_reg_5018 <= trunc_ln43_fu_1484_p1;
        zext_ln43_reg_5011[7 : 0] <= zext_ln43_fu_1480_p1[7 : 0];
        zext_ln56_12_reg_5023[7 : 0] <= zext_ln56_12_fu_1508_p1[7 : 0];
        zext_ln56_18_reg_5081[7 : 0] <= zext_ln56_18_fu_1606_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        add_ln56_103_reg_6027 <= add_ln56_103_fu_4192_p2;
        add_ln56_107_reg_6037 <= add_ln56_107_fu_4206_p2;
        add_ln56_108_reg_6042 <= add_ln56_108_fu_4210_p2;
        add_ln56_112_reg_6069 <= add_ln56_112_fu_4246_p2;
        add_ln56_113_reg_6074 <= add_ln56_113_fu_4250_p2;
        add_ln59_10_reg_6088 <= add_ln59_10_fu_4310_p2;
        add_ln59_6_reg_6056 <= add_ln59_6_fu_4232_p2;
        icmp_ln59_10_reg_6084 <= icmp_ln59_10_fu_4304_p2;
        icmp_ln59_6_reg_6052 <= icmp_ln59_6_fu_4226_p2;
        tmp_95_reg_6096 <= {{add_ln56_47_fu_4327_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln56_69_reg_5278[15 : 1] <= add_ln56_69_fu_2095_p2[15 : 1];
        sext_ln39_2_reg_5258 <= sext_ln39_2_fu_2012_p1;
        sext_ln39_3_reg_5263 <= sext_ln39_3_fu_2018_p1;
        sext_ln56_3_reg_5298 <= sext_ln56_3_fu_2132_p1;
        tmp_44_reg_5331 <= tmp_44_fu_2234_p4;
        tmp_53_reg_5321 <= {{add_ln56_2_fu_2156_p2[46:15]}};
        tmp_77_reg_5326 <= {{add_ln56_21_fu_2218_p2[46:15]}};
        zext_ln56_38_reg_5303[8 : 0] <= zext_ln56_38_fu_2162_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln56_71_reg_5471[15 : 1] <= add_ln56_71_fu_2647_p2[15 : 1];
        sext_ln39_8_reg_5451 <= sext_ln39_8_fu_2564_p1;
        sext_ln39_9_reg_5456 <= sext_ln39_9_fu_2570_p1;
        sext_ln56_9_reg_5500 <= sext_ln56_9_fu_2695_p1;
        tmp_108_reg_5516 <= {{add_ln56_44_fu_2790_p2[46:15]}};
        tmp_21_reg_5505 <= {{add_ln56_7_fu_2719_p2[46:15]}};
        tmp_84_reg_5511 <= {{add_ln56_26_fu_2766_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln56_73_reg_5604[15 : 1] <= add_ln56_73_fu_3044_p2[15 : 1];
        add_ln56_75_reg_5614[15 : 1] <= add_ln56_75_fu_3096_p2[15 : 1];
        sext_ln39_12_reg_5583 <= sext_ln39_12_fu_2951_p1;
        sext_ln39_13_reg_5588 <= sext_ln39_13_fu_2957_p1;
        sext_ln56_13_reg_5645 <= sext_ln56_13_fu_3161_p1;
        tmp_63_reg_5650 <= {{add_ln56_10_fu_3167_p2[46:15]}};
        tmp_88_reg_5655 <= {{add_ln56_29_fu_3215_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        add_ln59_11_reg_6138 <= add_ln59_11_fu_4424_p2;
        add_ln59_7_reg_6116 <= add_ln59_7_fu_4396_p2;
        icmp_ln59_11_reg_6134 <= icmp_ln59_11_fu_4418_p2;
        icmp_ln59_7_reg_6112 <= icmp_ln59_7_fu_4390_p2;
        tmp_100_reg_6146 <= {{add_ln56_51_fu_4464_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        add_ln59_12_reg_6188 <= add_ln59_12_fu_4561_p2;
        add_ln59_8_reg_6176 <= add_ln59_8_fu_4538_p2;
        icmp_ln59_12_reg_6184 <= icmp_ln59_12_fu_4555_p2;
        icmp_ln59_8_reg_6172 <= icmp_ln59_8_fu_4532_p2;
        tmp_105_reg_6196 <= {{add_ln56_55_fu_4601_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        add_ln59_13_reg_6237 <= add_ln59_13_fu_4752_p2;
        add_ln59_4_reg_6211 <= add_ln59_4_fu_4671_p2;
        icmp_ln59_13_reg_6233 <= icmp_ln59_13_fu_4746_p2;
        icmp_ln59_4_reg_6207 <= icmp_ln59_4_fu_4665_p2;
        sext_ln39_24_reg_6202 <= sext_ln39_24_fu_4617_p1;
        tmp_123_reg_6245 <= {{add_ln56_58_fu_4787_p2[46:15]}};
        tmp_85_reg_6217 <= {{add_ln56_39_fu_4713_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln59_14_reg_6264 <= add_ln59_14_fu_4872_p2;
        add_ln59_9_reg_6254 <= add_ln59_9_fu_4821_p2;
        icmp_ln59_14_reg_6260 <= icmp_ln59_14_fu_4866_p2;
        icmp_ln59_9_reg_6250 <= icmp_ln59_9_fu_4815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln59_1_reg_5565 <= add_ln59_1_fu_2875_p2;
        sext_ln39_10_reg_5521 <= sext_ln39_10_fu_2806_p1;
        sext_ln39_11_reg_5526 <= sext_ln39_11_fu_2812_p1;
        tmp_109_reg_5578 <= {{add_ln56_45_fu_2921_p2[46:15]}};
        tmp_61_reg_5573 <= {{add_ln56_8_fu_2898_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln59_2_reg_5706 <= add_ln59_2_fu_3330_p2;
        icmp_ln59_2_reg_5702 <= icmp_ln59_2_fu_3324_p2;
        sext_ln39_14_reg_5660 <= sext_ln39_14_fu_3231_p1;
        sext_ln39_15_reg_5666 <= sext_ln39_15_fu_3236_p1;
        tmp_114_reg_5719 <= {{add_ln56_49_fu_3395_p2[46:15]}};
        tmp_89_reg_5714 <= {{add_ln56_30_fu_3347_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        add_ln59_5_reg_5971 <= add_ln59_5_fu_4062_p2;
        icmp_ln59_5_reg_5967 <= icmp_ln59_5_fu_4056_p2;
        tmp_106_reg_6012 <= {{add_ln56_42_fu_4103_p2[46:15]}};
        tmp_111_reg_6017 <= {{add_ln56_46_fu_4152_p2[46:15]}};
        tmp_121_reg_6022 <= {{add_ln56_56_fu_4176_p2[46:15]}};
        tmp_70_reg_5979 <= {{add_ln56_27_fu_4080_p2[46:15]}};
        zext_ln56_52_reg_5985[8 : 0] <= zext_ln56_52_fu_4109_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln59_reg_5382 <= add_ln59_fu_2342_p2;
        icmp_ln59_reg_5378 <= icmp_ln59_fu_2336_p2;
        sext_ln39_4_reg_5337 <= sext_ln39_4_fu_2243_p1;
        sext_ln39_5_reg_5342 <= sext_ln39_5_fu_2248_p1;
        tmp_103_reg_5395 <= {{add_ln56_41_fu_2407_p2[46:15]}};
        tmp_79_reg_5390 <= {{add_ln56_22_fu_2359_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5047_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5047;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5053_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5053;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5064_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5064;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5070_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5070;
        icmp_ln39_reg_4920 <= icmp_ln39_fu_1296_p2;
        icmp_ln39_reg_4920_pp0_iter1_reg <= icmp_ln39_reg_4920;
        r_2_reg_4912 <= r_fu_200;
        tmp_10_reg_5076_pp0_iter1_reg <= tmp_10_reg_5076;
        tmp_14_reg_5105_pp0_iter1_reg <= tmp_14_reg_5105;
        tmp_reg_5059_pp0_iter1_reg <= tmp_reg_5059;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5177 <= tmp_63_cast_fu_1881_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5183 <= tmp_63_cast_fu_1881_p1;
        select_ln56_3_reg_5230 <= select_ln56_3_fu_1953_p3;
        sext_ln39_1_reg_5161 <= sext_ln39_1_fu_1819_p1;
        sext_ln39_reg_5156 <= sext_ln39_fu_1813_p1;
        tmp_104_reg_5252 <= mul_ln56_79_fu_1993_p2[32'd17];
        tmp_16_reg_5207 <= {{add_ln56_fu_1863_p2[46:15]}};
        tmp_38_reg_5241 <= tmp_38_fu_1969_p4;
        tmp_s_reg_5235 <= tmp_s_fu_1960_p4;
        zext_ln56_24_reg_5189[8 : 0] <= zext_ln56_24_fu_1887_p1[8 : 0];
        zext_ln56_31_reg_5212[8 : 0] <= zext_ln56_31_fu_1928_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5177_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5177;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5183_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5183;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1250 <= {{grp_fu_1081_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1254 <= {{grp_fu_1089_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1258 <= {{grp_fu_1077_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        sext_ln39_16_reg_5724 <= sext_ln39_16_fu_3411_p1;
        sext_ln39_17_reg_5729 <= sext_ln39_17_fu_3417_p1;
        tmp_67_reg_5765 <= {{add_ln56_13_fu_3507_p2[46:15]}};
        tmp_92_reg_5770 <= {{add_ln56_32_fu_3531_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        sext_ln39_18_reg_5775 <= sext_ln39_18_fu_3547_p1;
        sext_ln39_19_reg_5780 <= sext_ln39_19_fu_3553_p1;
        sext_ln56_19_reg_5816 <= sext_ln56_19_fu_3618_p1;
        tmp_117_reg_5832 <= {{add_ln56_52_fu_3713_p2[46:15]}};
        tmp_55_reg_5821 <= {{add_ln56_15_fu_3642_p2[46:15]}};
        tmp_94_reg_5827 <= {{add_ln56_34_fu_3689_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        sext_ln39_22_reg_5904 <= sext_ln39_22_fu_3865_p1;
        sext_ln39_23_reg_5909 <= sext_ln39_23_fu_3871_p1;
        sext_ln56_23_reg_5920 <= sext_ln56_23_fu_3918_p1;
        tmp_73_reg_5925 <= {{add_ln56_18_fu_3924_p2[46:15]}};
        tmp_98_reg_5957 <= {{add_ln56_37_fu_3998_p2[46:15]}};
        zext_ln56_45_reg_5930[8 : 0] <= zext_ln56_45_fu_3940_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sext_ln39_6_reg_5400 <= sext_ln39_6_fu_2423_p1;
        sext_ln39_7_reg_5405 <= sext_ln39_7_fu_2429_p1;
        tmp_57_reg_5441 <= {{add_ln56_5_fu_2519_p2[46:15]}};
        tmp_82_reg_5446 <= {{add_ln56_24_fu_2543_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        weight_buffer_0_load_24_reg_5962 <= weight_buffer_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_4920 == 1'd1) & (1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5064_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5177;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5177_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5047_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5064;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5047;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = tmp_61_cast_fu_1572_p1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5064_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5064;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5047_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5177;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5047;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = tmp_63_cast_fu_1881_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = tmp_59_cast_fu_1538_p1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_14_reg_6264;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_13_reg_6237;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_9_reg_6254;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_8_reg_6176;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_12_reg_6188;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_11_reg_6138;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_6_reg_6056;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_5_reg_5971;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = 32'd0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_7_reg_6116;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_4_reg_6211;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_10_reg_6088;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_3_reg_5886;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_2_reg_5706;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_1_reg_5565;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_reg_5382;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = 32'd0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_reg_5076_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_reg_5076_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_10_reg_5076 == 1'd0) 
    & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_10_reg_5076 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln59_3_fu_3797_p2 == 1'd1)) | ((icmp_ln59_12_reg_6184 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln59_9_reg_6250 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_reg_5076_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln59_13_reg_6233 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln59_14_reg_6260 == 1'd1) & (1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln59_4_reg_6207 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5059_pp0_iter1_reg == 1'd0) & (icmp_ln39_reg_4920_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln59_6_reg_6052 == 1'd1) & (icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_10_reg_5076 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln59_5_reg_5967 == 1'd1) & (icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_10_reg_5076 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5059_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_reg_5076_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_14_reg_5105 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln59_reg_5378 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln59_1_fu_2869_p2 == 1'd1)) | ((icmp_ln39_reg_4920 == 1'd0) & (icmp_ln59_2_reg_5702 == 1'd1) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln59_8_reg_6172 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_reg_5076_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln59_7_reg_6112 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_reg_5076 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) 
    | ((icmp_ln59_11_reg_6134 == 1'd1) & (icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_14_reg_5105 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln59_10_reg_6084 == 1'd1) & (icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_14_reg_5105 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_57_fu_4729_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_50_fu_4485_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_56_fu_4401_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_55_fu_4240_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_53_fu_4118_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_46_fu_3949_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_36_fu_3779_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_23_fu_3592_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_42_fu_3456_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_28_fu_3275_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_16_fu_3107_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_34_fu_2851_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_21_fu_2669_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_40_fu_2468_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_26_fu_2287_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_14_fu_2106_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_32_fu_1937_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_19_fu_1616_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_43_fu_4480_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_49_fu_4343_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_48_fu_4200_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_54_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_47_fu_3960_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_29_fu_3769_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_17_fu_3582_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_35_fu_3446_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_22_fu_3265_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_41_fu_3117_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_27_fu_2841_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_15_fu_2658_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_33_fu_2458_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_20_fu_2277_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_39_fu_2170_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_25_fu_1895_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_13_fu_1518_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_57_fu_4729_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_50_fu_4485_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_56_fu_4401_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_55_fu_4240_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_53_fu_4118_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_46_fu_3949_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_36_fu_3779_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_23_fu_3592_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_42_fu_3456_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_28_fu_3275_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_16_fu_3107_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_34_fu_2851_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_21_fu_2669_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_40_fu_2468_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_26_fu_2287_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_14_fu_2106_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_32_fu_1937_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_19_fu_1616_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_43_fu_4480_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_49_fu_4343_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_48_fu_4200_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_54_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_47_fu_3960_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_29_fu_3769_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_17_fu_3582_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_35_fu_3446_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_22_fu_3265_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_41_fu_3117_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_27_fu_2841_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_15_fu_2658_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_33_fu_2458_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_20_fu_2277_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_39_fu_2170_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_25_fu_1895_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_13_fu_1518_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5070_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5183;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5183_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5053_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5070;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5053;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = tmp_61_cast_fu_1572_p1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5070_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5070;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5053_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5183;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5053;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = tmp_63_cast_fu_1881_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = tmp_59_cast_fu_1538_p1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_14_reg_6264;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_13_reg_6237;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_9_reg_6254;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_8_reg_6176;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_12_reg_6188;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_11_reg_6138;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_6_reg_6056;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_5_reg_5971;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = 32'd0;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_7_reg_6116;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_4_reg_6211;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_10_reg_6088;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_3_reg_5886;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_2_reg_5706;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_1_reg_5565;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_reg_5382;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = 32'd0;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_reg_5076_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_reg_5076_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_10_reg_5076 == 1'd1) 
    & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_10_reg_5076 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln59_3_fu_3797_p2 == 1'd1)) | ((icmp_ln59_12_reg_6184 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln59_9_reg_6250 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_reg_5076_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln59_13_reg_6233 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln59_14_reg_6260 == 1'd1) & (1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_14_reg_5105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln59_4_reg_6207 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5059_pp0_iter1_reg == 1'd1) & (icmp_ln39_reg_4920_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln59_6_reg_6052 == 1'd1) & (icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_10_reg_5076 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln59_5_reg_5967 == 1'd1) & (icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_10_reg_5076 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5059_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_reg_5076_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_14_reg_5105 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln59_reg_5378 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln59_1_fu_2869_p2 == 1'd1)) | ((icmp_ln39_reg_4920 == 1'd0) & (icmp_ln59_2_reg_5702 == 1'd1) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5059 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln59_8_reg_6172 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_reg_5076_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln59_7_reg_6112 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_reg_5076 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) 
    | ((icmp_ln59_11_reg_6134 == 1'd1) & (icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_14_reg_5105 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln59_10_reg_6084 == 1'd1) & (icmp_ln39_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_14_reg_5105 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1073_p0 = sext_ln56_34_fu_4825_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1073_p0 = sext_ln56_24_fu_4622_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1073_p0 = sext_ln56_28_fu_4490_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1073_p0 = sext_ln56_27_fu_4348_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1073_p0 = sext_ln56_30_fu_4263_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1073_p0 = sext_ln56_25_fu_4014_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1073_p0 = sext_ln56_22_fu_3887_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1073_p0 = sext_ln56_20_fu_3807_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1073_p0 = sext_ln56_18_fu_3605_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1073_p0 = sext_ln56_16_fu_3470_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1073_p0 = sext_ln56_14_fu_3281_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1073_p0 = sext_ln56_12_fu_3130_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1073_p0 = sext_ln56_10_fu_2879_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1073_p0 = sext_ln56_8_fu_2682_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1073_p0 = sext_ln56_6_fu_2482_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1073_p0 = sext_ln56_4_fu_2293_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1073_p0 = sext_ln56_2_fu_2112_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1073_p0 = sext_ln56_fu_1844_p1;
    end else begin
        grp_fu_1073_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1073_p1 = sext_ln39_24_reg_6202;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1073_p1 = sext_ln39_24_fu_4617_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1073_p1 = sext_ln39_19_reg_5780;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1073_p1 = sext_ln39_14_reg_5660;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1073_p1 = sext_ln39_4_reg_5337;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1073_p1 = sext_ln39_22_fu_3865_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1073_p1 = sext_ln39_20_fu_3729_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1073_p1 = sext_ln39_18_fu_3547_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1073_p1 = sext_ln39_16_fu_3411_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1073_p1 = sext_ln39_14_fu_3231_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1073_p1 = sext_ln39_12_fu_2951_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1073_p1 = sext_ln39_10_fu_2806_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1073_p1 = sext_ln39_8_fu_2564_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1073_p1 = sext_ln39_6_fu_2423_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1073_p1 = sext_ln39_4_fu_2243_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1073_p1 = sext_ln39_2_fu_2012_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1073_p1 = sext_ln39_fu_1813_p1;
    end else begin
        grp_fu_1073_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1077_p0 = sext_ln56_24_fu_4622_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_1077_p0 = sext_ln56_28_fu_4490_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_1077_p0 = sext_ln56_27_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            grp_fu_1077_p0 = sext_ln56_31_fu_4315_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1077_p0 = sext_ln56_26_fu_4067_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1077_p0 = sext_ln56_23_fu_3918_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1077_p0 = sext_ln56_21_fu_3820_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1077_p0 = sext_ln56_19_fu_3618_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1077_p0 = sext_ln56_17_fu_3500_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1077_p0 = sext_ln56_15_fu_3335_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1077_p0 = sext_ln56_13_fu_3161_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1077_p0 = sext_ln56_11_fu_2892_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1077_p0 = sext_ln56_9_fu_2695_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1077_p0 = sext_ln56_7_fu_2512_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1077_p0 = sext_ln56_5_fu_2347_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1077_p0 = sext_ln56_3_fu_2132_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1077_p0 = sext_ln56_1_fu_1849_p1;
        end else begin
            grp_fu_1077_p0 = 'bx;
        end
    end else begin
        grp_fu_1077_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1077_p1 = sext_ln39_23_reg_5909;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1077_p1 = sext_ln39_18_reg_5775;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1077_p1 = sext_ln39_13_reg_5588;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1077_p1 = sext_ln39_9_reg_5456;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1077_p1 = sext_ln39_23_fu_3871_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1077_p1 = sext_ln39_21_fu_3735_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1077_p1 = sext_ln39_19_fu_3553_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1077_p1 = sext_ln39_17_fu_3417_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1077_p1 = sext_ln39_15_fu_3236_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1077_p1 = sext_ln39_13_fu_2957_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1077_p1 = sext_ln39_11_fu_2812_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1077_p1 = sext_ln39_9_fu_2570_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1077_p1 = sext_ln39_7_fu_2429_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1077_p1 = sext_ln39_5_fu_2248_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1077_p1 = sext_ln39_3_fu_2018_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1077_p1 = sext_ln39_1_fu_1819_p1;
    end else begin
        grp_fu_1077_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1081_p0 = sext_ln56_29_fu_4689_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_1081_p0 = sext_ln56_33_fu_4578_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_1081_p0 = sext_ln56_32_fu_4441_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1081_p0 = sext_ln56_25_fu_4014_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1081_p0 = sext_ln56_22_fu_3887_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1081_p0 = sext_ln56_21_fu_3820_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1081_p0 = sext_ln56_18_fu_3605_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1081_p0 = sext_ln56_16_fu_3470_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1081_p0 = sext_ln56_14_fu_3281_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1081_p0 = sext_ln56_12_fu_3130_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1081_p0 = sext_ln56_11_fu_2892_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1081_p0 = sext_ln56_8_fu_2682_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1081_p0 = sext_ln56_6_fu_2482_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1081_p0 = sext_ln56_4_fu_2293_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1081_p0 = sext_ln56_2_fu_2112_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1081_p0 = sext_ln56_1_fu_1849_p1;
        end else begin
            grp_fu_1081_p0 = 'bx;
        end
    end else begin
        grp_fu_1081_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1081_p1 = sext_ln39_24_fu_4617_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1081_p1 = sext_ln39_19_reg_5780;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1081_p1 = sext_ln39_14_reg_5660;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1081_p1 = sext_ln39_21_reg_5842;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1081_p1 = sext_ln39_20_fu_3729_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1081_p1 = sext_ln39_17_reg_5729;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1081_p1 = sext_ln39_15_reg_5666;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1081_p1 = sext_ln39_13_reg_5588;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1081_p1 = sext_ln39_11_reg_5526;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1081_p1 = sext_ln39_10_fu_2806_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1081_p1 = sext_ln39_7_reg_5405;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1081_p1 = sext_ln39_5_reg_5342;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1081_p1 = sext_ln39_3_reg_5263;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1081_p1 = sext_ln39_1_reg_5161;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1081_p1 = sext_ln39_fu_1813_p1;
    end else begin
        grp_fu_1081_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1085_p0 = sext_ln56_24_fu_4622_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1085_p0 = sext_ln56_26_fu_4067_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1085_p0 = sext_ln56_23_fu_3918_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1085_p0 = sext_ln56_19_reg_5816;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1085_p0 = sext_ln56_19_fu_3618_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1085_p0 = sext_ln56_17_fu_3500_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1085_p0 = sext_ln56_13_reg_5645;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1085_p0 = sext_ln56_13_fu_3161_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1085_p0 = sext_ln56_9_reg_5500;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1085_p0 = sext_ln56_9_fu_2695_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1085_p0 = sext_ln56_7_fu_2512_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1085_p0 = sext_ln56_3_reg_5298;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1085_p0 = sext_ln56_3_fu_2132_p1;
        end else begin
            grp_fu_1085_p0 = 'bx;
        end
    end else begin
        grp_fu_1085_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1085_p1 = sext_ln39_22_reg_5904;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1085_p1 = sext_ln39_8_reg_5451;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1085_p1 = sext_ln39_22_fu_3865_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1085_p1 = sext_ln39_17_reg_5729;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1085_p1 = sext_ln39_18_fu_3547_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1085_p1 = sext_ln39_16_fu_3411_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1085_p1 = sext_ln39_11_reg_5526;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1085_p1 = sext_ln39_12_fu_2951_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1085_p1 = sext_ln39_7_reg_5405;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1085_p1 = sext_ln39_8_fu_2564_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1085_p1 = sext_ln39_6_fu_2423_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1085_p1 = sext_ln39_1_reg_5161;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1085_p1 = sext_ln39_2_fu_2012_p1;
        end else begin
            grp_fu_1085_p1 = 'bx;
        end
    end else begin
        grp_fu_1085_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1089_p0 = sext_ln56_29_fu_4689_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1089_p0 = sext_ln56_23_reg_5920;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1089_p0 = sext_ln56_22_fu_3887_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1089_p0 = sext_ln56_18_fu_3605_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1089_p0 = sext_ln56_17_fu_3500_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1089_p0 = sext_ln56_14_fu_3281_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1089_p0 = sext_ln56_12_fu_3130_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1089_p0 = sext_ln56_8_fu_2682_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1089_p0 = sext_ln56_7_fu_2512_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1089_p0 = sext_ln56_4_fu_2293_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1089_p0 = sext_ln56_2_fu_2112_p1;
        end else begin
            grp_fu_1089_p0 = 'bx;
        end
    end else begin
        grp_fu_1089_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1089_p1 = sext_ln39_23_reg_5909;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1089_p1 = sext_ln39_21_reg_5842;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1089_p1 = sext_ln39_20_reg_5837;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1089_p1 = sext_ln39_16_reg_5724;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1089_p1 = sext_ln39_15_reg_5666;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1089_p1 = sext_ln39_12_reg_5583;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1089_p1 = sext_ln39_10_reg_5521;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1089_p1 = sext_ln39_6_reg_5400;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1089_p1 = sext_ln39_5_reg_5342;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1089_p1 = sext_ln39_2_reg_5258;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1089_p1 = sext_ln39_reg_5156;
        end else begin
            grp_fu_1089_p1 = 'bx;
        end
    end else begin
        grp_fu_1089_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            weight_buffer_0_address0 = add_ln39_24_cast_fu_3876_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            weight_buffer_0_address0 = add_ln39_23_cast_fu_3755_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            weight_buffer_0_address0 = add_ln39_21_cast_fu_3573_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            weight_buffer_0_address0 = add_ln39_19_cast_fu_3437_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            weight_buffer_0_address0 = add_ln39_17_cast_fu_3256_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            weight_buffer_0_address0 = add_ln39_15_cast_fu_2977_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weight_buffer_0_address0 = add_ln39_13_cast_fu_2832_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weight_buffer_0_address0 = add_ln39_11_cast_fu_2590_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weight_buffer_0_address0 = add_ln39_9_cast_fu_2449_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buffer_0_address0 = add_ln39_7_cast_fu_2268_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buffer_0_address0 = add_ln39_5_cast_fu_2038_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buffer_0_address0 = add_ln39_3_cast_fu_1839_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buffer_0_address0 = add_ln39_1_cast_fu_1389_p1;
        end else begin
            weight_buffer_0_address0 = 'bx;
        end
    end else begin
        weight_buffer_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            weight_buffer_0_address1 = add_ln39_22_cast_fu_3745_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            weight_buffer_0_address1 = add_ln39_20_cast_fu_3563_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            weight_buffer_0_address1 = add_ln39_18_cast_fu_3427_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            weight_buffer_0_address1 = add_ln39_16_cast_fu_3246_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            weight_buffer_0_address1 = add_ln39_14_cast_fu_2967_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weight_buffer_0_address1 = add_ln39_12_cast_fu_2822_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weight_buffer_0_address1 = add_ln39_10_cast_fu_2580_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weight_buffer_0_address1 = add_ln39_8_cast_fu_2439_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buffer_0_address1 = add_ln39_6_cast_fu_2258_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buffer_0_address1 = add_ln39_4_cast_fu_2028_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buffer_0_address1 = add_ln39_2_cast_fu_1829_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buffer_0_address1 = select_ln39_2_cast1_fu_1374_p1;
        end else begin
            weight_buffer_0_address1 = 'bx;
        end
    end else begin
        weight_buffer_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weight_buffer_0_ce0 = 1'b1;
    end else begin
        weight_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weight_buffer_0_ce1 = 1'b1;
    end else begin
        weight_buffer_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage11)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_10_cast_fu_2580_p1 = add_ln39_10_fu_2575_p2;

assign add_ln39_10_fu_2575_p2 = (empty_244_reg_4947 + 10'd10);

assign add_ln39_11_cast_fu_2590_p1 = add_ln39_11_fu_2585_p2;

assign add_ln39_11_fu_2585_p2 = (empty_244_reg_4947 + 10'd11);

assign add_ln39_12_cast_fu_2822_p1 = add_ln39_12_fu_2817_p2;

assign add_ln39_12_fu_2817_p2 = (empty_244_reg_4947 + 10'd12);

assign add_ln39_13_cast_fu_2832_p1 = add_ln39_13_fu_2827_p2;

assign add_ln39_13_fu_2827_p2 = (empty_244_reg_4947 + 10'd13);

assign add_ln39_14_cast_fu_2967_p1 = add_ln39_14_fu_2962_p2;

assign add_ln39_14_fu_2962_p2 = (empty_244_reg_4947 + 10'd14);

assign add_ln39_15_cast_fu_2977_p1 = add_ln39_15_fu_2972_p2;

assign add_ln39_15_fu_2972_p2 = (empty_244_reg_4947 + 10'd15);

assign add_ln39_16_cast_fu_3246_p1 = add_ln39_16_fu_3241_p2;

assign add_ln39_16_fu_3241_p2 = (empty_244_reg_4947 + 10'd16);

assign add_ln39_17_cast_fu_3256_p1 = add_ln39_17_fu_3251_p2;

assign add_ln39_17_fu_3251_p2 = (empty_244_reg_4947 + 10'd17);

assign add_ln39_18_cast_fu_3427_p1 = add_ln39_18_fu_3422_p2;

assign add_ln39_18_fu_3422_p2 = (empty_244_reg_4947 + 10'd18);

assign add_ln39_19_cast_fu_3437_p1 = add_ln39_19_fu_3432_p2;

assign add_ln39_19_fu_3432_p2 = (empty_244_reg_4947 + 10'd19);

assign add_ln39_1_cast_fu_1389_p1 = add_ln39_1_fu_1383_p2;

assign add_ln39_1_fu_1383_p2 = (empty_244_fu_1379_p1 + 10'd1);

assign add_ln39_20_cast_fu_3563_p1 = add_ln39_20_fu_3558_p2;

assign add_ln39_20_fu_3558_p2 = (empty_244_reg_4947 + 10'd20);

assign add_ln39_21_cast_fu_3573_p1 = add_ln39_21_fu_3568_p2;

assign add_ln39_21_fu_3568_p2 = (empty_244_reg_4947 + 10'd21);

assign add_ln39_22_cast_fu_3745_p1 = add_ln39_22_fu_3740_p2;

assign add_ln39_22_fu_3740_p2 = (empty_244_reg_4947 + 10'd22);

assign add_ln39_23_cast_fu_3755_p1 = add_ln39_23_fu_3750_p2;

assign add_ln39_23_fu_3750_p2 = (empty_244_reg_4947 + 10'd23);

assign add_ln39_24_cast_fu_3876_p1 = add_ln39_24_reg_5858;

assign add_ln39_24_fu_3760_p2 = (empty_244_reg_4947 + 10'd24);

assign add_ln39_25_fu_1302_p2 = (indvar_flatten81_fu_212 + 14'd1);

assign add_ln39_2_cast_fu_1829_p1 = add_ln39_2_fu_1824_p2;

assign add_ln39_2_fu_1824_p2 = (empty_244_reg_4947 + 10'd2);

assign add_ln39_3_cast_fu_1839_p1 = add_ln39_3_fu_1834_p2;

assign add_ln39_3_fu_1834_p2 = (empty_244_reg_4947 + 10'd3);

assign add_ln39_4_cast_fu_2028_p1 = add_ln39_4_fu_2023_p2;

assign add_ln39_4_fu_2023_p2 = (empty_244_reg_4947 + 10'd4);

assign add_ln39_5_cast_fu_2038_p1 = add_ln39_5_fu_2033_p2;

assign add_ln39_5_fu_2033_p2 = (empty_244_reg_4947 + 10'd5);

assign add_ln39_6_cast_fu_2258_p1 = add_ln39_6_fu_2253_p2;

assign add_ln39_6_fu_2253_p2 = (empty_244_reg_4947 + 10'd6);

assign add_ln39_7_cast_fu_2268_p1 = add_ln39_7_fu_2263_p2;

assign add_ln39_7_fu_2263_p2 = (empty_244_reg_4947 + 10'd7);

assign add_ln39_8_cast_fu_2439_p1 = add_ln39_8_fu_2434_p2;

assign add_ln39_8_fu_2434_p2 = (empty_244_reg_4947 + 10'd8);

assign add_ln39_9_cast_fu_2449_p1 = add_ln39_9_fu_2444_p2;

assign add_ln39_9_fu_2444_p2 = (empty_244_reg_4947 + 10'd9);

assign add_ln39_fu_1314_p2 = (i_fu_208 + 6'd1);

assign add_ln41_fu_1774_p2 = (indvar_flatten25_fu_204 + 10'd1);

assign add_ln43_fu_1494_p2 = (select_ln41_fu_1424_p3 + 8'd126);

assign add_ln54_1_fu_1628_p2 = (zext_ln43_fu_1480_p1 + 9'd2);

assign add_ln54_2_fu_1720_p2 = (zext_ln43_fu_1480_p1 + 9'd4);

assign add_ln54_3_fu_1744_p2 = (zext_ln43_fu_1480_p1 + 9'd5);

assign add_ln54_4_fu_1978_p2 = (zext_ln43_reg_5011 + 9'd6);

assign add_ln54_fu_1552_p2 = (select_ln41_fu_1424_p3 + 8'd1);

assign add_ln56_100_fu_2464_p2 = (add_ln56_69_reg_5278 + zext_ln56_38_reg_5303);

assign add_ln56_101_fu_3113_p2 = (add_ln56_71_reg_5471 + zext_ln56_38_reg_5303);

assign add_ln56_102_fu_3452_p2 = (add_ln56_73_reg_5604 + zext_ln56_38_reg_5303);

assign add_ln56_103_fu_4192_p2 = (add_ln56_75_reg_5614 + zext_ln56_38_reg_5303);

assign add_ln56_104_fu_3944_p2 = (add_ln56_69_reg_5278 + zext_ln56_45_fu_3940_p1);

assign add_ln56_105_fu_3955_p2 = (add_ln56_67_reg_5002 + zext_ln56_45_fu_3940_p1);

assign add_ln56_106_fu_4196_p2 = (add_ln56_71_reg_5471 + zext_ln56_45_reg_5930);

assign add_ln56_107_fu_4206_p2 = (add_ln56_73_reg_5604 + zext_ln56_45_reg_5930);

assign add_ln56_108_fu_4210_p2 = (add_ln56_75_reg_5614 + zext_ln56_45_reg_5930);

assign add_ln56_109_fu_4113_p2 = (add_ln56_69_reg_5278 + zext_ln56_52_fu_4109_p1);

assign add_ln56_10_fu_3167_p2 = (shl_ln56_s_fu_3153_p3 + grp_fu_1077_p2);

assign add_ln56_110_fu_4124_p2 = (add_ln56_67_reg_5002 + zext_ln56_52_fu_4109_p1);

assign add_ln56_111_fu_4236_p2 = (add_ln56_71_reg_5471 + zext_ln56_52_reg_5985);

assign add_ln56_112_fu_4246_p2 = (add_ln56_73_reg_5604 + zext_ln56_52_reg_5985);

assign add_ln56_113_fu_4250_p2 = (add_ln56_75_reg_5614 + zext_ln56_52_reg_5985);

assign add_ln56_11_fu_3295_p2 = (shl_ln56_10_fu_3288_p3 + grp_fu_1073_p2);

assign add_ln56_12_fu_3476_p2 = (shl_ln56_11_fu_3462_p3 + grp_fu_1073_p2);

assign add_ln56_13_fu_3507_p2 = (shl_ln56_12_fu_3492_p3 + grp_fu_1077_p2);

assign add_ln56_14_fu_3612_p2 = (shl_ln56_13_fu_3598_p3 + grp_fu_1073_p2);

assign add_ln56_15_fu_3642_p2 = (shl_ln56_14_fu_3634_p3 + grp_fu_1077_p2);

assign add_ln56_16_fu_3826_p2 = (shl_ln56_15_fu_3812_p3 + grp_fu_1077_p2);

assign add_ln56_17_fu_3894_p2 = (shl_ln56_16_fu_3880_p3 + grp_fu_1073_p2);

assign add_ln56_18_fu_3924_p2 = (shl_ln56_17_fu_3910_p3 + grp_fu_1077_p2);

assign add_ln56_19_fu_4636_p2 = (shl_ln56_18_fu_4629_p3 + grp_fu_1073_p2);

assign add_ln56_1_fu_2126_p2 = (shl_ln56_1_fu_2119_p3 + grp_fu_1073_p2);

assign add_ln56_20_fu_2194_p2 = (shl_ln56_19_fu_2186_p3 + grp_fu_1081_p2);

assign add_ln56_21_fu_2218_p2 = (shl_ln56_20_fu_2210_p3 + grp_fu_1085_p2);

assign add_ln56_22_fu_2359_p2 = (shl_ln56_21_fu_2352_p3 + grp_fu_1081_p2);

assign add_ln56_23_fu_4027_p2 = (shl_ln56_22_fu_4020_p3 + grp_fu_1073_p2);

assign add_ln56_24_fu_2543_p2 = (shl_ln56_23_fu_2535_p3 + grp_fu_1085_p2);

assign add_ln56_25_fu_2742_p2 = (shl_ln56_24_fu_2735_p3 + grp_fu_1081_p2);

assign add_ln56_26_fu_2766_p2 = (shl_ln56_25_fu_2758_p3 + grp_fu_1085_p2);

assign add_ln56_27_fu_4080_p2 = (shl_ln56_26_fu_4073_p3 + grp_fu_1077_p2);

assign add_ln56_28_fu_3191_p2 = (shl_ln56_27_fu_3183_p3 + grp_fu_1081_p2);

assign add_ln56_29_fu_3215_p2 = (shl_ln56_28_fu_3207_p3 + grp_fu_1085_p2);

assign add_ln56_2_fu_2156_p2 = (shl_ln56_2_fu_2148_p3 + grp_fu_1077_p2);

assign add_ln56_30_fu_3347_p2 = (shl_ln56_29_fu_3340_p3 + grp_fu_1081_p2);

assign add_ln56_31_fu_4361_p2 = (shl_ln56_30_fu_4354_p3 + grp_fu_1073_p2);

assign add_ln56_32_fu_3531_p2 = (shl_ln56_31_fu_3523_p3 + grp_fu_1085_p2);

assign add_ln56_33_fu_3665_p2 = (shl_ln56_32_fu_3658_p3 + grp_fu_1081_p2);

assign add_ln56_34_fu_3689_p2 = (shl_ln56_33_fu_3681_p3 + grp_fu_1085_p2);

assign add_ln56_35_fu_4503_p2 = (shl_ln56_34_fu_4496_p3 + grp_fu_1073_p2);

assign add_ln56_36_fu_3974_p2 = (shl_ln56_35_fu_3966_p3 + grp_fu_1081_p2);

assign add_ln56_37_fu_3998_p2 = (shl_ln56_36_fu_3990_p3 + grp_fu_1085_p2);

assign add_ln56_38_fu_4683_p2 = (shl_ln56_37_fu_4676_p3 + grp_fu_1077_p2);

assign add_ln56_39_fu_4713_p2 = (shl_ln56_38_fu_4705_p3 + grp_fu_1081_p2);

assign add_ln56_3_fu_2307_p2 = (shl_ln56_3_fu_2300_p3 + grp_fu_1073_p2);

assign add_ln56_40_fu_2383_p2 = (shl_ln56_39_fu_2375_p3 + grp_fu_1085_p2);

assign add_ln56_41_fu_2407_p2 = (shl_ln56_40_fu_2399_p3 + grp_fu_1089_p2);

assign add_ln56_42_fu_4103_p2 = (shl_ln56_41_fu_4096_p3 + grp_fu_1081_p2);

assign add_ln56_43_fu_4275_p2 = (shl_ln56_42_fu_4268_p3 + grp_fu_1073_p2);

assign add_ln56_44_fu_2790_p2 = (shl_ln56_43_fu_2782_p3 + grp_fu_1089_p2);

assign add_ln56_45_fu_2921_p2 = (shl_ln56_44_fu_2914_p3 + grp_fu_1085_p2);

assign add_ln56_46_fu_4152_p2 = (shl_ln56_45_fu_4145_p3 + grp_fu_1085_p2);

assign add_ln56_47_fu_4327_p2 = (shl_ln56_46_fu_4320_p3 + grp_fu_1077_p2);

assign add_ln56_48_fu_3371_p2 = (shl_ln56_47_fu_3363_p3 + grp_fu_1085_p2);

assign add_ln56_49_fu_3395_p2 = (shl_ln56_48_fu_3387_p3 + grp_fu_1089_p2);

assign add_ln56_4_fu_2488_p2 = (shl_ln56_4_fu_2474_p3 + grp_fu_1073_p2);

assign add_ln56_50_fu_4435_p2 = (shl_ln56_49_fu_4428_p3 + grp_fu_1077_p2);

assign add_ln56_51_fu_4464_p2 = (shl_ln56_50_fu_4456_p3 + grp_fu_1081_p2);

assign add_ln56_52_fu_3713_p2 = (shl_ln56_51_fu_3705_p3 + grp_fu_1089_p2);

assign add_ln56_53_fu_3849_p2 = (shl_ln56_52_fu_3842_p3 + grp_fu_1085_p2);

assign add_ln56_54_fu_4572_p2 = (shl_ln56_53_fu_4565_p3 + grp_fu_1077_p2);

assign add_ln56_55_fu_4601_p2 = (shl_ln56_54_fu_4593_p3 + grp_fu_1081_p2);

assign add_ln56_56_fu_4176_p2 = (shl_ln56_55_fu_4168_p3 + grp_fu_1089_p2);

assign add_ln56_57_fu_4763_p2 = (shl_ln56_56_fu_4756_p3 + grp_fu_1085_p2);

assign add_ln56_58_fu_4787_p2 = (shl_ln56_57_fu_4779_p3 + grp_fu_1089_p2);

assign add_ln56_59_fu_4837_p2 = (shl_ln56_58_fu_4830_p3 + grp_fu_1073_p2);

assign add_ln56_5_fu_2519_p2 = (shl_ln56_5_fu_2504_p3 + grp_fu_1077_p2);

assign add_ln56_60_fu_1558_p2 = (trunc_ln43_fu_1484_p1 + 7'd1);

assign add_ln56_61_fu_1634_p2 = (select_ln41_fu_1424_p3 + 8'd2);

assign add_ln56_62_fu_1869_p2 = (trunc_ln43_reg_5018 + 7'd2);

assign add_ln56_63_fu_1690_p2 = (zext_ln43_fu_1480_p1 + 9'd3);

assign add_ln56_64_fu_1696_p2 = (select_ln41_fu_1424_p3 + 8'd3);

assign add_ln56_65_fu_1358_p2 = (zext_ln56_1_fu_1354_p1 + zext_ln56_fu_1342_p1);

assign add_ln56_66_fu_1444_p2 = (add_ln56_65_fu_1358_p2 + zext_ln56_2_fu_1440_p1);

assign add_ln56_67_fu_1474_p2 = (p_shl1_fu_1454_p3 + zext_ln56_3_fu_1470_p1);

assign add_ln56_68_fu_2066_p2 = (add_ln56_65_reg_4939 + zext_ln56_4_fu_2062_p1);

assign add_ln56_69_fu_2095_p2 = (p_shl3_fu_2075_p3 + zext_ln56_5_fu_2091_p1);

assign add_ln56_6_fu_2689_p2 = (shl_ln56_6_fu_2675_p3 + grp_fu_1073_p2);

assign add_ln56_70_fu_2618_p2 = (add_ln56_65_reg_4939 + zext_ln56_6_fu_2614_p1);

assign add_ln56_71_fu_2647_p2 = (p_shl5_fu_2627_p3 + zext_ln56_7_fu_2643_p1);

assign add_ln56_72_fu_3015_p2 = (add_ln56_65_reg_4939 + zext_ln56_8_fu_3011_p1);

assign add_ln56_73_fu_3044_p2 = (p_shl7_fu_3024_p3 + zext_ln56_9_fu_3040_p1);

assign add_ln56_74_fu_3067_p2 = (add_ln56_65_reg_4939 + zext_ln56_10_fu_3063_p1);

assign add_ln56_75_fu_3096_p2 = (p_shl9_fu_3076_p3 + zext_ln56_11_fu_3092_p1);

assign add_ln56_76_fu_1512_p2 = (add_ln56_67_fu_1474_p2 + zext_ln56_12_fu_1508_p1);

assign add_ln56_77_fu_2101_p2 = (add_ln56_69_fu_2095_p2 + zext_ln56_12_reg_5023);

assign add_ln56_78_fu_2653_p2 = (add_ln56_71_fu_2647_p2 + zext_ln56_12_reg_5023);

assign add_ln56_79_fu_3102_p2 = (add_ln56_73_fu_3044_p2 + zext_ln56_12_reg_5023);

assign add_ln56_7_fu_2719_p2 = (shl_ln56_7_fu_2711_p3 + grp_fu_1077_p2);

assign add_ln56_80_fu_3578_p2 = (add_ln56_75_reg_5614 + zext_ln56_12_reg_5023);

assign add_ln56_81_fu_1592_p2 = (select_ln41_fu_1424_p3 + 8'd127);

assign add_ln56_82_fu_1610_p2 = (add_ln56_67_fu_1474_p2 + zext_ln56_18_fu_1606_p1);

assign add_ln56_83_fu_2273_p2 = (add_ln56_69_reg_5278 + zext_ln56_18_reg_5081);

assign add_ln56_84_fu_2664_p2 = (add_ln56_71_fu_2647_p2 + zext_ln56_18_reg_5081);

assign add_ln56_85_fu_3261_p2 = (add_ln56_73_reg_5604 + zext_ln56_18_reg_5081);

assign add_ln56_86_fu_3588_p2 = (add_ln56_75_reg_5614 + zext_ln56_18_reg_5081);

assign add_ln56_87_fu_1890_p2 = (add_ln56_67_reg_5002 + zext_ln56_24_fu_1887_p1);

assign add_ln56_88_fu_2283_p2 = (add_ln56_69_reg_5278 + zext_ln56_24_reg_5189);

assign add_ln56_89_fu_2837_p2 = (add_ln56_71_reg_5471 + zext_ln56_24_reg_5189);

assign add_ln56_8_fu_2898_p2 = (shl_ln56_8_fu_2884_p3 + grp_fu_1077_p2);

assign add_ln56_90_fu_3271_p2 = (add_ln56_73_reg_5604 + zext_ln56_24_reg_5189);

assign add_ln56_91_fu_3765_p2 = (add_ln56_75_reg_5614 + zext_ln56_24_reg_5189);

assign add_ln56_92_fu_1916_p2 = ($signed(zext_ln43_reg_5011) + $signed(9'd385));

assign add_ln56_93_fu_1932_p2 = (add_ln56_67_reg_5002 + zext_ln56_31_fu_1928_p1);

assign add_ln56_94_fu_2454_p2 = (add_ln56_69_reg_5278 + zext_ln56_31_reg_5212);

assign add_ln56_95_fu_2847_p2 = (add_ln56_71_reg_5471 + zext_ln56_31_reg_5212);

assign add_ln56_96_fu_3442_p2 = (add_ln56_73_reg_5604 + zext_ln56_31_reg_5212);

assign add_ln56_97_fu_3775_p2 = (add_ln56_75_reg_5614 + zext_ln56_31_reg_5212);

assign add_ln56_98_fu_1948_p2 = ($signed(zext_ln43_reg_5011) + $signed(9'd386));

assign add_ln56_99_fu_2165_p2 = (add_ln56_67_reg_5002 + zext_ln56_38_fu_2162_p1);

assign add_ln56_9_fu_3137_p2 = (shl_ln56_9_fu_3123_p3 + grp_fu_1073_p2);

assign add_ln56_fu_1863_p2 = (shl_ln1_fu_1855_p3 + grp_fu_1077_p2);

assign add_ln59_10_fu_4310_p2 = ($signed(tmp_90_fu_4281_p4) + $signed(tmp_44_reg_5331));

assign add_ln59_11_fu_4424_p2 = ($signed(tmp_95_reg_6096) + $signed(add_ln59_10_reg_6088));

assign add_ln59_12_fu_4561_p2 = ($signed(tmp_100_reg_6146) + $signed(add_ln59_11_reg_6138));

assign add_ln59_13_fu_4752_p2 = ($signed(tmp_105_reg_6196) + $signed(add_ln59_12_reg_6188));

assign add_ln59_14_fu_4872_p2 = ($signed(tmp_110_fu_4843_p4) + $signed(add_ln59_13_reg_6237));

assign add_ln59_1_fu_2875_p2 = ($signed(tmp_21_reg_5505) + $signed(add_ln59_reg_5382));

assign add_ln59_2_fu_3330_p2 = ($signed(tmp_50_fu_3301_p4) + $signed(add_ln59_1_reg_5565));

assign add_ln59_3_fu_3803_p2 = ($signed(tmp_55_reg_5821) + $signed(add_ln59_2_reg_5706));

assign add_ln59_4_fu_4671_p2 = ($signed(tmp_60_fu_4642_p4) + $signed(add_ln59_3_reg_5886));

assign add_ln59_5_fu_4062_p2 = ($signed(tmp_65_fu_4033_p4) + $signed(tmp_38_reg_5241));

assign add_ln59_6_fu_4232_p2 = ($signed(tmp_70_reg_5979) + $signed(add_ln59_5_reg_5971));

assign add_ln59_7_fu_4396_p2 = ($signed(tmp_75_fu_4367_p4) + $signed(add_ln59_6_reg_6056));

assign add_ln59_8_fu_4538_p2 = ($signed(tmp_80_fu_4509_p4) + $signed(add_ln59_7_reg_6116));

assign add_ln59_9_fu_4821_p2 = ($signed(tmp_85_reg_6217) + $signed(add_ln59_8_reg_6176));

assign add_ln59_fu_2342_p2 = ($signed(tmp_2_fu_2313_p4) + $signed(tmp_s_reg_5235));

assign and_ln39_fu_1406_p2 = (xor_ln39_fu_1394_p2 & icmp_ln43_fu_1400_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage11;

assign empty_242_fu_2940_p2 = (r_2_reg_4912 + 3'd3);

assign empty_243_fu_2945_p2 = (zext_ln41_fu_2937_p1 + 4'd4);

assign empty_244_fu_1379_p1 = mul_ln39_fu_1368_p2[9:0];

assign empty_fu_2559_p2 = (r_2_reg_4912 + 3'd2);

assign grp_fu_1111_p4 = {{grp_fu_1073_p2[46:15]}};

assign grp_fu_1121_p4 = {{grp_fu_1081_p2[46:15]}};

assign icmp_ln39_fu_1296_p2 = ((indvar_flatten81_fu_212 == 14'd13600) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_1320_p2 = ((indvar_flatten25_fu_204 == 10'd425) ? 1'b1 : 1'b0);

assign icmp_ln43_1_fu_1524_p2 = ((select_ln41_fu_1424_p3 > 8'd129) ? 1'b1 : 1'b0);

assign icmp_ln43_2_fu_1488_p2 = ((select_ln41_fu_1424_p3 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_1400_p2 = ((col_fu_196 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_1_fu_1586_p2 = ((add_ln54_fu_1552_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_2_fu_1648_p2 = ((add_ln54_1_fu_1628_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_3_fu_1911_p2 = ((add_ln56_63_reg_5121 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_4_fu_1943_p2 = ((add_ln54_2_reg_5133 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_1622_p2 = ((add_ln54_fu_1552_p2 > 8'd129) ? 1'b1 : 1'b0);

assign icmp_ln59_10_fu_4304_p2 = ((sext_ln59_21_fu_4294_p1 == sub_ln59_10_fu_4298_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_11_fu_4418_p2 = ((sext_ln59_23_fu_4409_p1 == sub_ln59_11_fu_4412_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_12_fu_4555_p2 = ((sext_ln59_25_fu_4546_p1 == sub_ln59_12_fu_4549_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_13_fu_4746_p2 = ((sext_ln59_27_fu_4737_p1 == sub_ln59_13_fu_4740_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_14_fu_4866_p2 = ((sext_ln59_29_fu_4856_p1 == sub_ln59_14_fu_4860_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_1_fu_2869_p2 = ((sext_ln59_3_fu_2860_p1 == sub_ln59_1_fu_2863_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_2_fu_3324_p2 = ((sext_ln59_5_fu_3314_p1 == sub_ln59_2_fu_3318_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_3_fu_3797_p2 = ((sext_ln59_7_fu_3788_p1 == sub_ln59_3_fu_3791_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_4_fu_4665_p2 = ((sext_ln59_9_fu_4655_p1 == sub_ln59_4_fu_4659_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_5_fu_4056_p2 = ((sext_ln59_11_fu_4046_p1 == sub_ln59_5_fu_4050_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_6_fu_4226_p2 = ((sext_ln59_13_fu_4217_p1 == sub_ln59_6_fu_4220_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_7_fu_4390_p2 = ((sext_ln59_15_fu_4380_p1 == sub_ln59_7_fu_4384_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_8_fu_4532_p2 = ((sext_ln59_17_fu_4522_p1 == sub_ln59_8_fu_4526_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_9_fu_4815_p2 = ((sext_ln59_19_fu_4806_p1 == sub_ln59_9_fu_4809_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_2336_p2 = ((sext_ln59_1_fu_2326_p1 == sub_ln59_fu_2330_p2) ? 1'b1 : 1'b0);

assign indvars_iv_next600_dup_fu_1412_p2 = (select_ln39_fu_1326_p3 + 3'd1);

assign indvars_iv_next600_fu_2007_p2 = (r_2_reg_4912 + 3'd1);

assign indvars_iv_next600_mid1_fu_2050_p2 = (select_ln39_reg_4932 + 3'd2);

assign mul_ln39_fu_1368_p0 = mul_ln39_fu_1368_p00;

assign mul_ln39_fu_1368_p00 = select_ln39_1_fu_1334_p3;

assign mul_ln39_fu_1368_p1 = 11'd25;

assign mul_ln56_75_fu_1676_p0 = mul_ln56_75_fu_1676_p00;

assign mul_ln56_75_fu_1676_p00 = add_ln54_1_fu_1628_p2;

assign mul_ln56_75_fu_1676_p1 = 19'd1009;

assign mul_ln56_76_fu_1706_p0 = mul_ln56_76_fu_1706_p00;

assign mul_ln56_76_fu_1706_p00 = add_ln56_63_fu_1690_p2;

assign mul_ln56_76_fu_1706_p1 = 19'd1009;

assign mul_ln56_77_fu_1730_p0 = mul_ln56_77_fu_1730_p00;

assign mul_ln56_77_fu_1730_p00 = add_ln54_2_fu_1720_p2;

assign mul_ln56_77_fu_1730_p1 = 19'd1009;

assign mul_ln56_78_fu_1760_p0 = mul_ln56_78_fu_1760_p00;

assign mul_ln56_78_fu_1760_p00 = add_ln54_3_fu_1744_p2;

assign mul_ln56_78_fu_1760_p1 = 19'd1009;

assign mul_ln56_79_fu_1993_p0 = mul_ln56_79_fu_1993_p00;

assign mul_ln56_79_fu_1993_p00 = add_ln54_4_fu_1978_p2;

assign mul_ln56_79_fu_1993_p1 = 19'd1009;

assign or_ln41_fu_1418_p2 = (icmp_ln41_fu_1320_p2 | and_ln39_fu_1406_p2);

assign p_mid121_fu_2999_p2 = (select_ln39_reg_4932 ^ 3'd4);

assign p_mid123_fu_3050_p2 = (zext_ln41_1_fu_2996_p1 + 4'd4);

assign p_mid1_fu_2602_p2 = (select_ln39_reg_4932 + 3'd3);

assign p_shl1_fu_1454_p3 = {{trunc_ln56_fu_1450_p1}, {7'd0}};

assign p_shl2_fu_1462_p3 = {{add_ln56_66_fu_1444_p2}, {1'd0}};

assign p_shl3_fu_2075_p3 = {{trunc_ln56_1_fu_2071_p1}, {7'd0}};

assign p_shl4_fu_2083_p3 = {{add_ln56_68_fu_2066_p2}, {1'd0}};

assign p_shl5_fu_2627_p3 = {{trunc_ln56_2_fu_2623_p1}, {7'd0}};

assign p_shl6_fu_2635_p3 = {{add_ln56_70_fu_2618_p2}, {1'd0}};

assign p_shl7_fu_3024_p3 = {{trunc_ln56_3_fu_3020_p1}, {7'd0}};

assign p_shl8_fu_3032_p3 = {{add_ln56_72_fu_3015_p2}, {1'd0}};

assign p_shl9_fu_3076_p3 = {{trunc_ln56_4_fu_3072_p1}, {7'd0}};

assign p_shl_fu_3084_p3 = {{add_ln56_74_fu_3067_p2}, {1'd0}};

assign select_ln39_1_fu_1334_p3 = ((icmp_ln41_fu_1320_p2[0:0] == 1'b1) ? add_ln39_fu_1314_p2 : i_fu_208);

assign select_ln39_2_cast1_fu_1374_p1 = mul_ln39_fu_1368_p2;

assign select_ln39_2_fu_2043_p3 = ((icmp_ln41_reg_4924[0:0] == 1'b1) ? 3'd1 : indvars_iv_next600_fu_2007_p2);

assign select_ln39_3_fu_2595_p3 = ((icmp_ln41_reg_4924[0:0] == 1'b1) ? 3'd2 : empty_fu_2559_p2);

assign select_ln39_4_fu_2982_p3 = ((icmp_ln41_reg_4924[0:0] == 1'b1) ? 3'd3 : empty_242_fu_2940_p2);

assign select_ln39_5_fu_2989_p3 = ((icmp_ln41_reg_4924[0:0] == 1'b1) ? 4'd4 : empty_243_fu_2945_p2);

assign select_ln39_fu_1326_p3 = ((icmp_ln41_fu_1320_p2[0:0] == 1'b1) ? 3'd0 : r_fu_200);

assign select_ln41_1_fu_1432_p3 = ((and_ln39_fu_1406_p2[0:0] == 1'b1) ? indvars_iv_next600_dup_fu_1412_p2 : select_ln39_fu_1326_p3);

assign select_ln41_2_fu_2055_p3 = ((and_ln39_reg_4984[0:0] == 1'b1) ? indvars_iv_next600_mid1_fu_2050_p2 : select_ln39_2_fu_2043_p3);

assign select_ln41_3_fu_2607_p3 = ((and_ln39_reg_4984[0:0] == 1'b1) ? p_mid1_fu_2602_p2 : select_ln39_3_fu_2595_p3);

assign select_ln41_4_fu_3004_p3 = ((and_ln39_reg_4984[0:0] == 1'b1) ? p_mid121_fu_2999_p2 : select_ln39_4_fu_2982_p3);

assign select_ln41_5_fu_3056_p3 = ((and_ln39_reg_4984[0:0] == 1'b1) ? p_mid123_fu_3050_p2 : select_ln39_5_fu_2989_p3);

assign select_ln41_6_fu_1780_p3 = ((icmp_ln41_fu_1320_p2[0:0] == 1'b1) ? 10'd1 : add_ln41_fu_1774_p2);

assign select_ln41_fu_1424_p3 = ((or_ln41_fu_1418_p2[0:0] == 1'b1) ? 8'd0 : col_fu_196);

assign select_ln43_fu_1500_p3 = ((icmp_ln43_2_fu_1488_p2[0:0] == 1'b1) ? select_ln41_fu_1424_p3 : add_ln43_fu_1494_p2);

assign select_ln56_1_fu_1664_p3 = ((icmp_ln56_2_fu_1648_p2[0:0] == 1'b1) ? add_ln54_1_fu_1628_p2 : sext_ln56_35_fu_1660_p1);

assign select_ln56_2_fu_1921_p3 = ((icmp_ln56_3_fu_1911_p2[0:0] == 1'b1) ? add_ln56_63_reg_5121 : add_ln56_92_fu_1916_p2);

assign select_ln56_3_fu_1953_p3 = ((icmp_ln56_4_fu_1943_p2[0:0] == 1'b1) ? add_ln54_2_reg_5133 : add_ln56_98_fu_1948_p2);

assign select_ln56_fu_1598_p3 = ((icmp_ln56_1_fu_1586_p2[0:0] == 1'b1) ? add_ln54_fu_1552_p2 : add_ln56_81_fu_1592_p2);

assign sext_ln39_10_fu_2806_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_11_fu_2812_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_12_fu_2951_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_13_fu_2957_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_14_fu_3231_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_15_fu_3236_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_16_fu_3411_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_17_fu_3417_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_18_fu_3547_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_19_fu_3553_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_1_fu_1819_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_20_fu_3729_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_21_fu_3735_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_22_fu_3865_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_23_fu_3871_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_24_fu_4617_p1 = $signed(weight_buffer_0_load_24_reg_5962);

assign sext_ln39_2_fu_2012_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_3_fu_2018_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_4_fu_2243_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_5_fu_2248_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_6_fu_2423_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_7_fu_2429_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_8_fu_2564_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_9_fu_2570_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_fu_1813_p1 = $signed(weight_buffer_0_q1);

assign sext_ln56_10_fu_2879_p1 = $signed(grp_fu_1093_p4);

assign sext_ln56_11_fu_2892_p1 = $signed(grp_fu_1102_p4);

assign sext_ln56_12_fu_3130_p1 = $signed(grp_fu_1131_p4);

assign sext_ln56_13_fu_3161_p1 = $signed(grp_fu_1140_p4);

assign sext_ln56_14_fu_3281_p1 = $signed(grp_fu_1159_p4);

assign sext_ln56_15_fu_3335_p1 = $signed(grp_fu_1168_p4);

assign sext_ln56_16_fu_3470_p1 = $signed(grp_fu_1187_p4);

assign sext_ln56_17_fu_3500_p1 = $signed(grp_fu_1196_p4);

assign sext_ln56_18_fu_3605_p1 = $signed(grp_fu_1205_p4);

assign sext_ln56_19_fu_3618_p1 = $signed(grp_fu_1214_p4);

assign sext_ln56_1_fu_1849_p1 = $signed(grp_fu_1102_p4);

assign sext_ln56_20_fu_3807_p1 = $signed(grp_fu_1093_p4);

assign sext_ln56_21_fu_3820_p1 = $signed(grp_fu_1102_p4);

assign sext_ln56_22_fu_3887_p1 = $signed(grp_fu_1131_p4);

assign sext_ln56_23_fu_3918_p1 = $signed(grp_fu_1140_p4);

assign sext_ln56_24_fu_4622_p1 = $signed(grp_fu_1159_p4);

assign sext_ln56_25_fu_4014_p1 = $signed(grp_fu_1223_p4);

assign sext_ln56_26_fu_4067_p1 = $signed(grp_fu_1232_p4);

assign sext_ln56_27_fu_4348_p1 = $signed(grp_fu_1223_p4);

assign sext_ln56_28_fu_4490_p1 = $signed(grp_fu_1223_p4);

assign sext_ln56_29_fu_4689_p1 = $signed(grp_fu_1232_p4);

assign sext_ln56_2_fu_2112_p1 = $signed(grp_fu_1131_p4);

assign sext_ln56_30_fu_4263_p1 = $signed(tmp_43_fu_4254_p4);

assign sext_ln56_31_fu_4315_p1 = $signed(grp_fu_1241_p4);

assign sext_ln56_32_fu_4441_p1 = $signed(grp_fu_1241_p4);

assign sext_ln56_33_fu_4578_p1 = $signed(grp_fu_1241_p4);

assign sext_ln56_34_fu_4825_p1 = $signed(grp_fu_1241_p4);

assign sext_ln56_35_fu_1660_p1 = $signed(xor_ln56_fu_1654_p2);

assign sext_ln56_3_fu_2132_p1 = $signed(grp_fu_1140_p4);

assign sext_ln56_4_fu_2293_p1 = $signed(grp_fu_1159_p4);

assign sext_ln56_5_fu_2347_p1 = $signed(grp_fu_1168_p4);

assign sext_ln56_6_fu_2482_p1 = $signed(grp_fu_1187_p4);

assign sext_ln56_7_fu_2512_p1 = $signed(grp_fu_1196_p4);

assign sext_ln56_8_fu_2682_p1 = $signed(grp_fu_1205_p4);

assign sext_ln56_9_fu_2695_p1 = $signed(grp_fu_1214_p4);

assign sext_ln56_fu_1844_p1 = $signed(grp_fu_1093_p4);

assign sext_ln59_10_fu_4043_p1 = tmp_38_reg_5241;

assign sext_ln59_11_fu_4046_p1 = tmp_65_fu_4033_p4;

assign sext_ln59_12_fu_4214_p1 = add_ln59_5_reg_5971;

assign sext_ln59_13_fu_4217_p1 = tmp_70_reg_5979;

assign sext_ln59_14_fu_4377_p1 = add_ln59_6_reg_6056;

assign sext_ln59_15_fu_4380_p1 = tmp_75_fu_4367_p4;

assign sext_ln59_16_fu_4519_p1 = add_ln59_7_reg_6116;

assign sext_ln59_17_fu_4522_p1 = tmp_80_fu_4509_p4;

assign sext_ln59_18_fu_4803_p1 = add_ln59_8_reg_6176;

assign sext_ln59_19_fu_4806_p1 = tmp_85_reg_6217;

assign sext_ln59_1_fu_2326_p1 = tmp_2_fu_2313_p4;

assign sext_ln59_20_fu_4291_p1 = tmp_44_reg_5331;

assign sext_ln59_21_fu_4294_p1 = tmp_90_fu_4281_p4;

assign sext_ln59_22_fu_4406_p1 = add_ln59_10_reg_6088;

assign sext_ln59_23_fu_4409_p1 = tmp_95_reg_6096;

assign sext_ln59_24_fu_4543_p1 = add_ln59_11_reg_6138;

assign sext_ln59_25_fu_4546_p1 = tmp_100_reg_6146;

assign sext_ln59_26_fu_4734_p1 = add_ln59_12_reg_6188;

assign sext_ln59_27_fu_4737_p1 = tmp_105_reg_6196;

assign sext_ln59_28_fu_4853_p1 = add_ln59_13_reg_6237;

assign sext_ln59_29_fu_4856_p1 = tmp_110_fu_4843_p4;

assign sext_ln59_2_fu_2857_p1 = add_ln59_reg_5382;

assign sext_ln59_3_fu_2860_p1 = tmp_21_reg_5505;

assign sext_ln59_4_fu_3311_p1 = add_ln59_1_reg_5565;

assign sext_ln59_5_fu_3314_p1 = tmp_50_fu_3301_p4;

assign sext_ln59_6_fu_3785_p1 = add_ln59_2_reg_5706;

assign sext_ln59_7_fu_3788_p1 = tmp_55_reg_5821;

assign sext_ln59_8_fu_4652_p1 = add_ln59_3_reg_5886;

assign sext_ln59_9_fu_4655_p1 = tmp_60_fu_4642_p4;

assign sext_ln59_fu_2323_p1 = tmp_s_reg_5235;

assign shl_ln1_fu_1855_p3 = {{grp_fu_1111_p4}, {15'd0}};

assign shl_ln56_10_fu_3288_p3 = {{tmp_63_reg_5650}, {15'd0}};

assign shl_ln56_11_fu_3462_p3 = {{reg_1258}, {15'd0}};

assign shl_ln56_12_fu_3492_p3 = {{tmp_66_fu_3482_p4}, {15'd0}};

assign shl_ln56_13_fu_3598_p3 = {{tmp_67_reg_5765}, {15'd0}};

assign shl_ln56_14_fu_3634_p3 = {{tmp_68_fu_3624_p4}, {15'd0}};

assign shl_ln56_15_fu_3812_p3 = {{grp_fu_1111_p4}, {15'd0}};

assign shl_ln56_16_fu_3880_p3 = {{tmp_71_reg_5894}, {15'd0}};

assign shl_ln56_17_fu_3910_p3 = {{tmp_72_fu_3900_p4}, {15'd0}};

assign shl_ln56_18_fu_4629_p3 = {{tmp_73_reg_5925}, {15'd0}};

assign shl_ln56_19_fu_2186_p3 = {{reg_1250}, {15'd0}};

assign shl_ln56_1_fu_2119_p3 = {{tmp_16_reg_5207}, {15'd0}};

assign shl_ln56_20_fu_2210_p3 = {{tmp_76_fu_2200_p4}, {15'd0}};

assign shl_ln56_21_fu_2352_p3 = {{tmp_77_reg_5326}, {15'd0}};

assign shl_ln56_22_fu_4020_p3 = {{tmp_79_reg_5390}, {15'd0}};

assign shl_ln56_23_fu_2535_p3 = {{grp_fu_1121_p4}, {15'd0}};

assign shl_ln56_24_fu_2735_p3 = {{tmp_82_reg_5446}, {15'd0}};

assign shl_ln56_25_fu_2758_p3 = {{tmp_83_fu_2748_p4}, {15'd0}};

assign shl_ln56_26_fu_4073_p3 = {{tmp_84_reg_5511}, {15'd0}};

assign shl_ln56_27_fu_3183_p3 = {{reg_1250}, {15'd0}};

assign shl_ln56_28_fu_3207_p3 = {{tmp_87_fu_3197_p4}, {15'd0}};

assign shl_ln56_29_fu_3340_p3 = {{tmp_88_reg_5655}, {15'd0}};

assign shl_ln56_2_fu_2148_p3 = {{tmp_51_fu_2138_p4}, {15'd0}};

assign shl_ln56_30_fu_4354_p3 = {{tmp_89_reg_5714}, {15'd0}};

assign shl_ln56_31_fu_3523_p3 = {{grp_fu_1121_p4}, {15'd0}};

assign shl_ln56_32_fu_3658_p3 = {{tmp_92_reg_5770}, {15'd0}};

assign shl_ln56_33_fu_3681_p3 = {{tmp_93_fu_3671_p4}, {15'd0}};

assign shl_ln56_34_fu_4496_p3 = {{tmp_94_reg_5827}, {15'd0}};

assign shl_ln56_35_fu_3966_p3 = {{reg_1250}, {15'd0}};

assign shl_ln56_36_fu_3990_p3 = {{tmp_97_fu_3980_p4}, {15'd0}};

assign shl_ln56_37_fu_4676_p3 = {{tmp_98_reg_5957}, {15'd0}};

assign shl_ln56_38_fu_4705_p3 = {{tmp_99_fu_4695_p4}, {15'd0}};

assign shl_ln56_39_fu_2375_p3 = {{reg_1254}, {15'd0}};

assign shl_ln56_3_fu_2300_p3 = {{tmp_53_reg_5321}, {15'd0}};

assign shl_ln56_40_fu_2399_p3 = {{tmp_102_fu_2389_p4}, {15'd0}};

assign shl_ln56_41_fu_4096_p3 = {{tmp_103_reg_5395}, {15'd0}};

assign shl_ln56_42_fu_4268_p3 = {{tmp_106_reg_6012}, {15'd0}};

assign shl_ln56_43_fu_2782_p3 = {{reg_1254}, {15'd0}};

assign shl_ln56_44_fu_2914_p3 = {{tmp_108_reg_5516}, {15'd0}};

assign shl_ln56_45_fu_4145_p3 = {{tmp_109_reg_5578}, {15'd0}};

assign shl_ln56_46_fu_4320_p3 = {{tmp_111_reg_6017}, {15'd0}};

assign shl_ln56_47_fu_3363_p3 = {{reg_1254}, {15'd0}};

assign shl_ln56_48_fu_3387_p3 = {{tmp_113_fu_3377_p4}, {15'd0}};

assign shl_ln56_49_fu_4428_p3 = {{tmp_114_reg_5719}, {15'd0}};

assign shl_ln56_4_fu_2474_p3 = {{reg_1258}, {15'd0}};

assign shl_ln56_50_fu_4456_p3 = {{tmp_115_fu_4446_p4}, {15'd0}};

assign shl_ln56_51_fu_3705_p3 = {{reg_1254}, {15'd0}};

assign shl_ln56_52_fu_3842_p3 = {{tmp_117_reg_5832}, {15'd0}};

assign shl_ln56_53_fu_4565_p3 = {{tmp_118_reg_5899}, {15'd0}};

assign shl_ln56_54_fu_4593_p3 = {{tmp_119_fu_4583_p4}, {15'd0}};

assign shl_ln56_55_fu_4168_p3 = {{reg_1254}, {15'd0}};

assign shl_ln56_56_fu_4756_p3 = {{tmp_121_reg_6022}, {15'd0}};

assign shl_ln56_57_fu_4779_p3 = {{tmp_122_fu_4769_p4}, {15'd0}};

assign shl_ln56_58_fu_4830_p3 = {{tmp_123_reg_6245}, {15'd0}};

assign shl_ln56_5_fu_2504_p3 = {{tmp_56_fu_2494_p4}, {15'd0}};

assign shl_ln56_6_fu_2675_p3 = {{tmp_57_reg_5441}, {15'd0}};

assign shl_ln56_7_fu_2711_p3 = {{tmp_58_fu_2701_p4}, {15'd0}};

assign shl_ln56_8_fu_2884_p3 = {{grp_fu_1111_p4}, {15'd0}};

assign shl_ln56_9_fu_3123_p3 = {{tmp_61_reg_5573}, {15'd0}};

assign shl_ln56_s_fu_3153_p3 = {{tmp_62_fu_3143_p4}, {15'd0}};

assign sub_ln59_10_fu_4298_p2 = ($signed(33'd0) - $signed(sext_ln59_20_fu_4291_p1));

assign sub_ln59_11_fu_4412_p2 = ($signed(33'd0) - $signed(sext_ln59_22_fu_4406_p1));

assign sub_ln59_12_fu_4549_p2 = ($signed(33'd0) - $signed(sext_ln59_24_fu_4543_p1));

assign sub_ln59_13_fu_4740_p2 = ($signed(33'd0) - $signed(sext_ln59_26_fu_4734_p1));

assign sub_ln59_14_fu_4860_p2 = ($signed(33'd0) - $signed(sext_ln59_28_fu_4853_p1));

assign sub_ln59_1_fu_2863_p2 = ($signed(33'd0) - $signed(sext_ln59_2_fu_2857_p1));

assign sub_ln59_2_fu_3318_p2 = ($signed(33'd0) - $signed(sext_ln59_4_fu_3311_p1));

assign sub_ln59_3_fu_3791_p2 = ($signed(33'd0) - $signed(sext_ln59_6_fu_3785_p1));

assign sub_ln59_4_fu_4659_p2 = ($signed(33'd0) - $signed(sext_ln59_8_fu_4652_p1));

assign sub_ln59_5_fu_4050_p2 = ($signed(33'd0) - $signed(sext_ln59_10_fu_4043_p1));

assign sub_ln59_6_fu_4220_p2 = ($signed(33'd0) - $signed(sext_ln59_12_fu_4214_p1));

assign sub_ln59_7_fu_4384_p2 = ($signed(33'd0) - $signed(sext_ln59_14_fu_4377_p1));

assign sub_ln59_8_fu_4526_p2 = ($signed(33'd0) - $signed(sext_ln59_16_fu_4519_p1));

assign sub_ln59_9_fu_4809_p2 = ($signed(33'd0) - $signed(sext_ln59_18_fu_4803_p1));

assign sub_ln59_fu_2330_p2 = ($signed(33'd0) - $signed(sext_ln59_fu_2323_p1));

assign tmp_102_fu_2389_p4 = {{add_ln56_40_fu_2383_p2[46:15]}};

assign tmp_110_fu_4843_p4 = {{add_ln56_59_fu_4837_p2[46:15]}};

assign tmp_113_fu_3377_p4 = {{add_ln56_48_fu_3371_p2[46:15]}};

assign tmp_115_fu_4446_p4 = {{add_ln56_50_fu_4435_p2[46:15]}};

assign tmp_119_fu_4583_p4 = {{add_ln56_54_fu_4572_p2[46:15]}};

assign tmp_122_fu_4769_p4 = {{add_ln56_57_fu_4763_p2[46:15]}};

assign tmp_13_fu_1874_p3 = {{select_ln41_1_reg_4997}, {add_ln56_62_fu_1869_p2}};

assign tmp_2_fu_2313_p4 = {{add_ln56_3_fu_2307_p2[46:15]}};

assign tmp_4_fu_1530_p3 = {{select_ln41_1_fu_1432_p3}, {trunc_ln43_fu_1484_p1}};

assign tmp_50_fu_3301_p4 = {{add_ln56_11_fu_3295_p2[46:15]}};

assign tmp_51_fu_2138_p4 = {{add_ln56_1_fu_2126_p2[46:15]}};

assign tmp_56_fu_2494_p4 = {{add_ln56_4_fu_2488_p2[46:15]}};

assign tmp_58_fu_2701_p4 = {{add_ln56_6_fu_2689_p2[46:15]}};

assign tmp_59_cast_fu_1538_p1 = tmp_4_fu_1530_p3;

assign tmp_60_fu_4642_p4 = {{add_ln56_19_fu_4636_p2[46:15]}};

assign tmp_61_cast_fu_1572_p1 = tmp_6_fu_1564_p3;

assign tmp_62_fu_3143_p4 = {{add_ln56_9_fu_3137_p2[46:15]}};

assign tmp_63_cast_fu_1881_p1 = tmp_13_fu_1874_p3;

assign tmp_65_fu_4033_p4 = {{add_ln56_23_fu_4027_p2[46:15]}};

assign tmp_66_fu_3482_p4 = {{add_ln56_12_fu_3476_p2[46:15]}};

assign tmp_68_fu_3624_p4 = {{add_ln56_14_fu_3612_p2[46:15]}};

assign tmp_6_fu_1564_p3 = {{select_ln41_1_fu_1432_p3}, {add_ln56_60_fu_1558_p2}};

assign tmp_72_fu_3900_p4 = {{add_ln56_17_fu_3894_p2[46:15]}};

assign tmp_75_fu_4367_p4 = {{add_ln56_31_fu_4361_p2[46:15]}};

assign tmp_76_fu_2200_p4 = {{add_ln56_20_fu_2194_p2[46:15]}};

assign tmp_80_fu_4509_p4 = {{add_ln56_35_fu_4503_p2[46:15]}};

assign tmp_83_fu_2748_p4 = {{add_ln56_25_fu_2742_p2[46:15]}};

assign tmp_87_fu_3197_p4 = {{add_ln56_28_fu_3191_p2[46:15]}};

assign tmp_8_fu_1346_p3 = {{select_ln39_1_fu_1334_p3}, {3'd0}};

assign tmp_90_fu_4281_p4 = {{add_ln56_43_fu_4275_p2[46:15]}};

assign tmp_93_fu_3671_p4 = {{add_ln56_33_fu_3665_p2[46:15]}};

assign tmp_97_fu_3980_p4 = {{add_ln56_36_fu_3974_p2[46:15]}};

assign tmp_99_fu_4695_p4 = {{add_ln56_38_fu_4683_p2[46:15]}};

assign trunc_ln43_fu_1484_p1 = select_ln41_fu_1424_p3[6:0];

assign trunc_ln56_1_fu_2071_p1 = add_ln56_68_fu_2066_p2[8:0];

assign trunc_ln56_2_fu_2623_p1 = add_ln56_70_fu_2618_p2[8:0];

assign trunc_ln56_3_fu_3020_p1 = add_ln56_72_fu_3015_p2[8:0];

assign trunc_ln56_4_fu_3072_p1 = add_ln56_74_fu_3067_p2[8:0];

assign trunc_ln56_fu_1450_p1 = add_ln56_66_fu_1444_p2[8:0];

assign xor_ln39_fu_1394_p2 = (icmp_ln41_fu_1320_p2 ^ 1'd1);

assign xor_ln56_fu_1654_p2 = (select_ln41_fu_1424_p3 ^ 8'd128);

assign zext_ln41_1_fu_2996_p1 = indvars_iv_next600_dup_reg_4992;

assign zext_ln41_fu_2937_p1 = r_2_reg_4912;

assign zext_ln43_fu_1480_p1 = select_ln41_fu_1424_p3;

assign zext_ln56_10_fu_3063_p1 = select_ln41_5_fu_3056_p3;

assign zext_ln56_11_fu_3092_p1 = p_shl_fu_3084_p3;

assign zext_ln56_12_fu_1508_p1 = select_ln43_fu_1500_p3;

assign zext_ln56_13_fu_1518_p1 = add_ln56_76_fu_1512_p2;

assign zext_ln56_14_fu_2106_p1 = add_ln56_77_fu_2101_p2;

assign zext_ln56_15_fu_2658_p1 = add_ln56_78_fu_2653_p2;

assign zext_ln56_16_fu_3107_p1 = add_ln56_79_fu_3102_p2;

assign zext_ln56_17_fu_3582_p1 = add_ln56_80_fu_3578_p2;

assign zext_ln56_18_fu_1606_p1 = select_ln56_fu_1598_p3;

assign zext_ln56_19_fu_1616_p1 = add_ln56_82_fu_1610_p2;

assign zext_ln56_1_fu_1354_p1 = tmp_8_fu_1346_p3;

assign zext_ln56_20_fu_2277_p1 = add_ln56_83_fu_2273_p2;

assign zext_ln56_21_fu_2669_p1 = add_ln56_84_fu_2664_p2;

assign zext_ln56_22_fu_3265_p1 = add_ln56_85_fu_3261_p2;

assign zext_ln56_23_fu_3592_p1 = add_ln56_86_fu_3588_p2;

assign zext_ln56_24_fu_1887_p1 = select_ln56_1_reg_5110;

assign zext_ln56_25_fu_1895_p1 = add_ln56_87_fu_1890_p2;

assign zext_ln56_26_fu_2287_p1 = add_ln56_88_fu_2283_p2;

assign zext_ln56_27_fu_2841_p1 = add_ln56_89_fu_2837_p2;

assign zext_ln56_28_fu_3275_p1 = add_ln56_90_fu_3271_p2;

assign zext_ln56_29_fu_3769_p1 = add_ln56_91_fu_3765_p2;

assign zext_ln56_2_fu_1440_p1 = select_ln41_1_fu_1432_p3;

assign zext_ln56_31_fu_1928_p1 = select_ln56_2_fu_1921_p3;

assign zext_ln56_32_fu_1937_p1 = add_ln56_93_fu_1932_p2;

assign zext_ln56_33_fu_2458_p1 = add_ln56_94_fu_2454_p2;

assign zext_ln56_34_fu_2851_p1 = add_ln56_95_fu_2847_p2;

assign zext_ln56_35_fu_3446_p1 = add_ln56_96_fu_3442_p2;

assign zext_ln56_36_fu_3779_p1 = add_ln56_97_fu_3775_p2;

assign zext_ln56_38_fu_2162_p1 = select_ln56_3_reg_5230;

assign zext_ln56_39_fu_2170_p1 = add_ln56_99_fu_2165_p2;

assign zext_ln56_3_fu_1470_p1 = p_shl2_fu_1462_p3;

assign zext_ln56_40_fu_2468_p1 = add_ln56_100_fu_2464_p2;

assign zext_ln56_41_fu_3117_p1 = add_ln56_101_fu_3113_p2;

assign zext_ln56_42_fu_3456_p1 = add_ln56_102_fu_3452_p2;

assign zext_ln56_43_fu_4480_p1 = add_ln56_103_reg_6027;

assign zext_ln56_45_fu_3940_p1 = grp_fu_1750_p2;

assign zext_ln56_46_fu_3949_p1 = add_ln56_104_fu_3944_p2;

assign zext_ln56_47_fu_3960_p1 = add_ln56_105_fu_3955_p2;

assign zext_ln56_48_fu_4200_p1 = add_ln56_106_fu_4196_p2;

assign zext_ln56_49_fu_4343_p1 = add_ln56_107_reg_6037;

assign zext_ln56_4_fu_2062_p1 = select_ln41_2_fu_2055_p3;

assign zext_ln56_50_fu_4485_p1 = add_ln56_108_reg_6042;

assign zext_ln56_52_fu_4109_p1 = grp_fu_1983_p2;

assign zext_ln56_53_fu_4118_p1 = add_ln56_109_fu_4113_p2;

assign zext_ln56_54_fu_4129_p1 = add_ln56_110_fu_4124_p2;

assign zext_ln56_55_fu_4240_p1 = add_ln56_111_fu_4236_p2;

assign zext_ln56_56_fu_4401_p1 = add_ln56_112_reg_6069;

assign zext_ln56_57_fu_4729_p1 = add_ln56_113_reg_6074;

assign zext_ln56_5_fu_2091_p1 = p_shl4_fu_2083_p3;

assign zext_ln56_6_fu_2614_p1 = select_ln41_3_fu_2607_p3;

assign zext_ln56_7_fu_2643_p1 = p_shl6_fu_2635_p3;

assign zext_ln56_8_fu_3011_p1 = select_ln41_4_fu_3004_p3;

assign zext_ln56_9_fu_3040_p1 = p_shl8_fu_3032_p3;

assign zext_ln56_fu_1342_p1 = select_ln39_1_fu_1334_p3;

always @ (posedge ap_clk) begin
    add_ln56_67_reg_5002[0] <= 1'b0;
    zext_ln43_reg_5011[8] <= 1'b0;
    zext_ln56_12_reg_5023[15:8] <= 8'b00000000;
    zext_ln56_18_reg_5081[15:8] <= 8'b00000000;
    zext_ln56_24_reg_5189[15:9] <= 7'b0000000;
    zext_ln56_31_reg_5212[15:9] <= 7'b0000000;
    add_ln56_69_reg_5278[0] <= 1'b0;
    zext_ln56_38_reg_5303[15:9] <= 7'b0000000;
    add_ln56_71_reg_5471[0] <= 1'b0;
    add_ln56_73_reg_5604[0] <= 1'b0;
    add_ln56_75_reg_5614[0] <= 1'b0;
    zext_ln56_45_reg_5930[15:9] <= 7'b0000000;
    zext_ln56_52_reg_5985[15:9] <= 7'b0000000;
end

endmodule //srcnn_conv3_Pipeline_IN_ROW_COL
