#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov  5 14:09:29 2024
# Process ID: 23888
# Current directory: C:/Users/Sujan/Downloads/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17092 C:\Users\Sujan\Downloads\final_project\final_project.xpr
# Log file: C:/Users/Sujan/Downloads/final_project/vivado.log
# Journal file: C:/Users/Sujan/Downloads/final_project\vivado.jou
# Running On        :SUJAN-KGP
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-1235U
# CPU Frequency     :2496 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :8259 MB
# Swap memory       :13958 MB
# Total Virtual     :22218 MB
# Available Virtual :8943 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Sujan/Downloads/final_project/final_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/MYDOWNLOADS/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1671.684 ; gain = 159.703
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/data_file.coe' provided. It will be converted relative to IP Instance files '../../../../../data_file.coe'
set_property CONFIG.Coe_File {C:/Users/Sujan/Downloads/data_file.coe} [get_ips data_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/data_file.coe' provided. It will be converted relative to IP Instance files '../../../../../data_file.coe'
generate_target all [get_files  C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_memory'...
catch { config_ip_cache -export [get_ips -all data_memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: data_memory
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0fd33e58f482c216 to dir: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/0/f/0fd33e58f482c216/data_memory.dcp to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/0/f/0fd33e58f482c216/data_memory_sim_netlist.v to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/0/f/0fd33e58f482c216/data_memory_sim_netlist.vhdl to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/0/f/0fd33e58f482c216/data_memory_stub.v to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/0/f/0fd33e58f482c216/data_memory_stub.vhdl to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP data_memory, cache-ID = 0fd33e58f482c216; cache size = 5.702 MB.
catch { [ delete_ip_run [get_ips -all data_memory] ] }
INFO: [Project 1-386] Moving file 'C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci' from fileset 'data_memory' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci'
export_simulation -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci] -directory C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/mem_file.coe' provided. It will be converted relative to IP Instance files '../../../../../mem_file.coe'
set_property CONFIG.Coe_File {C:/Users/Sujan/Downloads/mem_file.coe} [get_ips instr_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/mem_file.coe' provided. It will be converted relative to IP Instance files '../../../../../mem_file.coe'
generate_target all [get_files  C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_memory'...
catch { config_ip_cache -export [get_ips -all instr_memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: instr_memory
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 03b76f8059ef6c39 to dir: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/0/3/03b76f8059ef6c39/instr_memory.dcp to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/instr_memory.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/instr_memory.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/0/3/03b76f8059ef6c39/instr_memory_sim_netlist.v to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/instr_memory_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/instr_memory_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/0/3/03b76f8059ef6c39/instr_memory_sim_netlist.vhdl to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/instr_memory_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/instr_memory_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/0/3/03b76f8059ef6c39/instr_memory_stub.v to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/instr_memory_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/instr_memory_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/0/3/03b76f8059ef6c39/instr_memory_stub.vhdl to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/instr_memory_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/instr_memory_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP instr_memory, cache-ID = 03b76f8059ef6c39; cache size = 5.702 MB.
catch { [ delete_ip_run [get_ips -all instr_memory] ] }
INFO: [Project 1-386] Moving file 'C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci' from fileset 'instr_memory' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci'
export_simulation -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci] -directory C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1671.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1671.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0         x          x
                   1         0          0
                  43         1          0
                  51         1          1
                  65         2          1
                  73         2          3
                  87         3          3
                  95         3          6
                 109         4          6
                 117         4         10
                 131         5         10
                 139         5         15
                 153         6         15
                 161         6         21
                 175         7         21
                 183         7         28
                 197         8         28
                 205         8         36
                 219         9         36
                 227         9         45
                 241        10         45
                 249        10         55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1677.914 ; gain = 6.230
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Sujan/Downloads/final_project/final_project.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/Sujan/Downloads/final_project/final_project.runs/synth_1/top_module.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Sujan/Downloads/final_project/final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci' is already up-to-date
[Tue Nov  5 14:13:37 2024] Launched synth_1...
Run output will be captured here: C:/Users/Sujan/Downloads/final_project/final_project.runs/synth_1/runme.log
[Tue Nov  5 14:13:38 2024] Launched impl_1...
Run output will be captured here: C:/Users/Sujan/Downloads/final_project/final_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-05:30:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1677.914 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746671A
set_property PROGRAM.FILE {C:/Users/Sujan/Downloads/final_project/final_project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Sujan/Downloads/final_project/final_project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/data_file.coe' provided. It will be converted relative to IP Instance files '../../../../../data_file.coe'
set_property CONFIG.Coe_File {C:/Users/Sujan/Downloads/data_file.coe} [get_ips data_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/data_file.coe' provided. It will be converted relative to IP Instance files '../../../../../data_file.coe'
generate_target all [get_files  C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_memory'...
catch { config_ip_cache -export [get_ips -all data_memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: data_memory
export_ip_user_files -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci]
launch_runs data_memory_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: data_memory
[Tue Nov  5 14:27:41 2024] Launched data_memory_synth_1...
Run output will be captured here: C:/Users/Sujan/Downloads/final_project/final_project.runs/data_memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci] -directory C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/data_file.coe' provided. It will be converted relative to IP Instance files '../../../../../data_file.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/mem_file.coe' provided. It will be converted relative to IP Instance files '../../../../../mem_file.coe'
set_property CONFIG.Coe_File {C:/Users/Sujan/Downloads/mem_file.coe} [get_ips instr_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/mem_file.coe' provided. It will be converted relative to IP Instance files '../../../../../mem_file.coe'
generate_target all [get_files  C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_memory'...
catch { config_ip_cache -export [get_ips -all instr_memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: instr_memory
export_ip_user_files -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci]
launch_runs instr_memory_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: instr_memory
[Tue Nov  5 14:29:28 2024] Launched instr_memory_synth_1...
Run output will be captured here: C:/Users/Sujan/Downloads/final_project/final_project.runs/instr_memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci] -directory C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Sujan/Downloads/final_project/final_project.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/Sujan/Downloads/final_project/final_project.runs/synth_1/top_module.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Sujan/Downloads/final_project/final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Nov  5 14:30:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/Sujan/Downloads/final_project/final_project.runs/synth_1/runme.log
[Tue Nov  5 14:30:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/Sujan/Downloads/final_project/final_project.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Sujan/Downloads/final_project/final_project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/booth_data.coe' provided. It will be converted relative to IP Instance files '../../../../../booth_data.coe'
set_property CONFIG.Coe_File {C:/Users/Sujan/Downloads/booth_data.coe} [get_ips data_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/booth_data.coe' provided. It will be converted relative to IP Instance files '../../../../../booth_data.coe'
generate_target all [get_files  C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_memory'...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_memory'...
catch { config_ip_cache -export [get_ips -all data_memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: data_memory
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ea7ca651f7717e3f to dir: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/e/a/ea7ca651f7717e3f/data_memory.dcp to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/e/a/ea7ca651f7717e3f/data_memory_sim_netlist.v to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_sim_netlist.v
ERROR: [Common 17-180] Spawn failed: No error
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/e/a/ea7ca651f7717e3f/data_memory_sim_netlist.vhdl to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/e/a/ea7ca651f7717e3f/data_memory_stub.v to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Sujan/Downloads/final_project/final_project.cache/ip/2024.1/e/a/ea7ca651f7717e3f/data_memory_stub.vhdl to c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP data_memory, cache-ID = ea7ca651f7717e3f; cache size = 6.145 MB.
catch { [ delete_ip_run [get_ips -all data_memory] ] }
INFO: [Project 1-386] Moving file 'C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci' from fileset 'data_memory' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci'
export_simulation -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci] -directory C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/booth_ins.coe' provided. It will be converted relative to IP Instance files '../../../../../booth_ins.coe'
set_property CONFIG.Coe_File {C:/Users/Sujan/Downloads/booth_ins.coe} [get_ips instr_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/booth_ins.coe' provided. It will be converted relative to IP Instance files '../../../../../booth_ins.coe'
generate_target all [get_files  C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_memory'...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
catch { config_ip_cache -export [get_ips -all instr_memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: instr_memory
export_ip_user_files -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci] -no_script -sync -force -quiet
reset_run instr_memory_synth_1
launch_runs instr_memory_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: instr_memory
ERROR: [Common 17-180] Spawn failed: No error
[Tue Nov  5 14:45:30 2024] Launched instr_memory_synth_1...
Run output will be captured here: C:/Users/Sujan/Downloads/final_project/final_project.runs/instr_memory_synth_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.992 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1878.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0         x          x
                   1         0          0
                  43         9          0
                 145        18          0
                 257        36          0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1899.453 ; gain = 20.461
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2456.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2456.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0         x          x
                   1         0          0
                  43         9          0
                  65         9 4294967287
                 137         9 4294967278
                 145        18 4294967278
                 249        18 4294967260
                 257        36 4294967260
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2482.828 ; gain = 26.754
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3104.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3104.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0         x          x
                   1         0          0
                  43         9          0
                  81         9          8
                 145        18          8
                 153        18          4
                 257        36          4
                 265        36          0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3135.633 ; gain = 31.094
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/MYDOWNLOADS/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/booth_ins.coe' provided. It will be converted relative to IP Instance files '../../../../../booth_ins.coe'
set_property CONFIG.Coe_File {C:/Users/Sujan/Downloads/booth_ins.coe} [get_ips instr_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/booth_ins.coe' provided. It will be converted relative to IP Instance files '../../../../../booth_ins.coe'
generate_target all [get_files  C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_memory'...
catch { config_ip_cache -export [get_ips -all instr_memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: instr_memory
export_ip_user_files -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci] -no_script -sync -force -quiet
reset_run instr_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Sujan/Downloads/final_project/final_project.runs/instr_memory_synth_1

launch_runs instr_memory_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: instr_memory
[Tue Nov  5 14:52:30 2024] Launched instr_memory_synth_1...
Run output will be captured here: C:/Users/Sujan/Downloads/final_project/final_project.runs/instr_memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci] -directory C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0         x          x
                   1         0          0
                  43         9          0
                  81         9          8
                 145        18          8
                 153        18          7
                 257        36          7
                 265        36          6
                 369        72          6
                 377        72          5
                 481       144          5
                 489       144          4
                 593       288          4
                 601       288          3
                 673       576          3
                 681       576          2
                 753      1152          2
                 761      1152          1
                 833      2304          1
                 841      2304          0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 3135.633 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0         x          x
                   1         0          0
                  43         9          0
                 145        18          0
                 257        36          0
                 369        72          0
                 481       144          0
                 593       288          0
                 673       576          0
                 753      1152          0
                 833      2304          0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3135.633 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/booth_ins.coe' provided. It will be converted relative to IP Instance files '../../../../../booth_ins.coe'
set_property CONFIG.Coe_File {C:/Users/Sujan/Downloads/booth_ins.coe} [get_ips instr_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/booth_ins.coe' provided. It will be converted relative to IP Instance files '../../../../../booth_ins.coe'
generate_target all [get_files  C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_memory'...
catch { config_ip_cache -export [get_ips -all instr_memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: instr_memory
export_ip_user_files -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci] -no_script -sync -force -quiet
reset_run instr_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Sujan/Downloads/final_project/final_project.runs/instr_memory_synth_1

launch_runs instr_memory_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: instr_memory
[Tue Nov  5 15:33:59 2024] Launched instr_memory_synth_1...
Run output will be captured here: C:/Users/Sujan/Downloads/final_project/final_project.runs/instr_memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci] -directory C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0         x          x
                   1         0          0
                  43         9          0
                 145        18          0
                 225        18         18
                 257        36         18
                 337        36         54
                 369        72         54
                 449        72        126
                 481       144        126
                 561       144        270
                 593       288        270
                 673       576        270
                 753      1152        270
                 833      2304        270
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3135.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0         x          x
                   1         0          0
                  43         9          0
                  57         9         10
                  89         9         20
                 129         9         10
                 145        18         10
                 241        18          5
                 257        36          5
                 353        36          2
                 369        72          2
                 465        72          1
                 481       144          1
                 577       144          0
                 593       288          0
                 673       576          0
                 753      1152          0
                 833      2304          0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3135.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0         x          x
                   1         0          0
                  43         9          0
                 145        18          0
                 225        18         18
                 257        36         18
                 337        36         54
                 369        72         54
                 449        72        126
                 481       144        126
                 561       144        270
                 593       288        270
                 673       576        270
                 753      1152        270
                 833      2304        270
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3135.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/data_file.coe' provided. It will be converted relative to IP Instance files '../../../../../data_file.coe'
set_property CONFIG.Coe_File {C:/Users/Sujan/Downloads/data_file.coe} [get_ips data_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/data_file.coe' provided. It will be converted relative to IP Instance files '../../../../../data_file.coe'
generate_target all [get_files  C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_memory'...
catch { config_ip_cache -export [get_ips -all data_memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: data_memory
export_ip_user_files -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci]
launch_runs data_memory_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: data_memory
[Tue Nov  5 15:47:45 2024] Launched data_memory_synth_1...
Run output will be captured here: C:/Users/Sujan/Downloads/final_project/final_project.runs/data_memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/data_memory/data_memory.xci] -directory C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/sort-ins.coe' provided. It will be converted relative to IP Instance files '../../../../../sort-ins.coe'
set_property CONFIG.Coe_File {C:/Users/Sujan/Downloads/sort-ins.coe} [get_ips instr_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Sujan/Downloads/sort-ins.coe' provided. It will be converted relative to IP Instance files '../../../../../sort-ins.coe'
generate_target all [get_files  C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'instr_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_memory'...
catch { config_ip_cache -export [get_ips -all instr_memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: instr_memory
export_ip_user_files -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci] -no_script -sync -force -quiet
reset_run instr_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Sujan/Downloads/final_project/final_project.runs/instr_memory_synth_1

launch_runs instr_memory_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: instr_memory
[Tue Nov  5 15:49:01 2024] Launched instr_memory_synth_1...
Run output will be captured here: C:/Users/Sujan/Downloads/final_project/final_project.runs/instr_memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/ip/instr_memory/instr_memory.xci] -directory C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/Sujan/Downloads/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Sujan/Downloads/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/sort-ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0         x          x
                   1         0          0
                  37         9          0
                  77         8          0
                 125         7          0
                 173         6          0
                 221         5          0
                 269         4          0
                 317         3          0
                 365         2          0
                 413         1          0
                 475         1          9
                 545         0          9
                 5934294967295          9
                 6414294967294          9
                 6894294967293          9
                 7374294967292          9
                 7854294967291          9
                 8334294967290          9
                 8814294967289          9
                 9294294967288          9
                 9774294967287          9
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3135.633 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/sort-ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0         x          x
                   1         0          0
                  37         9          0
                  77         8          0
                 125         7          0
                 173         6          0
                 221         5          0
                 269         4          0
                 317         3          0
                 365         2          0
                 413         1          0
                 475         1          9
                 545         0          9
                 5934294967295          9
                 6414294967294          9
                 6894294967293          9
                 7374294967292          9
                 7854294967291          9
                 8334294967290          9
                 8814294967289          9
                 9294294967288          9
                 9774294967287          9
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3135.633 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/sort-ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0            x          x
                   1            0          0
                  37            9          0
                  77            8          0
                 125            7          0
                 173            6          0
                 221            5          0
                 269            4          0
                 317            3          0
                 365            2          0
                 413            1          0
                 475            1          9
                 545            0          9
                 593   4294967295          9
                 641   4294967294          9
                 689   4294967293          9
                 737   4294967292          9
                 785   4294967291          9
                 833   4294967290          9
                 881   4294967289          9
                 929   4294967288          9
                 977   4294967287          9
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 3135.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/sort-ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0  x           x          x
                   1  0           0          0
                  31  1           0          0
                  33  2           0          0
                  35  3           0          0
                  37  0           9          0
                  39  1           9          0
                  41  2           9          0
                  43  3           9          0
                  45  0           9          0
                  47  1           9          0
                  49  2           9          0
                  51  3           9          0
                  53  0           9          0
                  55  1           9          0
                  57  2           9          0
                  59  3           9          0
                  61  0           9          0
                  63  1           9          0
                  65  2           9          0
                  67  3           9          0
                  69  0           9          0
                  71  1           9          0
                  73  2           9          0
                  75  3           9          0
                  77  0           8          0
                  79  1           8          0
                  81  2           8          0
                  83  3           8          0
                  85  0           8          0
                  87  1           8          0
                  89  2           8          0
                  91  3           8          0
                  93  0           8          0
                  95  1           8          0
                  97  2           8          0
                  99  3           8          0
                 101  0           8          0
                 103  1           8          0
                 105  2           8          0
                 107  3           8          0
                 109  0           8          0
                 111  1           8          0
                 113  2           8          0
                 115  3           8          0
                 117  0           8          0
                 119  1           8          0
                 121  2           8          0
                 123  3           8          0
                 125  0           7          0
                 127  1           7          0
                 129  2           7          0
                 131  3           7          0
                 133  0           7          0
                 135  1           7          0
                 137  2           7          0
                 139  3           7          0
                 141  0           7          0
                 143  1           7          0
                 145  2           7          0
                 147  3           7          0
                 149  0           7          0
                 151  1           7          0
                 153  2           7          0
                 155  3           7          0
                 157  0           7          0
                 159  1           7          0
                 161  2           7          0
                 163  3           7          0
                 165  0           7          0
                 167  1           7          0
                 169  2           7          0
                 171  3           7          0
                 173  0           6          0
                 175  1           6          0
                 177  2           6          0
                 179  3           6          0
                 181  0           6          0
                 183  1           6          0
                 185  2           6          0
                 187  3           6          0
                 189  0           6          0
                 191  1           6          0
                 193  2           6          0
                 195  3           6          0
                 197  0           6          0
                 199  1           6          0
                 201  2           6          0
                 203  3           6          0
                 205  0           6          0
                 207  1           6          0
                 209  2           6          0
                 211  3           6          0
                 213  0           6          0
                 215  1           6          0
                 217  2           6          0
                 219  3           6          0
                 221  0           5          0
                 223  1           5          0
                 225  2           5          0
                 227  3           5          0
                 229  0           5          0
                 231  1           5          0
                 233  2           5          0
                 235  3           5          0
                 237  0           5          0
                 239  1           5          0
                 241  2           5          0
                 243  3           5          0
                 245  0           5          0
                 247  1           5          0
                 249  2           5          0
                 251  3           5          0
                 253  0           5          0
                 255  1           5          0
                 257  2           5          0
                 259  3           5          0
                 261  0           5          0
                 263  1           5          0
                 265  2           5          0
                 267  3           5          0
                 269  0           4          0
                 271  1           4          0
                 273  2           4          0
                 275  3           4          0
                 277  0           4          0
                 279  1           4          0
                 281  2           4          0
                 283  3           4          0
                 285  0           4          0
                 287  1           4          0
                 289  2           4          0
                 291  3           4          0
                 293  0           4          0
                 295  1           4          0
                 297  2           4          0
                 299  3           4          0
                 301  0           4          0
                 303  1           4          0
                 305  2           4          0
                 307  3           4          0
                 309  0           4          0
                 311  1           4          0
                 313  2           4          0
                 315  3           4          0
                 317  0           3          0
                 319  1           3          0
                 321  2           3          0
                 323  3           3          0
                 325  0           3          0
                 327  1           3          0
                 329  2           3          0
                 331  3           3          0
                 333  0           3          0
                 335  1           3          0
                 337  2           3          0
                 339  3           3          0
                 341  0           3          0
                 343  1           3          0
                 345  2           3          0
                 347  3           3          0
                 349  0           3          0
                 351  1           3          0
                 353  2           3          0
                 355  3           3          0
                 357  0           3          0
                 359  1           3          0
                 361  2           3          0
                 363  3           3          0
                 365  0           2          0
                 367  1           2          0
                 369  2           2          0
                 371  3           2          0
                 373  0           2          0
                 375  1           2          0
                 377  2           2          0
                 379  3           2          0
                 381  0           2          0
                 383  1           2          0
                 385  2           2          0
                 387  3           2          0
                 389  0           2          0
                 391  1           2          0
                 393  2           2          0
                 395  3           2          0
                 397  0           2          0
                 399  1           2          0
                 401  2           2          0
                 403  3           2          0
                 405  0           2          0
                 407  1           2          0
                 409  2           2          0
                 411  3           2          0
                 413  0           1          0
                 415  1           1          0
                 417  2           1          0
                 419  3           1          0
                 421  0           1          0
                 423  1           1          0
                 425  2           1          0
                 427  3           1          0
                 429  0           1          0
                 431  1           1          0
                 433  2           1          0
                 435  3           1          0
                 437  0           1          0
                 439  1           1          0
                 441  2           1          0
                 443  3           1          0
                 445  0           1          0
                 447  1           1          0
                 449  2           1          0
                 451  3           1          0
                 453  0           1          0
                 455  1           1          0
                 457  2           1          0
                 459  3           1          0
                 461  0           1          0
                 463  1           1          0
                 465  2           1          0
                 467  3           1          0
                 469  4           1          0
                 471  5           1          0
                 473  6           1          0
                 475  0           1          9
                 477  1           1          9
                 479  2           1          9
                 481  3           1          9
                 483  4           1          9
                 485  5           1          9
                 487  6           1          9
                 489  0           1          9
                 491  1           1          9
                 493  2           1          9
                 495  3           1          9
                 497  0           1          9
                 499  1           1          9
                 501  2           1          9
                 503  3           1          9
                 505  0           1          9
                 507  1           1          9
                 509  2           1          9
                 511  3           1          9
                 513  0           1          9
                 515  1           1          9
                 517  2           1          9
                 519  3           1          9
                 521  0           1          9
                 523  1           1          9
                 525  2           1          9
                 527  3           1          9
                 529  0           1          9
                 531  1           1          9
                 533  2           1          9
                 535  3           1          9
                 537  0           1          9
                 539  1           1          9
                 541  2           1          9
                 543  3           1          9
                 545  0           0          9
                 547  1           0          9
                 549  2           0          9
                 551  3           0          9
                 553  0           0          9
                 555  1           0          9
                 557  2           0          9
                 559  3           0          9
                 561  0           0          9
                 563  1           0          9
                 565  2           0          9
                 567  3           0          9
                 569  0           0          9
                 571  1           0          9
                 573  2           0          9
                 575  3           0          9
                 577  0           0          9
                 579  1           0          9
                 581  2           0          9
                 583  3           0          9
                 585  0           0          9
                 587  1           0          9
                 589  2           0          9
                 591  3           0          9
                 593  0  4294967295          9
                 595  1  4294967295          9
                 597  2  4294967295          9
                 599  3  4294967295          9
                 601  0  4294967295          9
                 603  1  4294967295          9
                 605  2  4294967295          9
                 607  3  4294967295          9
                 609  0  4294967295          9
                 611  1  4294967295          9
                 613  2  4294967295          9
                 615  3  4294967295          9
                 617  0  4294967295          9
                 619  1  4294967295          9
                 621  2  4294967295          9
                 623  3  4294967295          9
                 625  0  4294967295          9
                 627  1  4294967295          9
                 629  2  4294967295          9
                 631  3  4294967295          9
                 633  0  4294967295          9
                 635  1  4294967295          9
                 637  2  4294967295          9
                 639  3  4294967295          9
                 641  0  4294967294          9
                 643  1  4294967294          9
                 645  2  4294967294          9
                 647  3  4294967294          9
                 649  0  4294967294          9
                 651  1  4294967294          9
                 653  2  4294967294          9
                 655  3  4294967294          9
                 657  0  4294967294          9
                 659  1  4294967294          9
                 661  2  4294967294          9
                 663  3  4294967294          9
                 665  0  4294967294          9
                 667  1  4294967294          9
                 669  2  4294967294          9
                 671  3  4294967294          9
                 673  0  4294967294          9
                 675  1  4294967294          9
                 677  2  4294967294          9
                 679  3  4294967294          9
                 681  0  4294967294          9
                 683  1  4294967294          9
                 685  2  4294967294          9
                 687  3  4294967294          9
                 689  0  4294967293          9
                 691  1  4294967293          9
                 693  2  4294967293          9
                 695  3  4294967293          9
                 697  0  4294967293          9
                 699  1  4294967293          9
                 701  2  4294967293          9
                 703  3  4294967293          9
                 705  0  4294967293          9
                 707  1  4294967293          9
                 709  2  4294967293          9
                 711  3  4294967293          9
                 713  0  4294967293          9
                 715  1  4294967293          9
                 717  2  4294967293          9
                 719  3  4294967293          9
                 721  0  4294967293          9
                 723  1  4294967293          9
                 725  2  4294967293          9
                 727  3  4294967293          9
                 729  0  4294967293          9
                 731  1  4294967293          9
                 733  2  4294967293          9
                 735  3  4294967293          9
                 737  0  4294967292          9
                 739  1  4294967292          9
                 741  2  4294967292          9
                 743  3  4294967292          9
                 745  0  4294967292          9
                 747  1  4294967292          9
                 749  2  4294967292          9
                 751  3  4294967292          9
                 753  0  4294967292          9
                 755  1  4294967292          9
                 757  2  4294967292          9
                 759  3  4294967292          9
                 761  0  4294967292          9
                 763  1  4294967292          9
                 765  2  4294967292          9
                 767  3  4294967292          9
                 769  0  4294967292          9
                 771  1  4294967292          9
                 773  2  4294967292          9
                 775  3  4294967292          9
                 777  0  4294967292          9
                 779  1  4294967292          9
                 781  2  4294967292          9
                 783  3  4294967292          9
                 785  0  4294967291          9
                 787  1  4294967291          9
                 789  2  4294967291          9
                 791  3  4294967291          9
                 793  0  4294967291          9
                 795  1  4294967291          9
                 797  2  4294967291          9
                 799  3  4294967291          9
                 801  0  4294967291          9
                 803  1  4294967291          9
                 805  2  4294967291          9
                 807  3  4294967291          9
                 809  0  4294967291          9
                 811  1  4294967291          9
                 813  2  4294967291          9
                 815  3  4294967291          9
                 817  0  4294967291          9
                 819  1  4294967291          9
                 821  2  4294967291          9
                 823  3  4294967291          9
                 825  0  4294967291          9
                 827  1  4294967291          9
                 829  2  4294967291          9
                 831  3  4294967291          9
                 833  0  4294967290          9
                 835  1  4294967290          9
                 837  2  4294967290          9
                 839  3  4294967290          9
                 841  0  4294967290          9
                 843  1  4294967290          9
                 845  2  4294967290          9
                 847  3  4294967290          9
                 849  0  4294967290          9
                 851  1  4294967290          9
                 853  2  4294967290          9
                 855  3  4294967290          9
                 857  0  4294967290          9
                 859  1  4294967290          9
                 861  2  4294967290          9
                 863  3  4294967290          9
                 865  0  4294967290          9
                 867  1  4294967290          9
                 869  2  4294967290          9
                 871  3  4294967290          9
                 873  0  4294967290          9
                 875  1  4294967290          9
                 877  2  4294967290          9
                 879  3  4294967290          9
                 881  0  4294967289          9
                 883  1  4294967289          9
                 885  2  4294967289          9
                 887  3  4294967289          9
                 889  0  4294967289          9
                 891  1  4294967289          9
                 893  2  4294967289          9
                 895  3  4294967289          9
                 897  0  4294967289          9
                 899  1  4294967289          9
                 901  2  4294967289          9
                 903  3  4294967289          9
                 905  0  4294967289          9
                 907  1  4294967289          9
                 909  2  4294967289          9
                 911  3  4294967289          9
                 913  0  4294967289          9
                 915  1  4294967289          9
                 917  2  4294967289          9
                 919  3  4294967289          9
                 921  0  4294967289          9
                 923  1  4294967289          9
                 925  2  4294967289          9
                 927  3  4294967289          9
                 929  0  4294967288          9
                 931  1  4294967288          9
                 933  2  4294967288          9
                 935  3  4294967288          9
                 937  0  4294967288          9
                 939  1  4294967288          9
                 941  2  4294967288          9
                 943  3  4294967288          9
                 945  0  4294967288          9
                 947  1  4294967288          9
                 949  2  4294967288          9
                 951  3  4294967288          9
                 953  0  4294967288          9
                 955  1  4294967288          9
                 957  2  4294967288          9
                 959  3  4294967288          9
                 961  0  4294967288          9
                 963  1  4294967288          9
                 965  2  4294967288          9
                 967  3  4294967288          9
                 969  0  4294967288          9
                 971  1  4294967288          9
                 973  2  4294967288          9
                 975  3  4294967288          9
                 977  0  4294967287          9
                 979  1  4294967287          9
                 981  2  4294967287          9
                 983  3  4294967287          9
                 985  0  4294967287          9
                 987  1  4294967287          9
                 989  2  4294967287          9
                 991  3  4294967287          9
                 993  0  4294967287          9
                 995  1  4294967287          9
                 997  2  4294967287          9
                 999  3  4294967287          9
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 3135.633 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/sort-ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_4
Compiling module xil_defaultlib.comparator_8
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0  x           x          x
                   1  0           0          0
                  31  1           0          0
                  33  2           0          0
                  35  3           0          0
                  37  0           9          0
                  39  1           9          0
                  41  2           9          0
                  43  3           9          0
                  45  0           9          0
                  47  1           9          0
                  49  2           9          0
                  51  3           9          0
                  53  0           9          1
                  55  1           9          1
                  57  2           9          1
                  59  3           9          1
                  61  0           9          1
                  63  1           9          1
                  65  2           9          1
                  67  3           9          1
                  69  0           9          1
                  71  1           9          1
                  73  2           9          1
                  75  3           9          1
                  77  0           8          1
                  79  1           8          1
                  81  2           8          1
                  83  3           8          1
                  85  0           8          1
                  87  1           8          1
                  89  2           8          1
                  91  3           8          1
                  93  0           8          1
                  95  1           8          1
                  97  2           8          1
                  99  3           8          1
                 101  0           8          1
                 103  1           8          1
                 105  2           8          1
                 107  3           8          1
                 109  0           8          1
                 111  1           8          1
                 113  2           8          1
                 115  3           8          1
                 117  0           8          1
                 119  1           8          1
                 121  2           8          1
                 123  3           8          1
                 125  0           7          1
                 127  1           7          1
                 129  2           7          1
                 131  3           7          1
                 133  0           7          1
                 135  1           7          1
                 137  2           7          1
                 139  3           7          1
                 141  0           7          1
                 143  1           7          1
                 145  2           7          1
                 147  3           7          1
                 149  0           7          1
                 151  1           7          1
                 153  2           7          1
                 155  3           7          1
                 157  0           7          1
                 159  1           7          1
                 161  2           7          1
                 163  3           7          1
                 165  0           7          1
                 167  1           7          1
                 169  2           7          1
                 171  3           7          1
                 173  0           6          1
                 175  1           6          1
                 177  2           6          1
                 179  3           6          1
                 181  0           6          1
                 183  1           6          1
                 185  2           6          1
                 187  3           6          1
                 189  0           6          1
                 191  1           6          1
                 193  2           6          1
                 195  3           6          1
                 197  0           6          1
                 199  1           6          1
                 201  2           6          1
                 203  3           6          1
                 205  0           6          1
                 207  1           6          1
                 209  2           6          1
                 211  3           6          1
                 213  0           6          1
                 215  1           6          1
                 217  2           6          1
                 219  3           6          1
                 221  0           5          1
                 223  1           5          1
                 225  2           5          1
                 227  3           5          1
                 229  0           5          1
                 231  1           5          1
                 233  2           5          1
                 235  3           5          1
                 237  0           5          1
                 239  1           5          1
                 241  2           5          1
                 243  3           5          1
                 245  0           5          1
                 247  1           5          1
                 249  2           5          1
                 251  3           5          1
                 253  0           5          1
                 255  1           5          1
                 257  2           5          1
                 259  3           5          1
                 261  0           5          1
                 263  1           5          1
                 265  2           5          1
                 267  3           5          1
                 269  0           4          1
                 271  1           4          1
                 273  2           4          1
                 275  3           4          1
                 277  0           4          1
                 279  1           4          1
                 281  2           4          1
                 283  3           4          1
                 285  0           4          1
                 287  1           4          1
                 289  2           4          1
                 291  3           4          1
                 293  0           4          1
                 295  1           4          1
                 297  2           4          1
                 299  3           4          1
                 301  0           4          1
                 303  1           4          1
                 305  2           4          1
                 307  3           4          1
                 309  0           4          1
                 311  1           4          1
                 313  2           4          1
                 315  3           4          1
                 317  0           3          1
                 319  1           3          1
                 321  2           3          1
                 323  3           3          1
                 325  0           3          1
                 327  1           3          1
                 329  2           3          1
                 331  3           3          1
                 333  0           3          1
                 335  1           3          1
                 337  2           3          1
                 339  3           3          1
                 341  0           3          1
                 343  1           3          1
                 345  2           3          1
                 347  3           3          1
                 349  0           3          1
                 351  1           3          1
                 353  2           3          1
                 355  3           3          1
                 357  0           3          1
                 359  1           3          1
                 361  2           3          1
                 363  3           3          1
                 365  0           2          1
                 367  1           2          1
                 369  2           2          1
                 371  3           2          1
                 373  0           2          1
                 375  1           2          1
                 377  2           2          1
                 379  3           2          1
                 381  0           2          1
                 383  1           2          1
                 385  2           2          1
                 387  3           2          1
                 389  0           2          1
                 391  1           2          1
                 393  2           2          1
                 395  3           2          1
                 397  0           2          1
                 399  1           2          1
                 401  2           2          1
                 403  3           2          1
                 405  0           2          1
                 407  1           2          1
                 409  2           2          1
                 411  3           2          1
                 413  0           1          1
                 415  1           1          1
                 417  2           1          1
                 419  3           1          1
                 421  0           1          1
                 423  1           1          1
                 425  2           1          1
                 427  3           1          1
                 429  0           1          1
                 431  1           1          1
                 433  2           1          1
                 435  3           1          1
                 437  0           1          1
                 439  1           1          1
                 441  2           1          1
                 443  3           1          1
                 445  0           1          1
                 447  1           1          1
                 449  2           1          1
                 451  3           1          1
                 453  0           1          1
                 455  1           1          1
                 457  2           1          1
                 459  3           1          1
                 461  0           1          1
                 463  1           1          1
                 465  2           1          1
                 467  3           1          1
                 469  4           1          1
                 471  5           1          1
                 473  6           1          1
                 475  0           1          1
                 477  1           1          1
                 479  2           1          1
                 481  3           1          1
                 483  4           1          1
                 485  5           1          1
                 487  6           1          1
                 489  0           1          1
                 491  1           1          1
                 493  2           1          1
                 495  3           1          1
                 497  0           1          1
                 499  1           1          1
                 501  2           1          1
                 503  3           1          1
                 505  0           1          1
                 507  1           1          1
                 509  2           1          1
                 511  3           1          1
                 513  0           1          2
                 515  1           1          2
                 517  2           1          2
                 519  3           1          2
                 521  0           1          2
                 523  1           1          2
                 525  2           1          2
                 527  3           1          2
                 529  0           1          2
                 531  1           1          2
                 533  2           1          2
                 535  3           1          2
                 537  0           1          2
                 539  1           1          2
                 541  2           1          2
                 543  3           1          2
                 545  0           0          2
                 547  1           0          2
                 549  2           0          2
                 551  3           0          2
                 553  0           0          2
                 555  1           0          2
                 557  2           0          2
                 559  3           0          2
                 561  0           0          2
                 563  1           0          2
                 565  2           0          2
                 567  3           0          2
                 569  0           0          1
                 571  1           0          1
                 573  2           0          1
                 575  3           0          1
                 577  0           0          1
                 579  1           0          1
                 581  2           0          1
                 583  3           0          1
                 585  0           0          1
                 587  1           0          1
                 589  2           0          1
                 591  3           0          1
                 593  0  4294967295          1
                 595  1  4294967295          1
                 597  2  4294967295          1
                 599  3  4294967295          1
                 601  0  4294967295          1
                 603  1  4294967295          1
                 605  2  4294967295          1
                 607  3  4294967295          1
                 609  0  4294967295          1
                 611  1  4294967295          1
                 613  2  4294967295          1
                 615  3  4294967295          1
                 617  0  4294967295          1
                 619  1  4294967295          1
                 621  2  4294967295          1
                 623  3  4294967295          1
                 625  0  4294967295          1
                 627  1  4294967295          1
                 629  2  4294967295          1
                 631  3  4294967295          1
                 633  0  4294967295          1
                 635  1  4294967295          1
                 637  2  4294967295          1
                 639  3  4294967295          1
                 641  0  4294967294          1
                 643  1  4294967294          1
                 645  2  4294967294          1
                 647  3  4294967294          1
                 649  0  4294967294          1
                 651  1  4294967294          1
                 653  2  4294967294          1
                 655  3  4294967294          1
                 657  0  4294967294          1
                 659  1  4294967294          1
                 661  2  4294967294          1
                 663  3  4294967294          1
                 665  0  4294967294          1
                 667  1  4294967294          1
                 669  2  4294967294          1
                 671  3  4294967294          1
                 673  0  4294967294          1
                 675  1  4294967294          1
                 677  2  4294967294          1
                 679  3  4294967294          1
                 681  0  4294967294          1
                 683  1  4294967294          1
                 685  2  4294967294          1
                 687  3  4294967294          1
                 689  0  4294967293          1
                 691  1  4294967293          1
                 693  2  4294967293          1
                 695  3  4294967293          1
                 697  0  4294967293          1
                 699  1  4294967293          1
                 701  2  4294967293          1
                 703  3  4294967293          1
                 705  0  4294967293          1
                 707  1  4294967293          1
                 709  2  4294967293          1
                 711  3  4294967293          1
                 713  0  4294967293          1
                 715  1  4294967293          1
                 717  2  4294967293          1
                 719  3  4294967293          1
                 721  0  4294967293          1
                 723  1  4294967293          1
                 725  2  4294967293          1
                 727  3  4294967293          1
                 729  0  4294967293          1
                 731  1  4294967293          1
                 733  2  4294967293          1
                 735  3  4294967293          1
                 737  0  4294967292          1
                 739  1  4294967292          1
                 741  2  4294967292          1
                 743  3  4294967292          1
                 745  0  4294967292          1
                 747  1  4294967292          1
                 749  2  4294967292          1
                 751  3  4294967292          1
                 753  0  4294967292          1
                 755  1  4294967292          1
                 757  2  4294967292          1
                 759  3  4294967292          1
                 761  0  4294967292          1
                 763  1  4294967292          1
                 765  2  4294967292          1
                 767  3  4294967292          1
                 769  0  4294967292          1
                 771  1  4294967292          1
                 773  2  4294967292          1
                 775  3  4294967292          1
                 777  0  4294967292          1
                 779  1  4294967292          1
                 781  2  4294967292          1
                 783  3  4294967292          1
                 785  0  4294967291          1
                 787  1  4294967291          1
                 789  2  4294967291          1
                 791  3  4294967291          1
                 793  0  4294967291          1
                 795  1  4294967291          1
                 797  2  4294967291          1
                 799  3  4294967291          1
                 801  0  4294967291          1
                 803  1  4294967291          1
                 805  2  4294967291          1
                 807  3  4294967291          1
                 809  0  4294967291          1
                 811  1  4294967291          1
                 813  2  4294967291          1
                 815  3  4294967291          1
                 817  0  4294967291          1
                 819  1  4294967291          1
                 821  2  4294967291          1
                 823  3  4294967291          1
                 825  0  4294967291          1
                 827  1  4294967291          1
                 829  2  4294967291          1
                 831  3  4294967291          1
                 833  0  4294967290          1
                 835  1  4294967290          1
                 837  2  4294967290          1
                 839  3  4294967290          1
                 841  0  4294967290          1
                 843  1  4294967290          1
                 845  2  4294967290          1
                 847  3  4294967290          1
                 849  0  4294967290          1
                 851  1  4294967290          1
                 853  2  4294967290          1
                 855  3  4294967290          1
                 857  0  4294967290          1
                 859  1  4294967290          1
                 861  2  4294967290          1
                 863  3  4294967290          1
                 865  0  4294967290          1
                 867  1  4294967290          1
                 869  2  4294967290          1
                 871  3  4294967290          1
                 873  0  4294967290          1
                 875  1  4294967290          1
                 877  2  4294967290          1
                 879  3  4294967290          1
                 881  0  4294967289          1
                 883  1  4294967289          1
                 885  2  4294967289          1
                 887  3  4294967289          1
                 889  0  4294967289          1
                 891  1  4294967289          1
                 893  2  4294967289          1
                 895  3  4294967289          1
                 897  0  4294967289          1
                 899  1  4294967289          1
                 901  2  4294967289          1
                 903  3  4294967289          1
                 905  0  4294967289          1
                 907  1  4294967289          1
                 909  2  4294967289          1
                 911  3  4294967289          1
                 913  0  4294967289          1
                 915  1  4294967289          1
                 917  2  4294967289          1
                 919  3  4294967289          1
                 921  0  4294967289          1
                 923  1  4294967289          1
                 925  2  4294967289          1
                 927  3  4294967289          1
                 929  0  4294967288          1
                 931  1  4294967288          1
                 933  2  4294967288          1
                 935  3  4294967288          1
                 937  0  4294967288          1
                 939  1  4294967288          1
                 941  2  4294967288          1
                 943  3  4294967288          1
                 945  0  4294967288          1
                 947  1  4294967288          1
                 949  2  4294967288          1
                 951  3  4294967288          1
                 953  0  4294967288          1
                 955  1  4294967288          1
                 957  2  4294967288          1
                 959  3  4294967288          1
                 961  0  4294967288          1
                 963  1  4294967288          1
                 965  2  4294967288          1
                 967  3  4294967288          1
                 969  0  4294967288          1
                 971  1  4294967288          1
                 973  2  4294967288          1
                 975  3  4294967288          1
                 977  0  4294967287          1
                 979  1  4294967287          1
                 981  2  4294967287          1
                 983  3  4294967287          1
                 985  0  4294967287          1
                 987  1  4294967287          1
                 989  2  4294967287          1
                 991  3  4294967287          1
                 993  0  4294967287          1
                 995  1  4294967287          1
                 997  2  4294967287          1
                 999  3  4294967287          1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3135.633 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\RB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\step_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/sort-ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0  x           x          x
                   1  0           0          0
                  31  1           0          0
                  33  2           0          0
                  35  3           0          0
                  37  0           9          0
                  39  1           9          0
                  41  2           9          0
                  43  3           9          0
                  45  0           9          0
                  47  1           9          0
                  49  2           9          0
                  51  3           9          0
                  53  0           9          1
                  55  1           9          1
                  57  2           9          1
                  59  3           9          1
                  61  0           9          1
                  63  1           9          1
                  65  2           9          1
                  67  3           9          1
                  69  0           9          1
                  71  1           9          1
                  73  2           9          1
                  75  3           9          1
                  77  0           8          1
                  79  1           8          1
                  81  2           8          1
                  83  3           8          1
                  85  0           8          1
                  87  1           8          1
                  89  2           8          1
                  91  3           8          1
                  93  0           8          1
                  95  1           8          1
                  97  2           8          1
                  99  3           8          1
                 101  0           8          1
                 103  1           8          1
                 105  2           8          1
                 107  3           8          1
                 109  0           8          1
                 111  1           8          1
                 113  2           8          1
                 115  3           8          1
                 117  0           8          1
                 119  1           8          1
                 121  2           8          1
                 123  3           8          1
                 125  0           7          1
                 127  1           7          1
                 129  2           7          1
                 131  3           7          1
                 133  0           7          1
                 135  1           7          1
                 137  2           7          1
                 139  3           7          1
                 141  0           7          1
                 143  1           7          1
                 145  2           7          1
                 147  3           7          1
                 149  0           7          1
                 151  1           7          1
                 153  2           7          1
                 155  3           7          1
                 157  0           7          1
                 159  1           7          1
                 161  2           7          1
                 163  3           7          1
                 165  0           7          1
                 167  1           7          1
                 169  2           7          1
                 171  3           7          1
                 173  0           6          1
                 175  1           6          1
                 177  2           6          1
                 179  3           6          1
                 181  0           6          1
                 183  1           6          1
                 185  2           6          1
                 187  3           6          1
                 189  0           6          1
                 191  1           6          1
                 193  2           6          1
                 195  3           6          1
                 197  0           6          1
                 199  1           6          1
                 201  2           6          1
                 203  3           6          1
                 205  0           6          1
                 207  1           6          1
                 209  2           6          1
                 211  3           6          1
                 213  0           6          1
                 215  1           6          1
                 217  2           6          1
                 219  3           6          1
                 221  0           5          1
                 223  1           5          1
                 225  2           5          1
                 227  3           5          1
                 229  0           5          1
                 231  1           5          1
                 233  2           5          1
                 235  3           5          1
                 237  0           5          1
                 239  1           5          1
                 241  2           5          1
                 243  3           5          1
                 245  0           5          1
                 247  1           5          1
                 249  2           5          1
                 251  3           5          1
                 253  0           5          1
                 255  1           5          1
                 257  2           5          1
                 259  3           5          1
                 261  0           5          1
                 263  1           5          1
                 265  2           5          1
                 267  3           5          1
                 269  0           4          1
                 271  1           4          1
                 273  2           4          1
                 275  3           4          1
                 277  0           4          1
                 279  1           4          1
                 281  2           4          1
                 283  3           4          1
                 285  0           4          1
                 287  1           4          1
                 289  2           4          1
                 291  3           4          1
                 293  0           4          1
                 295  1           4          1
                 297  2           4          1
                 299  3           4          1
                 301  0           4          1
                 303  1           4          1
                 305  2           4          1
                 307  3           4          1
                 309  0           4          1
                 311  1           4          1
                 313  2           4          1
                 315  3           4          1
                 317  0           3          1
                 319  1           3          1
                 321  2           3          1
                 323  3           3          1
                 325  0           3          1
                 327  1           3          1
                 329  2           3          1
                 331  3           3          1
                 333  0           3          1
                 335  1           3          1
                 337  2           3          1
                 339  3           3          1
                 341  0           3          1
                 343  1           3          1
                 345  2           3          1
                 347  3           3          1
                 349  0           3          1
                 351  1           3          1
                 353  2           3          1
                 355  3           3          1
                 357  0           3          1
                 359  1           3          1
                 361  2           3          1
                 363  3           3          1
                 365  0           2          1
                 367  1           2          1
                 369  2           2          1
                 371  3           2          1
                 373  0           2          1
                 375  1           2          1
                 377  2           2          1
                 379  3           2          1
                 381  0           2          1
                 383  1           2          1
                 385  2           2          1
                 387  3           2          1
                 389  0           2          1
                 391  1           2          1
                 393  2           2          1
                 395  3           2          1
                 397  0           2          1
                 399  1           2          1
                 401  2           2          1
                 403  3           2          1
                 405  0           2          1
                 407  1           2          1
                 409  2           2          1
                 411  3           2          1
                 413  0           1          1
                 415  1           1          1
                 417  2           1          1
                 419  3           1          1
                 421  0           1          1
                 423  1           1          1
                 425  2           1          1
                 427  3           1          1
                 429  0           1          1
                 431  1           1          1
                 433  2           1          1
                 435  3           1          1
                 437  0           1          1
                 439  1           1          1
                 441  2           1          1
                 443  3           1          1
                 445  0           1          1
                 447  1           1          1
                 449  2           1          1
                 451  3           1          1
                 453  0           1          1
                 455  1           1          1
                 457  2           1          1
                 459  3           1          1
                 461  0           1          1
                 463  1           1          1
                 465  2           1          1
                 467  3           1          1
                 469  4           1          1
                 471  5           1          1
                 473  6           1          1
                 475  0           1          1
                 477  1           1          1
                 479  2           1          1
                 481  3           1          1
                 483  4           1          1
                 485  5           1          1
                 487  6           1          1
                 489  0           1          1
                 491  1           1          1
                 493  2           1          1
                 495  3           1          1
                 497  0           1          1
                 499  1           1          1
                 501  2           1          1
                 503  3           1          1
                 505  0           1          1
                 507  1           1          1
                 509  2           1          1
                 511  3           1          1
                 513  0           1          2
                 515  1           1          2
                 517  2           1          2
                 519  3           1          2
                 521  0           1          2
                 523  1           1          2
                 525  2           1          2
                 527  3           1          2
                 529  0           1          2
                 531  1           1          2
                 533  2           1          2
                 535  3           1          2
                 537  0           1          2
                 539  1           1          2
                 541  2           1          2
                 543  3           1          2
                 545  0           0          2
                 547  1           0          2
                 549  2           0          2
                 551  3           0          2
                 553  0           0          2
                 555  1           0          2
                 557  2           0          2
                 559  3           0          2
                 561  0           0          2
                 563  1           0          2
                 565  2           0          2
                 567  3           0          2
                 569  0           0          1
                 571  1           0          1
                 573  2           0          1
                 575  3           0          1
                 577  0           0          1
                 579  1           0          1
                 581  2           0          1
                 583  3           0          1
                 585  0           0          1
                 587  1           0          1
                 589  2           0          1
                 591  3           0          1
                 593  0  4294967295          1
                 595  1  4294967295          1
                 597  2  4294967295          1
                 599  3  4294967295          1
                 601  0  4294967295          1
                 603  1  4294967295          1
                 605  2  4294967295          1
                 607  3  4294967295          1
                 609  0  4294967295          1
                 611  1  4294967295          1
                 613  2  4294967295          1
                 615  3  4294967295          1
                 617  0  4294967295          1
                 619  1  4294967295          1
                 621  2  4294967295          1
                 623  3  4294967295          1
                 625  0  4294967295          1
                 627  1  4294967295          1
                 629  2  4294967295          1
                 631  3  4294967295          1
                 633  0  4294967295          1
                 635  1  4294967295          1
                 637  2  4294967295          1
                 639  3  4294967295          1
                 641  0  4294967294          1
                 643  1  4294967294          1
                 645  2  4294967294          1
                 647  3  4294967294          1
                 649  0  4294967294          1
                 651  1  4294967294          1
                 653  2  4294967294          1
                 655  3  4294967294          1
                 657  0  4294967294          1
                 659  1  4294967294          1
                 661  2  4294967294          1
                 663  3  4294967294          1
                 665  0  4294967294          1
                 667  1  4294967294          1
                 669  2  4294967294          1
                 671  3  4294967294          1
                 673  0  4294967294          1
                 675  1  4294967294          1
                 677  2  4294967294          1
                 679  3  4294967294          1
                 681  0  4294967294          1
                 683  1  4294967294          1
                 685  2  4294967294          1
                 687  3  4294967294          1
                 689  0  4294967293          1
                 691  1  4294967293          1
                 693  2  4294967293          1
                 695  3  4294967293          1
                 697  0  4294967293          1
                 699  1  4294967293          1
                 701  2  4294967293          1
                 703  3  4294967293          1
                 705  0  4294967293          1
                 707  1  4294967293          1
                 709  2  4294967293          1
                 711  3  4294967293          1
                 713  0  4294967293          1
                 715  1  4294967293          1
                 717  2  4294967293          1
                 719  3  4294967293          1
                 721  0  4294967293          1
                 723  1  4294967293          1
                 725  2  4294967293          1
                 727  3  4294967293          1
                 729  0  4294967293          1
                 731  1  4294967293          1
                 733  2  4294967293          1
                 735  3  4294967293          1
                 737  0  4294967292          1
                 739  1  4294967292          1
                 741  2  4294967292          1
                 743  3  4294967292          1
                 745  0  4294967292          1
                 747  1  4294967292          1
                 749  2  4294967292          1
                 751  3  4294967292          1
                 753  0  4294967292          1
                 755  1  4294967292          1
                 757  2  4294967292          1
                 759  3  4294967292          1
                 761  0  4294967292          1
                 763  1  4294967292          1
                 765  2  4294967292          1
                 767  3  4294967292          1
                 769  0  4294967292          1
                 771  1  4294967292          1
                 773  2  4294967292          1
                 775  3  4294967292          1
                 777  0  4294967292          1
                 779  1  4294967292          1
                 781  2  4294967292          1
                 783  3  4294967292          1
                 785  0  4294967291          1
                 787  1  4294967291          1
                 789  2  4294967291          1
                 791  3  4294967291          1
                 793  0  4294967291          1
                 795  1  4294967291          1
                 797  2  4294967291          1
                 799  3  4294967291          1
                 801  0  4294967291          1
                 803  1  4294967291          1
                 805  2  4294967291          1
                 807  3  4294967291          1
                 809  0  4294967291          1
                 811  1  4294967291          1
                 813  2  4294967291          1
                 815  3  4294967291          1
                 817  0  4294967291          1
                 819  1  4294967291          1
                 821  2  4294967291          1
                 823  3  4294967291          1
                 825  0  4294967291          1
                 827  1  4294967291          1
                 829  2  4294967291          1
                 831  3  4294967291          1
                 833  0  4294967290          1
                 835  1  4294967290          1
                 837  2  4294967290          1
                 839  3  4294967290          1
                 841  0  4294967290          1
                 843  1  4294967290          1
                 845  2  4294967290          1
                 847  3  4294967290          1
                 849  0  4294967290          1
                 851  1  4294967290          1
                 853  2  4294967290          1
                 855  3  4294967290          1
                 857  0  4294967290          1
                 859  1  4294967290          1
                 861  2  4294967290          1
                 863  3  4294967290          1
                 865  0  4294967290          1
                 867  1  4294967290          1
                 869  2  4294967290          1
                 871  3  4294967290          1
                 873  0  4294967290          1
                 875  1  4294967290          1
                 877  2  4294967290          1
                 879  3  4294967290          1
                 881  0  4294967289          1
                 883  1  4294967289          1
                 885  2  4294967289          1
                 887  3  4294967289          1
                 889  0  4294967289          1
                 891  1  4294967289          1
                 893  2  4294967289          1
                 895  3  4294967289          1
                 897  0  4294967289          1
                 899  1  4294967289          1
                 901  2  4294967289          1
                 903  3  4294967289          1
                 905  0  4294967289          1
                 907  1  4294967289          1
                 909  2  4294967289          1
                 911  3  4294967289          1
                 913  0  4294967289          1
                 915  1  4294967289          1
                 917  2  4294967289          1
                 919  3  4294967289          1
                 921  0  4294967289          1
                 923  1  4294967289          1
                 925  2  4294967289          1
                 927  3  4294967289          1
                 929  0  4294967288          1
                 931  1  4294967288          1
                 933  2  4294967288          1
                 935  3  4294967288          1
                 937  0  4294967288          1
                 939  1  4294967288          1
                 941  2  4294967288          1
                 943  3  4294967288          1
                 945  0  4294967288          1
                 947  1  4294967288          1
                 949  2  4294967288          1
                 951  3  4294967288          1
                 953  0  4294967288          1
                 955  1  4294967288          1
                 957  2  4294967288          1
                 959  3  4294967288          1
                 961  0  4294967288          1
                 963  1  4294967288          1
                 965  2  4294967288          1
                 967  3  4294967288          1
                 969  0  4294967288          1
                 971  1  4294967288          1
                 973  2  4294967288          1
                 975  3  4294967288          1
                 977  0  4294967287          1
                 979  1  4294967287          1
                 981  2  4294967287          1
                 983  3  4294967287          1
                 985  0  4294967287          1
                 987  1  4294967287          1
                 989  2  4294967287          1
                 991  3  4294967287          1
                 993  0  4294967287          1
                 995  1  4294967287          1
                 997  2  4294967287          1
                 999  3  4294967287          1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3135.633 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-05:30:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.633 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-05:30:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-05:30:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746671A
set_property PROGRAM.FILE {C:/Users/Sujan/Downloads/final_project/final_project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/sort-ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0  x           x x
                   1  0           0 x
                  31  1           0 x
                  33  2           0 x
                  35  3           0 x
                  36  3           0 0
                  37  0           9 0
                  39  1           9 0
                  41  2           9 0
                  43  3           9 0
                  45  0           9 0
                  47  1           9 0
                  49  2           9 0
                  51  3           9 0
                  53  0           9 0
                  55  1           9 0
                  57  2           9 0
                  59  3           9 0
                  60  3           9 1
                  61  0           9 0
                  63  1           9 0
                  65  2           9 0
                  67  3           9 0
                  69  0           9 0
                  71  1           9 0
                  73  2           9 0
                  75  3           9 0
                  77  0           8 0
                  79  1           8 0
                  81  2           8 0
                  83  3           8 0
                  85  0           8 0
                  87  1           8 0
                  89  2           8 0
                  91  3           8 0
                  93  0           8 0
                  95  1           8 0
                  97  2           8 0
                  99  3           8 0
                 100  3           8 1
                 101  0           8 0
                 103  1           8 0
                 105  2           8 0
                 107  3           8 1
                 109  0           8 0
                 111  1           8 0
                 113  2           8 0
                 115  3           8 0
                 117  0           8 0
                 119  1           8 0
                 121  2           8 0
                 123  3           8 0
                 125  0           7 0
                 127  1           7 0
                 129  2           7 0
                 131  3           7 0
                 133  0           7 0
                 135  1           7 0
                 137  2           7 0
                 139  3           7 0
                 141  0           7 0
                 143  1           7 0
                 145  2           7 0
                 147  3           7 0
                 148  3           7 1
                 149  0           7 0
                 151  1           7 0
                 153  2           7 0
                 155  3           7 1
                 157  0           7 0
                 159  1           7 0
                 161  2           7 0
                 163  3           7 0
                 165  0           7 0
                 167  1           7 0
                 169  2           7 0
                 171  3           7 0
                 173  0           6 0
                 175  1           6 0
                 177  2           6 0
                 179  3           6 0
                 181  0           6 0
                 183  1           6 0
                 185  2           6 0
                 187  3           6 0
                 189  0           6 0
                 191  1           6 0
                 193  2           6 0
                 195  3           6 0
                 196  3           6 1
                 197  0           6 0
                 199  1           6 0
                 201  2           6 0
                 203  3           6 1
                 205  0           6 0
                 207  1           6 0
                 209  2           6 0
                 211  3           6 0
                 213  0           6 0
                 215  1           6 0
                 217  2           6 0
                 219  3           6 0
                 221  0           5 0
                 223  1           5 0
                 225  2           5 0
                 227  3           5 0
                 229  0           5 0
                 231  1           5 0
                 233  2           5 0
                 235  3           5 0
                 237  0           5 0
                 239  1           5 0
                 241  2           5 0
                 243  3           5 0
                 244  3           5 1
                 245  0           5 0
                 247  1           5 0
                 249  2           5 0
                 251  3           5 1
                 253  0           5 0
                 255  1           5 0
                 257  2           5 0
                 259  3           5 0
                 261  0           5 0
                 263  1           5 0
                 265  2           5 0
                 267  3           5 0
                 269  0           4 0
                 271  1           4 0
                 273  2           4 0
                 275  3           4 0
                 277  0           4 0
                 279  1           4 0
                 281  2           4 0
                 283  3           4 0
                 285  0           4 0
                 287  1           4 0
                 289  2           4 0
                 291  3           4 0
                 292  3           4 1
                 293  0           4 0
                 295  1           4 0
                 297  2           4 0
                 299  3           4 1
                 301  0           4 0
                 303  1           4 0
                 305  2           4 0
                 307  3           4 0
                 309  0           4 0
                 311  1           4 0
                 313  2           4 0
                 315  3           4 0
                 317  0           3 0
                 319  1           3 0
                 321  2           3 0
                 323  3           3 0
                 325  0           3 0
                 327  1           3 0
                 329  2           3 0
                 331  3           3 0
                 333  0           3 0
                 335  1           3 0
                 337  2           3 0
                 339  3           3 0
                 340  3           3 1
                 341  0           3 0
                 343  1           3 0
                 345  2           3 0
                 347  3           3 1
                 349  0           3 0
                 351  1           3 0
                 353  2           3 0
                 355  3           3 0
                 357  0           3 0
                 359  1           3 0
                 361  2           3 0
                 363  3           3 0
                 365  0           2 0
                 367  1           2 0
                 369  2           2 0
                 371  3           2 0
                 373  0           2 0
                 375  1           2 0
                 377  2           2 0
                 379  3           2 0
                 381  0           2 0
                 383  1           2 0
                 385  2           2 0
                 387  3           2 0
                 388  3           2 1
                 389  0           2 0
                 391  1           2 0
                 393  2           2 0
                 395  3           2 1
                 397  0           2 0
                 399  1           2 0
                 401  2           2 0
                 403  3           2 0
                 405  0           2 0
                 407  1           2 0
                 409  2           2 0
                 411  3           2 0
                 413  0           1 0
                 415  1           1 0
                 417  2           1 0
                 419  3           1 0
                 421  0           1 0
                 423  1           1 0
                 425  2           1 0
                 427  3           1 0
                 429  0           1 0
                 431  1           1 0
                 433  2           1 0
                 435  3           1 0
                 436  3           1 1
                 437  0           1 0
                 439  1           1 0
                 441  2           1 0
                 443  3           1 1
                 444  3           1 0
                 445  0           1 0
                 447  1           1 0
                 449  2           1 0
                 451  3           1 0
                 453  0           1 0
                 455  1           1 0
                 457  2           1 0
                 459  3           1 0
                 461  0           1 0
                 463  1           1 0
                 465  2           1 0
                 467  3           1 0
                 469  4           1 0
                 471  5           1 0
                 473  6           1 0
                 475  0           1 0
                 477  1           1 0
                 479  2           1 0
                 481  3           1 0
                 483  4           1 0
                 485  5           1 0
                 487  6           1 0
                 489  0           1 0
                 491  1           1 0
                 493  2           1 0
                 495  3           1 0
                 496  3           1 1
                 497  0           1 0
                 499  1           1 0
                 501  2           1 0
                 503  3           1 0
                 505  0           1 0
                 507  1           1 0
                 509  2           1 0
                 511  3           1 0
                 513  0           1 0
                 515  1           1 0
                 517  2           1 0
                 519  3           1 0
                 521  0           1 0
                 523  1           1 0
                 525  2           1 0
                 527  3           1 0
                 529  0           1 0
                 531  1           1 0
                 533  2           1 0
                 535  3           1 0
                 537  0           1 0
                 539  1           1 0
                 541  2           1 0
                 543  3           1 0
                 545  0           0 0
                 547  1           0 0
                 549  2           0 0
                 551  3           0 0
                 553  0           0 0
                 555  1           0 0
                 557  2           0 0
                 559  3           0 0
                 561  0           0 0
                 563  1           0 0
                 565  2           0 0
                 567  3           0 0
                 568  3           0 1
                 569  0           0 0
                 571  1           0 0
                 573  2           0 0
                 575  3           0 1
                 576  3           0 0
                 577  0           0 0
                 579  1           0 0
                 581  2           0 0
                 583  3           0 0
                 585  0           0 0
                 587  1           0 0
                 589  2           0 0
                 591  3           0 0
                 593  0  4294967295 0
                 595  1  4294967295 0
                 597  2  4294967295 0
                 599  3  4294967295 0
                 601  0  4294967295 0
                 603  1  4294967295 0
                 605  2  4294967295 0
                 607  3  4294967295 0
                 609  0  4294967295 0
                 611  1  4294967295 0
                 613  2  4294967295 0
                 615  3  4294967295 0
                 616  3  4294967295 1
                 617  0  4294967295 0
                 619  1  4294967295 0
                 621  2  4294967295 0
                 623  3  4294967295 1
                 625  0  4294967295 0
                 627  1  4294967295 0
                 629  2  4294967295 0
                 631  3  4294967295 0
                 633  0  4294967295 0
                 635  1  4294967295 0
                 637  2  4294967295 0
                 639  3  4294967295 0
                 641  0  4294967294 0
                 643  1  4294967294 0
                 645  2  4294967294 0
                 647  3  4294967294 0
                 649  0  4294967294 0
                 651  1  4294967294 0
                 653  2  4294967294 0
                 655  3  4294967294 0
                 657  0  4294967294 0
                 659  1  4294967294 0
                 661  2  4294967294 0
                 663  3  4294967294 0
                 664  3  4294967294 1
                 665  0  4294967294 0
                 667  1  4294967294 0
                 669  2  4294967294 0
                 671  3  4294967294 1
                 673  0  4294967294 0
                 675  1  4294967294 0
                 677  2  4294967294 0
                 679  3  4294967294 0
                 681  0  4294967294 0
                 683  1  4294967294 0
                 685  2  4294967294 0
                 687  3  4294967294 0
                 689  0  4294967293 0
                 691  1  4294967293 0
                 693  2  4294967293 0
                 695  3  4294967293 0
                 697  0  4294967293 0
                 699  1  4294967293 0
                 701  2  4294967293 0
                 703  3  4294967293 0
                 705  0  4294967293 0
                 707  1  4294967293 0
                 709  2  4294967293 0
                 711  3  4294967293 0
                 712  3  4294967293 1
                 713  0  4294967293 0
                 715  1  4294967293 0
                 717  2  4294967293 0
                 719  3  4294967293 1
                 721  0  4294967293 0
                 723  1  4294967293 0
                 725  2  4294967293 0
                 727  3  4294967293 0
                 729  0  4294967293 0
                 731  1  4294967293 0
                 733  2  4294967293 0
                 735  3  4294967293 0
                 737  0  4294967292 0
                 739  1  4294967292 0
                 741  2  4294967292 0
                 743  3  4294967292 0
                 745  0  4294967292 0
                 747  1  4294967292 0
                 749  2  4294967292 0
                 751  3  4294967292 0
                 753  0  4294967292 0
                 755  1  4294967292 0
                 757  2  4294967292 0
                 759  3  4294967292 0
                 760  3  4294967292 1
                 761  0  4294967292 0
                 763  1  4294967292 0
                 765  2  4294967292 0
                 767  3  4294967292 1
                 769  0  4294967292 0
                 771  1  4294967292 0
                 773  2  4294967292 0
                 775  3  4294967292 0
                 777  0  4294967292 0
                 779  1  4294967292 0
                 781  2  4294967292 0
                 783  3  4294967292 0
                 785  0  4294967291 0
                 787  1  4294967291 0
                 789  2  4294967291 0
                 791  3  4294967291 0
                 793  0  4294967291 0
                 795  1  4294967291 0
                 797  2  4294967291 0
                 799  3  4294967291 0
                 801  0  4294967291 0
                 803  1  4294967291 0
                 805  2  4294967291 0
                 807  3  4294967291 0
                 808  3  4294967291 1
                 809  0  4294967291 0
                 811  1  4294967291 0
                 813  2  4294967291 0
                 815  3  4294967291 1
                 817  0  4294967291 0
                 819  1  4294967291 0
                 821  2  4294967291 0
                 823  3  4294967291 0
                 825  0  4294967291 0
                 827  1  4294967291 0
                 829  2  4294967291 0
                 831  3  4294967291 0
                 833  0  4294967290 0
                 835  1  4294967290 0
                 837  2  4294967290 0
                 839  3  4294967290 0
                 841  0  4294967290 0
                 843  1  4294967290 0
                 845  2  4294967290 0
                 847  3  4294967290 0
                 849  0  4294967290 0
                 851  1  4294967290 0
                 853  2  4294967290 0
                 855  3  4294967290 0
                 856  3  4294967290 1
                 857  0  4294967290 0
                 859  1  4294967290 0
                 861  2  4294967290 0
                 863  3  4294967290 1
                 865  0  4294967290 0
                 867  1  4294967290 0
                 869  2  4294967290 0
                 871  3  4294967290 0
                 873  0  4294967290 0
                 875  1  4294967290 0
                 877  2  4294967290 0
                 879  3  4294967290 0
                 881  0  4294967289 0
                 883  1  4294967289 0
                 885  2  4294967289 0
                 887  3  4294967289 0
                 889  0  4294967289 0
                 891  1  4294967289 0
                 893  2  4294967289 0
                 895  3  4294967289 0
                 897  0  4294967289 0
                 899  1  4294967289 0
                 901  2  4294967289 0
                 903  3  4294967289 0
                 904  3  4294967289 1
                 905  0  4294967289 0
                 907  1  4294967289 0
                 909  2  4294967289 0
                 911  3  4294967289 1
                 913  0  4294967289 0
                 915  1  4294967289 0
                 917  2  4294967289 0
                 919  3  4294967289 0
                 921  0  4294967289 0
                 923  1  4294967289 0
                 925  2  4294967289 0
                 927  3  4294967289 0
                 929  0  4294967288 0
                 931  1  4294967288 0
                 933  2  4294967288 0
                 935  3  4294967288 0
                 937  0  4294967288 0
                 939  1  4294967288 0
                 941  2  4294967288 0
                 943  3  4294967288 0
                 945  0  4294967288 0
                 947  1  4294967288 0
                 949  2  4294967288 0
                 951  3  4294967288 0
                 952  3  4294967288 1
                 953  0  4294967288 0
                 955  1  4294967288 0
                 957  2  4294967288 0
                 959  3  4294967288 1
                 961  0  4294967288 0
                 963  1  4294967288 0
                 965  2  4294967288 0
                 967  3  4294967288 0
                 969  0  4294967288 0
                 971  1  4294967288 0
                 973  2  4294967288 0
                 975  3  4294967288 0
                 977  0  4294967287 0
                 979  1  4294967287 0
                 981  2  4294967287 0
                 983  3  4294967287 0
                 985  0  4294967287 0
                 987  1  4294967287 0
                 989  2  4294967287 0
                 991  3  4294967287 0
                 993  0  4294967287 0
                 995  1  4294967287 0
                 997  2  4294967287 0
                 999  3  4294967287 0
                1000  3  4294967287 1
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 3135.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/sort-ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 3135.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0  x           x x          x          x
                   1  0           0 x          x          0
                  31  1           0 x          x          0
                  33  2           0 x          x          0
                  35  3           0 x          x          x
                  36  3           0 0          0          0
                  37  0           9 0          0          0
                  39  1           9 0          0          0
                  41  2           9 0          0          0
                  43  3           9 0          0          0
                  44  3           9 0          9          0
                  45  0           9 0          9          0
                  47  1           9 0          9          0
                  49  2           9 0          9          0
                  51  3           9 0          9          0
                  52  3           9 0          0          0
                  53  0           9 0          0          0
                  55  1           9 0          0          0
                  57  2           9 0          0          0
                  59  3           9 0          0          0
                  60  3           9 1          1          9
                  61  0           9 0          1          0
                  63  1           9 0          1          0
                  65  2           9 0          1          0
                  67  3           9 0          1          0
                  68  3           9 0 4294967288          0
                  69  0           9 0 4294967288          0
                  71  1           9 0 4294967288          0
                  73  2           9 0 4294967288          0
                  75  3           9 0 4294967288          0
                  76  3           9 0          9          9
                  77  0           8 0          9          0
                  79  1           8 0          9          0
                  81  2           8 0          9          0
                  83  3           8 0          9          0
                  85  0           8 0          9          0
                  87  1           8 0          9          0
                  89  2           8 0          9          0
                  91  3           8 0          9          0
                  92  3           8 0          8          0
                  93  0           8 0          8          0
                  95  1           8 0          8          0
                  97  2           8 0          8          0
                  99  3           8 0          8          0
                 100  3           8 1          0          1
                 101  0           8 0          0          0
                 103  1           8 0          0          0
                 105  2           8 0          0          0
                 107  3           8 1          0          1
                 108  3           8 1          1          8
                 109  0           8 0          1          0
                 111  1           8 0          1          0
                 113  2           8 0          1          0
                 115  3           8 0          1          0
                 116  3           8 0 4294967289          0
                 117  0           8 0 4294967289          0
                 119  1           8 0 4294967289          0
                 121  2           8 0 4294967289          0
                 123  3           8 0 4294967289          0
                 124  3           8 0          8          8
                 125  0           7 0          8          0
                 127  1           7 0          8          0
                 129  2           7 0          8          0
                 131  3           7 0          8          0
                 133  0           7 0          8          0
                 135  1           7 0          8          0
                 137  2           7 0          8          0
                 139  3           7 0          8          0
                 140  3           7 0          7          0
                 141  0           7 0          7          0
                 143  1           7 0          7          0
                 145  2           7 0          7          0
                 147  3           7 0          7          0
                 148  3           7 1          0          1
                 149  0           7 0          0          0
                 151  1           7 0          0          0
                 153  2           7 0          0          0
                 155  3           7 1          0          1
                 156  3           7 1          1          7
                 157  0           7 0          1          0
                 159  1           7 0          1          0
                 161  2           7 0          1          0
                 163  3           7 0          1          0
                 164  3           7 0 4294967290          0
                 165  0           7 0 4294967290          0
                 167  1           7 0 4294967290          0
                 169  2           7 0 4294967290          0
                 171  3           7 0 4294967290          0
                 172  3           7 0          7          7
                 173  0           6 0          7          0
                 175  1           6 0          7          0
                 177  2           6 0          7          0
                 179  3           6 0          7          0
                 181  0           6 0          7          0
                 183  1           6 0          7          0
                 185  2           6 0          7          0
                 187  3           6 0          7          0
                 188  3           6 0          6          0
                 189  0           6 0          6          0
                 191  1           6 0          6          0
                 193  2           6 0          6          0
                 195  3           6 0          6          0
                 196  3           6 1          0          1
                 197  0           6 0          0          0
                 199  1           6 0          0          0
                 201  2           6 0          0          0
                 203  3           6 1          0          1
                 204  3           6 1          1          6
                 205  0           6 0          1          0
                 207  1           6 0          1          0
                 209  2           6 0          1          0
                 211  3           6 0          1          0
                 212  3           6 0 4294967291          0
                 213  0           6 0 4294967291          0
                 215  1           6 0 4294967291          0
                 217  2           6 0 4294967291          0
                 219  3           6 0 4294967291          0
                 220  3           6 0          6          6
                 221  0           5 0          6          0
                 223  1           5 0          6          0
                 225  2           5 0          6          0
                 227  3           5 0          6          0
                 229  0           5 0          6          0
                 231  1           5 0          6          0
                 233  2           5 0          6          0
                 235  3           5 0          6          0
                 236  3           5 0          5          0
                 237  0           5 0          5          0
                 239  1           5 0          5          0
                 241  2           5 0          5          0
                 243  3           5 0          5          0
                 244  3           5 1          0          1
                 245  0           5 0          0          0
                 247  1           5 0          0          0
                 249  2           5 0          0          0
                 251  3           5 1          0          1
                 252  3           5 1          1          5
                 253  0           5 0          1          0
                 255  1           5 0          1          0
                 257  2           5 0          1          0
                 259  3           5 0          1          0
                 260  3           5 0 4294967292          0
                 261  0           5 0 4294967292          0
                 263  1           5 0 4294967292          0
                 265  2           5 0 4294967292          0
                 267  3           5 0 4294967292          0
                 268  3           5 0          5          5
                 269  0           4 0          5          0
                 271  1           4 0          5          0
                 273  2           4 0          5          0
                 275  3           4 0          5          0
                 277  0           4 0          5          0
                 279  1           4 0          5          0
                 281  2           4 0          5          0
                 283  3           4 0          5          0
                 284  3           4 0          4          0
                 285  0           4 0          4          0
                 287  1           4 0          4          0
                 289  2           4 0          4          0
                 291  3           4 0          4          0
                 292  3           4 1          0          1
                 293  0           4 0          0          0
                 295  1           4 0          0          0
                 297  2           4 0          0          0
                 299  3           4 1          0          1
                 300  3           4 1          1          4
                 301  0           4 0          1          0
                 303  1           4 0          1          0
                 305  2           4 0          1          0
                 307  3           4 0          1          0
                 308  3           4 0 4294967293          0
                 309  0           4 0 4294967293          0
                 311  1           4 0 4294967293          0
                 313  2           4 0 4294967293          0
                 315  3           4 0 4294967293          0
                 316  3           4 0          4          4
                 317  0           3 0          4          0
                 319  1           3 0          4          0
                 321  2           3 0          4          0
                 323  3           3 0          4          0
                 325  0           3 0          4          0
                 327  1           3 0          4          0
                 329  2           3 0          4          0
                 331  3           3 0          4          0
                 332  3           3 0          3          0
                 333  0           3 0          3          0
                 335  1           3 0          3          0
                 337  2           3 0          3          0
                 339  3           3 0          3          0
                 340  3           3 1          0          1
                 341  0           3 0          0          0
                 343  1           3 0          0          0
                 345  2           3 0          0          0
                 347  3           3 1          0          1
                 348  3           3 1          1          3
                 349  0           3 0          1          0
                 351  1           3 0          1          0
                 353  2           3 0          1          0
                 355  3           3 0          1          0
                 356  3           3 0 4294967294          0
                 357  0           3 0 4294967294          0
                 359  1           3 0 4294967294          0
                 361  2           3 0 4294967294          0
                 363  3           3 0 4294967294          0
                 364  3           3 0          3          3
                 365  0           2 0          3          0
                 367  1           2 0          3          0
                 369  2           2 0          3          0
                 371  3           2 0          3          0
                 373  0           2 0          3          0
                 375  1           2 0          3          0
                 377  2           2 0          3          0
                 379  3           2 0          3          0
                 380  3           2 0          2          0
                 381  0           2 0          2          0
                 383  1           2 0          2          0
                 385  2           2 0          2          0
                 387  3           2 0          2          0
                 388  3           2 1          0          1
                 389  0           2 0          0          0
                 391  1           2 0          0          0
                 393  2           2 0          0          0
                 395  3           2 1          0          1
                 396  3           2 1          1          2
                 397  0           2 0          1          0
                 399  1           2 0          1          0
                 401  2           2 0          1          0
                 403  3           2 0          1          0
                 404  3           2 0 4294967295          0
                 405  0           2 0 4294967295          0
                 407  1           2 0 4294967295          0
                 409  2           2 0 4294967295          0
                 411  3           2 0 4294967295          0
                 412  3           2 0          2          2
                 413  0           1 0          2          0
                 415  1           1 0          2          0
                 417  2           1 0          2          0
                 419  3           1 0          2          0
                 421  0           1 0          2          0
                 423  1           1 0          2          0
                 425  2           1 0          2          0
                 427  3           1 0          2          0
                 428  3           1 0          1          0
                 429  0           1 0          1          0
                 431  1           1 0          1          0
                 433  2           1 0          1          0
                 435  3           1 0          1          0
                 436  3           1 1          0          1
                 437  0           1 0          0          0
                 439  1           1 0          0          0
                 441  2           1 0          0          0
                 443  3           1 1          0          1
                 444  3           1 0          1          1
                 445  0           1 0          1          0
                 447  1           1 0          1          0
                 449  2           1 0          1          0
                 451  3           1 0          1          0
                 452  3           1 0          0          0
                 453  0           1 0          0          0
                 455  1           1 0          0          0
                 457  2           1 0          0          0
                 459  3           1 0          0          0
                 460  3           1 0          1          0
                 461  0           1 0          1          0
                 463  1           1 0          1          0
                 465  2           1 0          1          0
                 467  3           1 0          1          0
                 469  4           1 0          1          0
                 471  5           1 0          1          0
                 473  6           1 0          1          0
                 475  0           1 0          1          0
                 477  1           1 0          1          0
                 479  2           1 0          1          0
                 481  3           1 0          1          0
                 482  3           1 0          0          0
                 483  4           1 0          0          0
                 485  5           1 0          0          0
                 487  6           1 0          0          0
                 489  0           1 0          0          0
                 491  1           1 0          0          0
                 493  2           1 0          0          0
                 495  3           1 0          0          0
                 496  3           1 1          9         10
                 497  0           1 0          9          0
                 499  1           1 0          9          0
                 501  2           1 0          9          0
                 503  3           1 0          9          0
                 504  3           1 0 4294967295          0
                 505  0           1 0 4294967295          0
                 507  1           1 0 4294967295          0
                 509  2           1 0 4294967295          0
                 511  3           1 0 4294967295          0
                 512  3           1 0          1          1
                 513  0           1 0          1          0
                 515  1           1 0          1          0
                 517  2           1 0          1          0
                 519  3           1 0          1          0
                 521  0           1 0          1          0
                 523  1           1 0          1          0
                 525  2           1 0          1          0
                 527  3           1 0          1          1
                 528  3           1 0          2          1
                 529  0           1 0          2          0
                 531  1           1 0          2          0
                 533  2           1 0          2          0
                 535  3           1 0          2          0
                 536  3           1 0          1          0
                 537  0           1 0          1          0
                 539  1           1 0          1          0
                 541  2           1 0          1          0
                 543  3           1 0          1          0
                 544  3           1 0          1          1
                 545  0           0 0          1          0
                 547  1           0 0          1          0
                 549  2           0 0          1          0
                 551  3           0 0          1          0
                 553  0           0 0          1          0
                 555  1           0 0          1          0
                 557  2           0 0          1          0
                 559  3           0 0          1          0
                 560  3           0 0          0          0
                 561  0           0 0          0          0
                 563  1           0 0          0          0
                 565  2           0 0          0          0
                 567  3           0 0          0          0
                 568  3           0 1          0          2
                 569  0           0 0          0          0
                 571  1           0 0          0          0
                 573  2           0 0          0          0
                 575  3           0 1          0          2
                 576  3           0 0          1          0
                 577  0           0 0          1          0
                 579  1           0 0          1          0
                 581  2           0 0          1          0
                 583  3           0 0          1          0
                 585  0           0 0          1          0
                 587  1           0 0          1          0
                 589  2           0 0          1          0
                 591  3           0 0          1          0
                 592  3           0 0          0          0
                 593  0  4294967295 0          0          0
                 595  1  4294967295 0          0          0
                 597  2  4294967295 0          0          0
                 599  3  4294967295 0          0          0
                 601  0  4294967295 0          0          0
                 603  1  4294967295 0          0          0
                 605  2  4294967295 0          0          0
                 607  3  4294967295 0          0          0
                 608  3  4294967295 0 4294967295          0
                 609  0  4294967295 0 4294967295          0
                 611  1  4294967295 0 4294967295          0
                 613  2  4294967295 0 4294967295          0
                 615  3  4294967295 0 4294967295          0
                 616  3  4294967295 1          0          1
                 617  0  4294967295 0          0          0
                 619  1  4294967295 0          0          0
                 621  2  4294967295 0          0          0
                 623  3  4294967295 1          0          1
                 624  3  4294967295 1          1 4294967295
                 625  0  4294967295 0          1          0
                 627  1  4294967295 0          1          0
                 629  2  4294967295 0          1          0
                 631  3  4294967295 0          1          0
                 632  3  4294967295 0          2          0
                 633  0  4294967295 0          2          0
                 635  1  4294967295 0          2          0
                 637  2  4294967295 0          2          0
                 639  3  4294967295 0          2          0
                 640  3  4294967295 0 4294967295 4294967295
                 641  0  4294967294 0 4294967295          0
                 643  1  4294967294 0 4294967295          0
                 645  2  4294967294 0 4294967295          0
                 647  3  4294967294 0 4294967295          0
                 649  0  4294967294 0 4294967295          0
                 651  1  4294967294 0 4294967295          0
                 653  2  4294967294 0 4294967295          0
                 655  3  4294967294 0 4294967295          0
                 656  3  4294967294 0 4294967294          0
                 657  0  4294967294 0 4294967294          0
                 659  1  4294967294 0 4294967294          0
                 661  2  4294967294 0 4294967294          0
                 663  3  4294967294 0 4294967294          0
                 664  3  4294967294 1          0          1
                 665  0  4294967294 0          0          0
                 667  1  4294967294 0          0          0
                 669  2  4294967294 0          0          0
                 671  3  4294967294 1          0          1
                 672  3  4294967294 1          1 4294967294
                 673  0  4294967294 0          1          0
                 675  1  4294967294 0          1          0
                 677  2  4294967294 0          1          0
                 679  3  4294967294 0          1          0
                 680  3  4294967294 0          3          0
                 681  0  4294967294 0          3          0
                 683  1  4294967294 0          3          0
                 685  2  4294967294 0          3          0
                 687  3  4294967294 0          3          0
                 688  3  4294967294 0 4294967294 4294967294
                 689  0  4294967293 0 4294967294          0
                 691  1  4294967293 0 4294967294          0
                 693  2  4294967293 0 4294967294          0
                 695  3  4294967293 0 4294967294          0
                 697  0  4294967293 0 4294967294          0
                 699  1  4294967293 0 4294967294          0
                 701  2  4294967293 0 4294967294          0
                 703  3  4294967293 0 4294967294          0
                 704  3  4294967293 0 4294967293          0
                 705  0  4294967293 0 4294967293          0
                 707  1  4294967293 0 4294967293          0
                 709  2  4294967293 0 4294967293          0
                 711  3  4294967293 0 4294967293          0
                 712  3  4294967293 1          0          1
                 713  0  4294967293 0          0          0
                 715  1  4294967293 0          0          0
                 717  2  4294967293 0          0          0
                 719  3  4294967293 1          0          1
                 720  3  4294967293 1          1 4294967293
                 721  0  4294967293 0          1          0
                 723  1  4294967293 0          1          0
                 725  2  4294967293 0          1          0
                 727  3  4294967293 0          1          0
                 728  3  4294967293 0          4          0
                 729  0  4294967293 0          4          0
                 731  1  4294967293 0          4          0
                 733  2  4294967293 0          4          0
                 735  3  4294967293 0          4          0
                 736  3  4294967293 0 4294967293 4294967293
                 737  0  4294967292 0 4294967293          0
                 739  1  4294967292 0 4294967293          0
                 741  2  4294967292 0 4294967293          0
                 743  3  4294967292 0 4294967293          0
                 745  0  4294967292 0 4294967293          0
                 747  1  4294967292 0 4294967293          0
                 749  2  4294967292 0 4294967293          0
                 751  3  4294967292 0 4294967293          0
                 752  3  4294967292 0 4294967292          0
                 753  0  4294967292 0 4294967292          0
                 755  1  4294967292 0 4294967292          0
                 757  2  4294967292 0 4294967292          0
                 759  3  4294967292 0 4294967292          0
                 760  3  4294967292 1          0          1
                 761  0  4294967292 0          0          0
                 763  1  4294967292 0          0          0
                 765  2  4294967292 0          0          0
                 767  3  4294967292 1          0          1
                 768  3  4294967292 1          1 4294967292
                 769  0  4294967292 0          1          0
                 771  1  4294967292 0          1          0
                 773  2  4294967292 0          1          0
                 775  3  4294967292 0          1          0
                 776  3  4294967292 0          5          0
                 777  0  4294967292 0          5          0
                 779  1  4294967292 0          5          0
                 781  2  4294967292 0          5          0
                 783  3  4294967292 0          5          0
                 784  3  4294967292 0 4294967292 4294967292
                 785  0  4294967291 0 4294967292          0
                 787  1  4294967291 0 4294967292          0
                 789  2  4294967291 0 4294967292          0
                 791  3  4294967291 0 4294967292          0
                 793  0  4294967291 0 4294967292          0
                 795  1  4294967291 0 4294967292          0
                 797  2  4294967291 0 4294967292          0
                 799  3  4294967291 0 4294967292          0
                 800  3  4294967291 0 4294967291          0
                 801  0  4294967291 0 4294967291          0
                 803  1  4294967291 0 4294967291          0
                 805  2  4294967291 0 4294967291          0
                 807  3  4294967291 0 4294967291          0
                 808  3  4294967291 1          0          1
                 809  0  4294967291 0          0          0
                 811  1  4294967291 0          0          0
                 813  2  4294967291 0          0          0
                 815  3  4294967291 1          0          1
                 816  3  4294967291 1          1 4294967291
                 817  0  4294967291 0          1          0
                 819  1  4294967291 0          1          0
                 821  2  4294967291 0          1          0
                 823  3  4294967291 0          1          0
                 824  3  4294967291 0          6          0
                 825  0  4294967291 0          6          0
                 827  1  4294967291 0          6          0
                 829  2  4294967291 0          6          0
                 831  3  4294967291 0          6          0
                 832  3  4294967291 0 4294967291 4294967291
                 833  0  4294967290 0 4294967291          0
                 835  1  4294967290 0 4294967291          0
                 837  2  4294967290 0 4294967291          0
                 839  3  4294967290 0 4294967291          0
                 841  0  4294967290 0 4294967291          0
                 843  1  4294967290 0 4294967291          0
                 845  2  4294967290 0 4294967291          0
                 847  3  4294967290 0 4294967291          0
                 848  3  4294967290 0 4294967290          0
                 849  0  4294967290 0 4294967290          0
                 851  1  4294967290 0 4294967290          0
                 853  2  4294967290 0 4294967290          0
                 855  3  4294967290 0 4294967290          0
                 856  3  4294967290 1          0          1
                 857  0  4294967290 0          0          0
                 859  1  4294967290 0          0          0
                 861  2  4294967290 0          0          0
                 863  3  4294967290 1          0          1
                 864  3  4294967290 1          1 4294967290
                 865  0  4294967290 0          1          0
                 867  1  4294967290 0          1          0
                 869  2  4294967290 0          1          0
                 871  3  4294967290 0          1          0
                 872  3  4294967290 0          7          0
                 873  0  4294967290 0          7          0
                 875  1  4294967290 0          7          0
                 877  2  4294967290 0          7          0
                 879  3  4294967290 0          7          0
                 880  3  4294967290 0 4294967290 4294967290
                 881  0  4294967289 0 4294967290          0
                 883  1  4294967289 0 4294967290          0
                 885  2  4294967289 0 4294967290          0
                 887  3  4294967289 0 4294967290          0
                 889  0  4294967289 0 4294967290          0
                 891  1  4294967289 0 4294967290          0
                 893  2  4294967289 0 4294967290          0
                 895  3  4294967289 0 4294967290          0
                 896  3  4294967289 0 4294967289          0
                 897  0  4294967289 0 4294967289          0
                 899  1  4294967289 0 4294967289          0
                 901  2  4294967289 0 4294967289          0
                 903  3  4294967289 0 4294967289          0
                 904  3  4294967289 1          0          1
                 905  0  4294967289 0          0          0
                 907  1  4294967289 0          0          0
                 909  2  4294967289 0          0          0
                 911  3  4294967289 1          0          1
                 912  3  4294967289 1          1 4294967289
                 913  0  4294967289 0          1          0
                 915  1  4294967289 0          1          0
                 917  2  4294967289 0          1          0
                 919  3  4294967289 0          1          0
                 920  3  4294967289 0          8          0
                 921  0  4294967289 0          8          0
                 923  1  4294967289 0          8          0
                 925  2  4294967289 0          8          0
                 927  3  4294967289 0          8          0
                 928  3  4294967289 0 4294967289 4294967289
                 929  0  4294967288 0 4294967289          0
                 931  1  4294967288 0 4294967289          0
                 933  2  4294967288 0 4294967289          0
                 935  3  4294967288 0 4294967289          0
                 937  0  4294967288 0 4294967289          0
                 939  1  4294967288 0 4294967289          0
                 941  2  4294967288 0 4294967289          0
                 943  3  4294967288 0 4294967289          0
                 944  3  4294967288 0 4294967288          0
                 945  0  4294967288 0 4294967288          0
                 947  1  4294967288 0 4294967288          0
                 949  2  4294967288 0 4294967288          0
                 951  3  4294967288 0 4294967288          0
                 952  3  4294967288 1          0          1
                 953  0  4294967288 0          0          0
                 955  1  4294967288 0          0          0
                 957  2  4294967288 0          0          0
                 959  3  4294967288 1          0          1
                 960  3  4294967288 1          1 4294967288
                 961  0  4294967288 0          1          0
                 963  1  4294967288 0          1          0
                 965  2  4294967288 0          1          0
                 967  3  4294967288 0          1          0
                 968  3  4294967288 0          9          0
                 969  0  4294967288 0          9          0
                 971  1  4294967288 0          9          0
                 973  2  4294967288 0          9          0
                 975  3  4294967288 0          9          0
                 976  3  4294967288 0 4294967288 4294967288
                 977  0  4294967287 0 4294967288          0
                 979  1  4294967287 0 4294967288          0
                 981  2  4294967287 0 4294967288          0
                 983  3  4294967287 0 4294967288          0
                 985  0  4294967287 0 4294967288          0
                 987  1  4294967287 0 4294967288          0
                 989  2  4294967287 0 4294967288          0
                 991  3  4294967287 0 4294967288          0
                 992  3  4294967287 0 4294967287          0
                 993  0  4294967287 0 4294967287          0
                 995  1  4294967287 0 4294967287          0
                 997  2  4294967287 0 4294967287          0
                 999  3  4294967287 0 4294967287          0
                1000  3  4294967287 1          0          1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 3135.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/sort-ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3551.105 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 3572.684 ; gain = 21.578
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0  x           x x          x          x
                   1  0           0 x          x          0
                  31  1           0 x          x          0
                  33  2           0 x          x          0
                  35  3           0 x          x          x
                  36  3           0 0          0          0
                  37  0           9 0          0          0
                  39  1           9 0          0          0
                  41  2           9 0          0          0
                  43  3           9 0          0          0
                  44  3           9 0          9          0
                  45  0           9 0          9          0
                  47  1           9 0          9          0
                  49  2           9 0          9          0
                  51  3           9 0          9          0
                  52  3           9 0          0          0
                  53  0           9 0          0          0
                  55  1           9 0          0          0
                  57  2           9 0          0          0
                  59  3           9 0          0          0
                  60  3           9 1          1          9
                  61  0           9 0          1          0
                  63  1           9 0          1          0
                  65  2           9 0          1          0
                  67  3           9 0          1          0
                  68  3           9 1 4294967288          0
                  69  0           9 1 4294967288          0
                  71  1           9 1 4294967288          0
                  73  2           9 1 4294967288          0
                  75  3           9 1 4294967288          0
                  76  3           9 0          9          9
                  77  0           8 0          9          0
                  79  1           8 0          9          0
                  81  2           8 0          9          0
                  83  3           8 0          9          0
                  85  0           8 0          9          0
                  87  1           8 0          9          0
                  89  2           8 0          9          0
                  91  3           8 0          9          0
                  92  3           8 0          8          0
                  93  0           8 0          8          0
                  95  1           8 0          8          0
                  97  2           8 0          8          0
                  99  3           8 0          8          0
                 100  3           8 1          0          1
                 101  0           8 0          0          0
                 103  1           8 0          0          0
                 105  2           8 0          0          0
                 107  3           8 1          0          1
                 108  3           8 1          1          8
                 109  0           8 0          1          0
                 111  1           8 0          1          0
                 113  2           8 0          1          0
                 115  3           8 0          1          0
                 116  3           8 1 4294967289          0
                 117  0           8 1 4294967289          0
                 119  1           8 1 4294967289          0
                 121  2           8 1 4294967289          0
                 123  3           8 1 4294967289          0
                 124  3           8 0          8          8
                 125  0           7 0          8          0
                 127  1           7 0          8          0
                 129  2           7 0          8          0
                 131  3           7 0          8          0
                 133  0           7 0          8          0
                 135  1           7 0          8          0
                 137  2           7 0          8          0
                 139  3           7 0          8          0
                 140  3           7 0          7          0
                 141  0           7 0          7          0
                 143  1           7 0          7          0
                 145  2           7 0          7          0
                 147  3           7 0          7          0
                 148  3           7 1          0          1
                 149  0           7 0          0          0
                 151  1           7 0          0          0
                 153  2           7 0          0          0
                 155  3           7 1          0          1
                 156  3           7 1          1          7
                 157  0           7 0          1          0
                 159  1           7 0          1          0
                 161  2           7 0          1          0
                 163  3           7 0          1          0
                 164  3           7 1 4294967290          0
                 165  0           7 1 4294967290          0
                 167  1           7 1 4294967290          0
                 169  2           7 1 4294967290          0
                 171  3           7 1 4294967290          0
                 172  3           7 0          7          7
                 173  0           6 0          7          0
                 175  1           6 0          7          0
                 177  2           6 0          7          0
                 179  3           6 0          7          0
                 181  0           6 0          7          0
                 183  1           6 0          7          0
                 185  2           6 0          7          0
                 187  3           6 0          7          0
                 188  3           6 0          6          0
                 189  0           6 0          6          0
                 191  1           6 0          6          0
                 193  2           6 0          6          0
                 195  3           6 0          6          0
                 196  3           6 1          0          1
                 197  0           6 0          0          0
                 199  1           6 0          0          0
                 201  2           6 0          0          0
                 203  3           6 1          0          1
                 204  3           6 1          1          6
                 205  0           6 0          1          0
                 207  1           6 0          1          0
                 209  2           6 0          1          0
                 211  3           6 0          1          0
                 212  3           6 1 4294967291          0
                 213  0           6 1 4294967291          0
                 215  1           6 1 4294967291          0
                 217  2           6 1 4294967291          0
                 219  3           6 1 4294967291          0
                 220  3           6 0          6          6
                 221  0           5 0          6          0
                 223  1           5 0          6          0
                 225  2           5 0          6          0
                 227  3           5 0          6          0
                 229  0           5 0          6          0
                 231  1           5 0          6          0
                 233  2           5 0          6          0
                 235  3           5 0          6          0
                 236  3           5 0          5          0
                 237  0           5 0          5          0
                 239  1           5 0          5          0
                 241  2           5 0          5          0
                 243  3           5 0          5          0
                 244  3           5 1          0          1
                 245  0           5 0          0          0
                 247  1           5 0          0          0
                 249  2           5 0          0          0
                 251  3           5 1          0          1
                 252  3           5 1          1          5
                 253  0           5 0          1          0
                 255  1           5 0          1          0
                 257  2           5 0          1          0
                 259  3           5 0          1          0
                 260  3           5 1 4294967292          0
                 261  0           5 1 4294967292          0
                 263  1           5 1 4294967292          0
                 265  2           5 1 4294967292          0
                 267  3           5 1 4294967292          0
                 268  3           5 0          5          5
                 269  0           4 0          5          0
                 271  1           4 0          5          0
                 273  2           4 0          5          0
                 275  3           4 0          5          0
                 277  0           4 0          5          0
                 279  1           4 0          5          0
                 281  2           4 0          5          0
                 283  3           4 0          5          0
                 284  3           4 0          4          0
                 285  0           4 0          4          0
                 287  1           4 0          4          0
                 289  2           4 0          4          0
                 291  3           4 0          4          0
                 292  3           4 1          0          1
                 293  0           4 0          0          0
                 295  1           4 0          0          0
                 297  2           4 0          0          0
                 299  3           4 1          0          1
                 300  3           4 1          1          4
                 301  0           4 0          1          0
                 303  1           4 0          1          0
                 305  2           4 0          1          0
                 307  3           4 0          1          0
                 308  3           4 1 4294967293          0
                 309  0           4 1 4294967293          0
                 311  1           4 1 4294967293          0
                 313  2           4 1 4294967293          0
                 315  3           4 1 4294967293          0
                 316  3           4 0          4          4
                 317  0           3 0          4          0
                 319  1           3 0          4          0
                 321  2           3 0          4          0
                 323  3           3 0          4          0
                 325  0           3 0          4          0
                 327  1           3 0          4          0
                 329  2           3 0          4          0
                 331  3           3 0          4          0
                 332  3           3 0          3          0
                 333  0           3 0          3          0
                 335  1           3 0          3          0
                 337  2           3 0          3          0
                 339  3           3 0          3          0
                 340  3           3 1          0          1
                 341  0           3 0          0          0
                 343  1           3 0          0          0
                 345  2           3 0          0          0
                 347  3           3 1          0          1
                 348  3           3 1          1          3
                 349  0           3 0          1          0
                 351  1           3 0          1          0
                 353  2           3 0          1          0
                 355  3           3 0          1          0
                 356  3           3 1 4294967294          0
                 357  0           3 1 4294967294          0
                 359  1           3 1 4294967294          0
                 361  2           3 1 4294967294          0
                 363  3           3 1 4294967294          0
                 364  3           3 0          3          3
                 365  0           2 0          3          0
                 367  1           2 0          3          0
                 369  2           2 0          3          0
                 371  3           2 0          3          0
                 373  0           2 0          3          0
                 375  1           2 0          3          0
                 377  2           2 0          3          0
                 379  3           2 0          3          0
                 380  3           2 0          2          0
                 381  0           2 0          2          0
                 383  1           2 0          2          0
                 385  2           2 0          2          0
                 387  3           2 0          2          0
                 388  3           2 1          0          1
                 389  0           2 0          0          0
                 391  1           2 0          0          0
                 393  2           2 0          0          0
                 395  3           2 1          0          1
                 396  3           2 1          1          2
                 397  0           2 0          1          0
                 399  1           2 0          1          0
                 401  2           2 0          1          0
                 403  3           2 0          1          0
                 404  3           2 1 4294967295          0
                 405  0           2 1 4294967295          0
                 407  1           2 1 4294967295          0
                 409  2           2 1 4294967295          0
                 411  3           2 1 4294967295          0
                 412  3           2 0          2          2
                 413  0           1 0          2          0
                 415  1           1 0          2          0
                 417  2           1 0          2          0
                 419  3           1 0          2          0
                 421  0           1 0          2          0
                 423  1           1 0          2          0
                 425  2           1 0          2          0
                 427  3           1 0          2          0
                 428  3           1 0          1          0
                 429  0           1 0          1          0
                 431  1           1 0          1          0
                 433  2           1 0          1          0
                 435  3           1 0          1          0
                 436  3           1 1          0          1
                 437  0           1 0          0          0
                 439  1           1 0          0          0
                 441  2           1 0          0          0
                 443  3           1 1          0          1
                 444  3           1 0          1          1
                 445  0           1 0          1          0
                 447  1           1 0          1          0
                 449  2           1 0          1          0
                 451  3           1 0          1          0
                 452  3           1 0          0          0
                 453  0           1 0          0          0
                 455  1           1 0          0          0
                 457  2           1 0          0          0
                 459  3           1 0          0          0
                 460  3           1 0          1          0
                 461  0           1 0          1          0
                 463  1           1 0          1          0
                 465  2           1 0          1          0
                 467  3           1 0          1          0
                 469  4           1 0          1          0
                 471  5           1 0          1          0
                 473  6           1 0          1          0
                 475  0           1 0          1          0
                 477  1           1 0          1          0
                 479  2           1 0          1          0
                 481  3           1 0          1          0
                 482  3           1 0          0          0
                 483  4           1 0          0          0
                 485  5           1 0          0          0
                 487  6           1 0          0          0
                 489  0           1 0          0          0
                 491  1           1 0          0          0
                 493  2           1 0          0          0
                 495  3           1 0          0          0
                 496  3           1 1          9         10
                 497  0           1 0          9          0
                 499  1           1 0          9          0
                 501  2           1 0          9          0
                 503  3           1 0          9          0
                 504  3           1 1 4294967295          0
                 505  0           1 1 4294967295          0
                 507  1           1 1 4294967295          0
                 509  2           1 1 4294967295          0
                 511  3           1 1 4294967295          0
                 512  3           1 0          1          1
                 513  0           1 0          1          0
                 515  1           1 0          1          0
                 517  2           1 0          1          0
                 519  3           1 0          1          0
                 521  0           1 0          1          0
                 523  1           1 0          1          0
                 525  2           1 0          1          0
                 527  3           1 0          1          1
                 528  3           1 0          2          1
                 529  0           1 0          2          0
                 531  1           1 0          2          0
                 533  2           1 0          2          0
                 535  3           1 0          2          0
                 536  3           1 0          1          0
                 537  0           1 0          1          0
                 539  1           1 0          1          0
                 541  2           1 0          1          0
                 543  3           1 0          1          0
                 544  3           1 0          1          1
                 545  0           0 0          1          0
                 547  1           0 0          1          0
                 549  2           0 0          1          0
                 551  3           0 0          1          0
                 553  0           0 0          1          0
                 555  1           0 0          1          0
                 557  2           0 0          1          0
                 559  3           0 0          1          0
                 560  3           0 0          0          0
                 561  0           0 0          0          0
                 563  1           0 0          0          0
                 565  2           0 0          0          0
                 567  3           0 0          0          0
                 568  3           0 1          0          2
                 569  0           0 0          0          0
                 571  1           0 0          0          0
                 573  2           0 0          0          0
                 575  3           0 1          0          2
                 576  3           0 0          1          0
                 577  0           0 0          1          0
                 579  1           0 0          1          0
                 581  2           0 0          1          0
                 583  3           0 0          1          0
                 585  0           0 0          1          0
                 587  1           0 0          1          0
                 589  2           0 0          1          0
                 591  3           0 0          1          0
                 592  3           0 0          0          0
                 593  0  4294967295 0          0          0
                 595  1  4294967295 0          0          0
                 597  2  4294967295 0          0          0
                 599  3  4294967295 0          0          0
                 601  0  4294967295 0          0          0
                 603  1  4294967295 0          0          0
                 605  2  4294967295 0          0          0
                 607  3  4294967295 0          0          0
                 608  3  4294967295 1 4294967295          0
                 609  0  4294967295 1 4294967295          0
                 611  1  4294967295 1 4294967295          0
                 613  2  4294967295 1 4294967295          0
                 615  3  4294967295 1 4294967295          0
                 616  3  4294967295 0          0          0
                 617  4  4294967295 0          0          0
                 619  5  4294967295 0          0          0
                 621  6  4294967295 0          0          0
                 623  0  4294967295 0          0          0
                 625  1  4294967295 0          0          0
                 627  2  4294967295 0          0          0
                 629  3  4294967295 0          0          0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 3572.684 ; gain = 21.578
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/sort-ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3572.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 3572.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0  x           x 00000000000000000000000000000000
                   1  0           0 00000000000000000000000000000000
                   3  0           0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   5  0           0 00001000000010000000000000001001
                  31  1           0 00001000000010000000000000001001
                  33  2           0 00001000000010000000000000001001
                  35  3           0 00001000000010000000000000001001
                  37  0           9 00001000000010000000000000001001
                  39  1           9 00001000000010000000000000001001
                  39  1           9 10001000100000000000000000001110
                  41  2           9 10001000100000000000000000001110
                  43  3           9 10001000100000000000000000001110
                  45  0           9 10001000100000000000000000001110
                  47  1           9 10001000100000000000000000001110
                  47  1           9 00001000000100000000000000000001
                  49  2           9 00001000000100000000000000000001
                  51  3           9 00001000000100000000000000000001
                  53  0           9 00001000000100000000000000000001
                  55  1           9 00001000000100000000000000000001
                  55  1           9 00000001000010111000000000000001
                  57  2           9 00000001000010111000000000000001
                  59  3           9 00000001000010111000000000000001
                  61  0           9 00000001000010111000000000000001
                  63  1           9 00000001000010111000000000000001
                  63  1           9 10010011100000000000000000001001
                  65  2           9 10010011100000000000000000001001
                  67  3           9 10010011100000000000000000001001
                  69  0           9 10010011100000000000000000001001
                  71  1           9 10010011100000000000000000001001
                  71  1           9 00001000100011111111111111111111
                  73  2           9 00001000100011111111111111111111
                  75  3           9 00001000100011111111111111111111
                  77  0           8 00001000100011111111111111111111
                  79  1           8 00001000100011111111111111111111
                  79  1           8 10000000000001111111111111110001
                  81  2           8 10000000000001111111111111110001
                  83  3           8 10000000000001111111111111110001
                  85  0           8 10000000000001111111111111110001
                  87  1           8 10000000000001111111111111110001
                  87  1           8 10001000100000000000000000001110
                  89  2           8 10001000100000000000000000001110
                  91  3           8 10001000100000000000000000001110
                  93  0           8 10001000100000000000000000001110
                  95  1           8 10001000100000000000000000001110
                  95  1           8 00001000000100000000000000000001
                  97  2           8 00001000000100000000000000000001
                  99  3           8 00001000000100000000000000000001
                 101  0           8 00001000000100000000000000000001
                 103  1           8 00001000000100000000000000000001
                 103  1           8 00000001000010111000000000000001
                 105  2           8 00000001000010111000000000000001
                 107  3           8 00000001000010111000000000000001
                 109  0           8 00000001000010111000000000000001
                 111  1           8 00000001000010111000000000000001
                 111  1           8 10010011100000000000000000001001
                 113  2           8 10010011100000000000000000001001
                 115  3           8 10010011100000000000000000001001
                 117  0           8 10010011100000000000000000001001
                 119  1           8 10010011100000000000000000001001
                 119  1           8 00001000100011111111111111111111
                 121  2           8 00001000100011111111111111111111
                 123  3           8 00001000100011111111111111111111
                 125  0           7 00001000100011111111111111111111
                 127  1           7 00001000100011111111111111111111
                 127  1           7 10000000000001111111111111110001
                 129  2           7 10000000000001111111111111110001
                 131  3           7 10000000000001111111111111110001
                 133  0           7 10000000000001111111111111110001
                 135  1           7 10000000000001111111111111110001
                 135  1           7 10001000100000000000000000001110
                 137  2           7 10001000100000000000000000001110
                 139  3           7 10001000100000000000000000001110
                 141  0           7 10001000100000000000000000001110
                 143  1           7 10001000100000000000000000001110
                 143  1           7 00001000000100000000000000000001
                 145  2           7 00001000000100000000000000000001
                 147  3           7 00001000000100000000000000000001
                 149  0           7 00001000000100000000000000000001
                 151  1           7 00001000000100000000000000000001
                 151  1           7 00000001000010111000000000000001
                 153  2           7 00000001000010111000000000000001
                 155  3           7 00000001000010111000000000000001
                 157  0           7 00000001000010111000000000000001
                 159  1           7 00000001000010111000000000000001
                 159  1           7 10010011100000000000000000001001
                 161  2           7 10010011100000000000000000001001
                 163  3           7 10010011100000000000000000001001
                 165  0           7 10010011100000000000000000001001
                 167  1           7 10010011100000000000000000001001
                 167  1           7 00001000100011111111111111111111
                 169  2           7 00001000100011111111111111111111
                 171  3           7 00001000100011111111111111111111
                 173  0           6 00001000100011111111111111111111
                 175  1           6 00001000100011111111111111111111
                 175  1           6 10000000000001111111111111110001
                 177  2           6 10000000000001111111111111110001
                 179  3           6 10000000000001111111111111110001
                 181  0           6 10000000000001111111111111110001
                 183  1           6 10000000000001111111111111110001
                 183  1           6 10001000100000000000000000001110
                 185  2           6 10001000100000000000000000001110
                 187  3           6 10001000100000000000000000001110
                 189  0           6 10001000100000000000000000001110
                 191  1           6 10001000100000000000000000001110
                 191  1           6 00001000000100000000000000000001
                 193  2           6 00001000000100000000000000000001
                 195  3           6 00001000000100000000000000000001
                 197  0           6 00001000000100000000000000000001
                 199  1           6 00001000000100000000000000000001
                 199  1           6 00000001000010111000000000000001
                 201  2           6 00000001000010111000000000000001
                 203  3           6 00000001000010111000000000000001
                 205  0           6 00000001000010111000000000000001
                 207  1           6 00000001000010111000000000000001
                 207  1           6 10010011100000000000000000001001
                 209  2           6 10010011100000000000000000001001
                 211  3           6 10010011100000000000000000001001
                 213  0           6 10010011100000000000000000001001
                 215  1           6 10010011100000000000000000001001
                 215  1           6 00001000100011111111111111111111
                 217  2           6 00001000100011111111111111111111
                 219  3           6 00001000100011111111111111111111
                 221  0           5 00001000100011111111111111111111
                 223  1           5 00001000100011111111111111111111
                 223  1           5 10000000000001111111111111110001
                 225  2           5 10000000000001111111111111110001
                 227  3           5 10000000000001111111111111110001
                 229  0           5 10000000000001111111111111110001
                 231  1           5 10000000000001111111111111110001
                 231  1           5 10001000100000000000000000001110
                 233  2           5 10001000100000000000000000001110
                 235  3           5 10001000100000000000000000001110
                 237  0           5 10001000100000000000000000001110
                 239  1           5 10001000100000000000000000001110
                 239  1           5 00001000000100000000000000000001
                 241  2           5 00001000000100000000000000000001
                 243  3           5 00001000000100000000000000000001
                 245  0           5 00001000000100000000000000000001
                 247  1           5 00001000000100000000000000000001
                 247  1           5 00000001000010111000000000000001
                 249  2           5 00000001000010111000000000000001
                 251  3           5 00000001000010111000000000000001
                 253  0           5 00000001000010111000000000000001
                 255  1           5 00000001000010111000000000000001
                 255  1           5 10010011100000000000000000001001
                 257  2           5 10010011100000000000000000001001
                 259  3           5 10010011100000000000000000001001
                 261  0           5 10010011100000000000000000001001
                 263  1           5 10010011100000000000000000001001
                 263  1           5 00001000100011111111111111111111
                 265  2           5 00001000100011111111111111111111
                 267  3           5 00001000100011111111111111111111
                 269  0           4 00001000100011111111111111111111
                 271  1           4 00001000100011111111111111111111
                 271  1           4 10000000000001111111111111110001
                 273  2           4 10000000000001111111111111110001
                 275  3           4 10000000000001111111111111110001
                 277  0           4 10000000000001111111111111110001
                 279  1           4 10000000000001111111111111110001
                 279  1           4 10001000100000000000000000001110
                 281  2           4 10001000100000000000000000001110
                 283  3           4 10001000100000000000000000001110
                 285  0           4 10001000100000000000000000001110
                 287  1           4 10001000100000000000000000001110
                 287  1           4 00001000000100000000000000000001
                 289  2           4 00001000000100000000000000000001
                 291  3           4 00001000000100000000000000000001
                 293  0           4 00001000000100000000000000000001
                 295  1           4 00001000000100000000000000000001
                 295  1           4 00000001000010111000000000000001
                 297  2           4 00000001000010111000000000000001
                 299  3           4 00000001000010111000000000000001
                 301  0           4 00000001000010111000000000000001
                 303  1           4 00000001000010111000000000000001
                 303  1           4 10010011100000000000000000001001
                 305  2           4 10010011100000000000000000001001
                 307  3           4 10010011100000000000000000001001
                 309  0           4 10010011100000000000000000001001
                 311  1           4 10010011100000000000000000001001
                 311  1           4 00001000100011111111111111111111
                 313  2           4 00001000100011111111111111111111
                 315  3           4 00001000100011111111111111111111
                 317  0           3 00001000100011111111111111111111
                 319  1           3 00001000100011111111111111111111
                 319  1           3 10000000000001111111111111110001
                 321  2           3 10000000000001111111111111110001
                 323  3           3 10000000000001111111111111110001
                 325  0           3 10000000000001111111111111110001
                 327  1           3 10000000000001111111111111110001
                 327  1           3 10001000100000000000000000001110
                 329  2           3 10001000100000000000000000001110
                 331  3           3 10001000100000000000000000001110
                 333  0           3 10001000100000000000000000001110
                 335  1           3 10001000100000000000000000001110
                 335  1           3 00001000000100000000000000000001
                 337  2           3 00001000000100000000000000000001
                 339  3           3 00001000000100000000000000000001
                 341  0           3 00001000000100000000000000000001
                 343  1           3 00001000000100000000000000000001
                 343  1           3 00000001000010111000000000000001
                 345  2           3 00000001000010111000000000000001
                 347  3           3 00000001000010111000000000000001
                 349  0           3 00000001000010111000000000000001
                 351  1           3 00000001000010111000000000000001
                 351  1           3 10010011100000000000000000001001
                 353  2           3 10010011100000000000000000001001
                 355  3           3 10010011100000000000000000001001
                 357  0           3 10010011100000000000000000001001
                 359  1           3 10010011100000000000000000001001
                 359  1           3 00001000100011111111111111111111
                 361  2           3 00001000100011111111111111111111
                 363  3           3 00001000100011111111111111111111
                 365  0           2 00001000100011111111111111111111
                 367  1           2 00001000100011111111111111111111
                 367  1           2 10000000000001111111111111110001
                 369  2           2 10000000000001111111111111110001
                 371  3           2 10000000000001111111111111110001
                 373  0           2 10000000000001111111111111110001
                 375  1           2 10000000000001111111111111110001
                 375  1           2 10001000100000000000000000001110
                 377  2           2 10001000100000000000000000001110
                 379  3           2 10001000100000000000000000001110
                 381  0           2 10001000100000000000000000001110
                 383  1           2 10001000100000000000000000001110
                 383  1           2 00001000000100000000000000000001
                 385  2           2 00001000000100000000000000000001
                 387  3           2 00001000000100000000000000000001
                 389  0           2 00001000000100000000000000000001
                 391  1           2 00001000000100000000000000000001
                 391  1           2 00000001000010111000000000000001
                 393  2           2 00000001000010111000000000000001
                 395  3           2 00000001000010111000000000000001
                 397  0           2 00000001000010111000000000000001
                 399  1           2 00000001000010111000000000000001
                 399  1           2 10010011100000000000000000001001
                 401  2           2 10010011100000000000000000001001
                 403  3           2 10010011100000000000000000001001
                 405  0           2 10010011100000000000000000001001
                 407  1           2 10010011100000000000000000001001
                 407  1           2 00001000100011111111111111111111
                 409  2           2 00001000100011111111111111111111
                 411  3           2 00001000100011111111111111111111
                 413  0           1 00001000100011111111111111111111
                 415  1           1 00001000100011111111111111111111
                 415  1           1 10000000000001111111111111110001
                 417  2           1 10000000000001111111111111110001
                 419  3           1 10000000000001111111111111110001
                 421  0           1 10000000000001111111111111110001
                 423  1           1 10000000000001111111111111110001
                 423  1           1 10001000100000000000000000001110
                 425  2           1 10001000100000000000000000001110
                 427  3           1 10001000100000000000000000001110
                 429  0           1 10001000100000000000000000001110
                 431  1           1 10001000100000000000000000001110
                 431  1           1 00001000000100000000000000000001
                 433  2           1 00001000000100000000000000000001
                 435  3           1 00001000000100000000000000000001
                 437  0           1 00001000000100000000000000000001
                 439  1           1 00001000000100000000000000000001
                 439  1           1 00000001000010111000000000000001
                 441  2           1 00000001000010111000000000000001
                 443  3           1 00000001000010111000000000000001
                 445  0           1 00000001000010111000000000000001
                 447  1           1 00000001000010111000000000000001
                 447  1           1 10010011100000000000000000001001
                 449  2           1 10010011100000000000000000001001
                 451  3           1 10010011100000000000000000001001
                 453  0           1 10010011100000000000000000001001
                 455  1           1 10010011100000000000000000001001
                 455  1           1 00001001001011111111111111111111
                 457  2           1 00001001001011111111111111111111
                 459  3           1 00001001001011111111111111111111
                 461  0           1 00001001001011111111111111111111
                 463  1           1 00001001001011111111111111111111
                 463  1           1 01110001000110000000000000000000
                 465  2           1 01110001000110000000000000000000
                 467  3           1 01110001000110000000000000000000
                 469  4           1 01110001000110000000000000000000
                 471  5           1 01110001000110000000000000000000
                 473  6           1 01110001000110000000000000000000
                 475  0           1 01110001000110000000000000000000
                 477  1           1 01110001000110000000000000000000
                 477  1           1 01110010101000000000000000000000
                 479  2           1 01110010101000000000000000000000
                 481  3           1 01110010101000000000000000000000
                 483  4           1 01110010101000000000000000000000
                 485  5           1 01110010101000000000000000000000
                 487  6           1 01110010101000000000000000000000
                 489  0           1 01110010101000000000000000000000
                 491  1           1 01110010101000000000000000000000
                 491  1           1 00000001101000110000000000000001
                 493  2           1 00000001101000110000000000000001
                 495  3           1 00000001101000110000000000000001
                 497  0           1 00000001101000110000000000000001
                 499  1           1 00000001101000110000000000000001
                 499  1           1 10010011000000000000000000000010
                 501  2           1 10010011000000000000000000000010
                 503  3           1 10010011000000000000000000000010
                 505  0           1 10010011000000000000000000000010
                 507  1           1 10010011000000000000000000000010
                 507  1           1 00001001000100000000000000000001
                 509  2           1 00001001000100000000000000000001
                 511  3           1 00001001000100000000000000000001
                 513  0           1 00001001000100000000000000000001
                 515  1           1 00001001000100000000000000000001
                 515  1           1 10000000000001111111111111110101
                 517  2           1 10000000000001111111111111110101
                 519  3           1 10000000000001111111111111110101
                 521  0           1 10000000000001111111111111110101
                 523  1           1 10000000000001111111111111110101
                 523  1           1 00000001000010111000000000000001
                 525  2           1 00000001000010111000000000000001
                 527  3           1 00000001000010111000000000000001
                 529  0           1 00000001000010111000000000000001
                 531  1           1 00000001000010111000000000000001
                 531  1           1 10010011100000000000000000001001
                 533  2           1 10010011100000000000000000001001
                 535  3           1 10010011100000000000000000001001
                 537  0           1 10010011100000000000000000001001
                 539  1           1 10010011100000000000000000001001
                 539  1           1 00001000100011111111111111111111
                 541  2           1 00001000100011111111111111111111
                 543  3           1 00001000100011111111111111111111
                 545  0           0 00001000100011111111111111111111
                 547  1           0 00001000100011111111111111111111
                 547  1           0 10000000000001111111111111110001
                 549  2           0 10000000000001111111111111110001
                 551  3           0 10000000000001111111111111110001
                 553  0           0 10000000000001111111111111110001
                 555  1           0 10000000000001111111111111110001
                 555  1           0 10001000100000000000000000001110
                 557  2           0 10001000100000000000000000001110
                 559  3           0 10001000100000000000000000001110
                 561  0           0 10001000100000000000000000001110
                 563  1           0 10001000100000000000000000001110
                 563  1           0 00001000000100000000000000000001
                 565  2           0 00001000000100000000000000000001
                 567  3           0 00001000000100000000000000000001
                 569  0           0 00001000000100000000000000000001
                 571  1           0 00001000000100000000000000000001
                 571  1           0 00000001000010111000000000000001
                 573  2           0 00000001000010111000000000000001
                 575  3           0 00000001000010111000000000000001
                 577  0           0 00000001000010111000000000000001
                 579  1           0 00000001000010111000000000000001
                 579  1           0 10010011100000000000000000001001
                 581  2           0 10010011100000000000000000001001
                 583  3           0 10010011100000000000000000001001
                 585  0           0 10010011100000000000000000001001
                 587  1           0 10010011100000000000000000001001
                 587  1           0 00001000100011111111111111111111
                 589  2           0 00001000100011111111111111111111
                 591  3           0 00001000100011111111111111111111
                 593  0  4294967295 00001000100011111111111111111111
                 595  1  4294967295 00001000100011111111111111111111
                 595  1  4294967295 10000000000001111111111111110001
                 597  2  4294967295 10000000000001111111111111110001
                 599  3  4294967295 10000000000001111111111111110001
                 601  0  4294967295 10000000000001111111111111110001
                 603  1  4294967295 10000000000001111111111111110001
                 603  1  4294967295 10001000100000000000000000001110
                 605  2  4294967295 10001000100000000000000000001110
                 607  3  4294967295 10001000100000000000000000001110
                 609  0  4294967295 10001000100000000000000000001110
                 611  1  4294967295 10001000100000000000000000001110
                 611  1  4294967295 01110000000100000000000000000000
                 613  2  4294967295 01110000000100000000000000000000
                 615  3  4294967295 01110000000100000000000000000000
                 617  4  4294967295 01110000000100000000000000000000
                 619  5  4294967295 01110000000100000000000000000000
                 621  6  4294967295 01110000000100000000000000000000
                 623  0  4294967295 01110000000100000000000000000000
                 625  1  4294967295 01110000000100000000000000000000
                 625  1  4294967295 10110000000000000000000000000000
                 627  2  4294967295 10110000000000000000000000000000
                 629  3  4294967295 10110000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 3572.684 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/data_memory.dcp' for cell 'DP/d1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/instr_memory.dcp' for cell 'DP/im'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3572.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 231 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Sujan/Downloads/final_project/final_project.srcs/constrs_1/new/temp.xdc]
Finished Parsing XDC File [C:/Users/Sujan/Downloads/final_project/final_project.srcs/constrs_1/new/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3572.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 3572.684 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim/test_bench_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim/test_bench_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim/sort-ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim/mem_file - 1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim/booth_ins.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim/test_bench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module data_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_memory_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module data_memory_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module data_memory_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_memory_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module data_memory_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module instr_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module instr_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module instr_memory_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module instr_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module instr_memory_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module instr_memory_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module instr_memory_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module instr_memory_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'time_step' is not declared under prefix 'CP' [C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 3572.684 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\comparator_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sim_1\new\test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\final_project\final_project.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Sujan\Downloads\ALU_final.srcs\ALU_final.srcs\sources_1\new\complementer.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/MYDOWNLOADS/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MYDOWNLOADS/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/data_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/sort-ins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/mem_file - 1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3572.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/MYDOWNLOADS/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3572.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0  x           x 00000000000000000000000000000000
                   1  0           0 00000000000000000000000000000000
                   3  0           0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   5  0           0 00001000000010000000000000001001
                  31  1           0 00001000000010000000000000001001
                  33  2           0 00001000000010000000000000001001
                  35  3           0 00001000000010000000000000001001
                  37  0           0 00001000000010000000000000001001
                  39  1           0 00001000000010000000000000001001
                  39  1           0 10001000100000000000000000001110
                  41  2           0 10001000100000000000000000001110
                  43  3           0 10001000100000000000000000001110
                  45  0           0 10001000100000000000000000001110
                  47  1           0 10001000100000000000000000001110
                  47  1           0 00001000000100000000000000000001
                  49  2           0 00001000000100000000000000000001
                  51  3           0 00001000000100000000000000000001
                  53  0           1 00001000000100000000000000000001
                  55  1           1 00001000000100000000000000000001
                  55  1           1 00000001000010111000000000000001
                  57  2           1 00000001000010111000000000000001
                  59  3           1 00000001000010111000000000000001
                  61  0           1 00000001000010111000000000000001
                  63  1           1 00000001000010111000000000000001
                  63  1           1 10010011100000000000000000001001
                  65  2           1 10010011100000000000000000001001
                  67  3           1 10010011100000000000000000001001
                  69  0           1 10010011100000000000000000001001
                  71  1           1 10010011100000000000000000001001
                  71  1           1 00001000100011111111111111111111
                  73  2           1 00001000100011111111111111111111
                  75  3           1 00001000100011111111111111111111
                  77  0           1 00001000100011111111111111111111
                  79  1           1 00001000100011111111111111111111
                  79  1           1 10000000000001111111111111110001
                  81  2           1 10000000000001111111111111110001
                  83  3           1 10000000000001111111111111110001
                  85  0           1 10000000000001111111111111110001
                  87  1           1 10000000000001111111111111110001
                  87  1           1 10001000100000000000000000001110
                  89  2           1 10001000100000000000000000001110
                  91  3           1 10001000100000000000000000001110
                  93  0           1 10001000100000000000000000001110
                  95  1           1 10001000100000000000000000001110
                  95  1           1 00001000000100000000000000000001
                  97  2           1 00001000000100000000000000000001
                  99  3           1 00001000000100000000000000000001
                 101  0           1 00001000000100000000000000000001
                 103  1           1 00001000000100000000000000000001
                 103  1           1 00000001000010111000000000000001
                 105  2           1 00000001000010111000000000000001
                 107  3           1 00000001000010111000000000000001
                 109  0           1 00000001000010111000000000000001
                 111  1           1 00000001000010111000000000000001
                 111  1           1 10010011100000000000000000001001
                 113  2           1 10010011100000000000000000001001
                 115  3           1 10010011100000000000000000001001
                 117  0           1 10010011100000000000000000001001
                 119  1           1 10010011100000000000000000001001
                 119  1           1 00001000100011111111111111111111
                 121  2           1 00001000100011111111111111111111
                 123  3           1 00001000100011111111111111111111
                 125  0           1 00001000100011111111111111111111
                 127  1           1 00001000100011111111111111111111
                 127  1           1 10000000000001111111111111110001
                 129  2           1 10000000000001111111111111110001
                 131  3           1 10000000000001111111111111110001
                 133  0           1 10000000000001111111111111110001
                 135  1           1 10000000000001111111111111110001
                 135  1           1 10001000100000000000000000001110
                 137  2           1 10001000100000000000000000001110
                 139  3           1 10001000100000000000000000001110
                 141  0           1 10001000100000000000000000001110
                 143  1           1 10001000100000000000000000001110
                 143  1           1 00001000000100000000000000000001
                 145  2           1 00001000000100000000000000000001
                 147  3           1 00001000000100000000000000000001
                 149  0           1 00001000000100000000000000000001
                 151  1           1 00001000000100000000000000000001
                 151  1           1 00000001000010111000000000000001
                 153  2           1 00000001000010111000000000000001
                 155  3           1 00000001000010111000000000000001
                 157  0           1 00000001000010111000000000000001
                 159  1           1 00000001000010111000000000000001
                 159  1           1 10010011100000000000000000001001
                 161  2           1 10010011100000000000000000001001
                 163  3           1 10010011100000000000000000001001
                 165  0           1 10010011100000000000000000001001
                 167  1           1 10010011100000000000000000001001
                 167  1           1 00001000100011111111111111111111
                 169  2           1 00001000100011111111111111111111
                 171  3           1 00001000100011111111111111111111
                 173  0           1 00001000100011111111111111111111
                 175  1           1 00001000100011111111111111111111
                 175  1           1 10000000000001111111111111110001
                 177  2           1 10000000000001111111111111110001
                 179  3           1 10000000000001111111111111110001
                 181  0           1 10000000000001111111111111110001
                 183  1           1 10000000000001111111111111110001
                 183  1           1 10001000100000000000000000001110
                 185  2           1 10001000100000000000000000001110
                 187  3           1 10001000100000000000000000001110
                 189  0           1 10001000100000000000000000001110
                 191  1           1 10001000100000000000000000001110
                 191  1           1 00001000000100000000000000000001
                 193  2           1 00001000000100000000000000000001
                 195  3           1 00001000000100000000000000000001
                 197  0           1 00001000000100000000000000000001
                 199  1           1 00001000000100000000000000000001
                 199  1           1 00000001000010111000000000000001
                 201  2           1 00000001000010111000000000000001
                 203  3           1 00000001000010111000000000000001
                 205  0           1 00000001000010111000000000000001
                 207  1           1 00000001000010111000000000000001
                 207  1           1 10010011100000000000000000001001
                 209  2           1 10010011100000000000000000001001
                 211  3           1 10010011100000000000000000001001
                 213  0           1 10010011100000000000000000001001
                 215  1           1 10010011100000000000000000001001
                 215  1           1 00001000100011111111111111111111
                 217  2           1 00001000100011111111111111111111
                 219  3           1 00001000100011111111111111111111
                 221  0           1 00001000100011111111111111111111
                 223  1           1 00001000100011111111111111111111
                 223  1           1 10000000000001111111111111110001
                 225  2           1 10000000000001111111111111110001
                 227  3           1 10000000000001111111111111110001
                 229  0           1 10000000000001111111111111110001
                 231  1           1 10000000000001111111111111110001
                 231  1           1 10001000100000000000000000001110
                 233  2           1 10001000100000000000000000001110
                 235  3           1 10001000100000000000000000001110
                 237  0           1 10001000100000000000000000001110
                 239  1           1 10001000100000000000000000001110
                 239  1           1 00001000000100000000000000000001
                 241  2           1 00001000000100000000000000000001
                 243  3           1 00001000000100000000000000000001
                 245  0           1 00001000000100000000000000000001
                 247  1           1 00001000000100000000000000000001
                 247  1           1 00000001000010111000000000000001
                 249  2           1 00000001000010111000000000000001
                 251  3           1 00000001000010111000000000000001
                 253  0           1 00000001000010111000000000000001
                 255  1           1 00000001000010111000000000000001
                 255  1           1 10010011100000000000000000001001
                 257  2           1 10010011100000000000000000001001
                 259  3           1 10010011100000000000000000001001
                 261  0           1 10010011100000000000000000001001
                 263  1           1 10010011100000000000000000001001
                 263  1           1 00001000100011111111111111111111
                 265  2           1 00001000100011111111111111111111
                 267  3           1 00001000100011111111111111111111
                 269  0           1 00001000100011111111111111111111
                 271  1           1 00001000100011111111111111111111
                 271  1           1 10000000000001111111111111110001
                 273  2           1 10000000000001111111111111110001
                 275  3           1 10000000000001111111111111110001
                 277  0           1 10000000000001111111111111110001
                 279  1           1 10000000000001111111111111110001
                 279  1           1 10001000100000000000000000001110
                 281  2           1 10001000100000000000000000001110
                 283  3           1 10001000100000000000000000001110
                 285  0           1 10001000100000000000000000001110
                 287  1           1 10001000100000000000000000001110
                 287  1           1 00001000000100000000000000000001
                 289  2           1 00001000000100000000000000000001
                 291  3           1 00001000000100000000000000000001
                 293  0           1 00001000000100000000000000000001
                 295  1           1 00001000000100000000000000000001
                 295  1           1 00000001000010111000000000000001
                 297  2           1 00000001000010111000000000000001
                 299  3           1 00000001000010111000000000000001
                 301  0           1 00000001000010111000000000000001
                 303  1           1 00000001000010111000000000000001
                 303  1           1 10010011100000000000000000001001
                 305  2           1 10010011100000000000000000001001
                 307  3           1 10010011100000000000000000001001
                 309  0           1 10010011100000000000000000001001
                 311  1           1 10010011100000000000000000001001
                 311  1           1 00001000100011111111111111111111
                 313  2           1 00001000100011111111111111111111
                 315  3           1 00001000100011111111111111111111
                 317  0           1 00001000100011111111111111111111
                 319  1           1 00001000100011111111111111111111
                 319  1           1 10000000000001111111111111110001
                 321  2           1 10000000000001111111111111110001
                 323  3           1 10000000000001111111111111110001
                 325  0           1 10000000000001111111111111110001
                 327  1           1 10000000000001111111111111110001
                 327  1           1 10001000100000000000000000001110
                 329  2           1 10001000100000000000000000001110
                 331  3           1 10001000100000000000000000001110
                 333  0           1 10001000100000000000000000001110
                 335  1           1 10001000100000000000000000001110
                 335  1           1 00001000000100000000000000000001
                 337  2           1 00001000000100000000000000000001
                 339  3           1 00001000000100000000000000000001
                 341  0           1 00001000000100000000000000000001
                 343  1           1 00001000000100000000000000000001
                 343  1           1 00000001000010111000000000000001
                 345  2           1 00000001000010111000000000000001
                 347  3           1 00000001000010111000000000000001
                 349  0           1 00000001000010111000000000000001
                 351  1           1 00000001000010111000000000000001
                 351  1           1 10010011100000000000000000001001
                 353  2           1 10010011100000000000000000001001
                 355  3           1 10010011100000000000000000001001
                 357  0           1 10010011100000000000000000001001
                 359  1           1 10010011100000000000000000001001
                 359  1           1 00001000100011111111111111111111
                 361  2           1 00001000100011111111111111111111
                 363  3           1 00001000100011111111111111111111
                 365  0           1 00001000100011111111111111111111
                 367  1           1 00001000100011111111111111111111
                 367  1           1 10000000000001111111111111110001
                 369  2           1 10000000000001111111111111110001
                 371  3           1 10000000000001111111111111110001
                 373  0           1 10000000000001111111111111110001
                 375  1           1 10000000000001111111111111110001
                 375  1           1 10001000100000000000000000001110
                 377  2           1 10001000100000000000000000001110
                 379  3           1 10001000100000000000000000001110
                 381  0           1 10001000100000000000000000001110
                 383  1           1 10001000100000000000000000001110
                 383  1           1 00001000000100000000000000000001
                 385  2           1 00001000000100000000000000000001
                 387  3           1 00001000000100000000000000000001
                 389  0           1 00001000000100000000000000000001
                 391  1           1 00001000000100000000000000000001
                 391  1           1 00000001000010111000000000000001
                 393  2           1 00000001000010111000000000000001
                 395  3           1 00000001000010111000000000000001
                 397  0           1 00000001000010111000000000000001
                 399  1           1 00000001000010111000000000000001
                 399  1           1 10010011100000000000000000001001
                 401  2           1 10010011100000000000000000001001
                 403  3           1 10010011100000000000000000001001
                 405  0           1 10010011100000000000000000001001
                 407  1           1 10010011100000000000000000001001
                 407  1           1 00001000100011111111111111111111
                 409  2           1 00001000100011111111111111111111
                 411  3           1 00001000100011111111111111111111
                 413  0           1 00001000100011111111111111111111
                 415  1           1 00001000100011111111111111111111
                 415  1           1 10000000000001111111111111110001
                 417  2           1 10000000000001111111111111110001
                 419  3           1 10000000000001111111111111110001
                 421  0           1 10000000000001111111111111110001
                 423  1           1 10000000000001111111111111110001
                 423  1           1 10001000100000000000000000001110
                 425  2           1 10001000100000000000000000001110
                 427  3           1 10001000100000000000000000001110
                 429  0           1 10001000100000000000000000001110
                 431  1           1 10001000100000000000000000001110
                 431  1           1 00001000000100000000000000000001
                 433  2           1 00001000000100000000000000000001
                 435  3           1 00001000000100000000000000000001
                 437  0           1 00001000000100000000000000000001
                 439  1           1 00001000000100000000000000000001
                 439  1           1 00000001000010111000000000000001
                 441  2           1 00000001000010111000000000000001
                 443  3           1 00000001000010111000000000000001
                 445  0           1 00000001000010111000000000000001
                 447  1           1 00000001000010111000000000000001
                 447  1           1 10010011100000000000000000001001
                 449  2           1 10010011100000000000000000001001
                 451  3           1 10010011100000000000000000001001
                 453  0           1 10010011100000000000000000001001
                 455  1           1 10010011100000000000000000001001
                 455  1           1 00001001001011111111111111111111
                 457  2           1 00001001001011111111111111111111
                 459  3           1 00001001001011111111111111111111
                 461  0           1 00001001001011111111111111111111
                 463  1           1 00001001001011111111111111111111
                 463  1           1 01110001000110000000000000000000
                 465  2           1 01110001000110000000000000000000
                 467  3           1 01110001000110000000000000000000
                 469  4           1 01110001000110000000000000000000
                 471  5           1 01110001000110000000000000000000
                 473  6           1 01110001000110000000000000000000
                 475  0           1 01110001000110000000000000000000
                 477  1           1 01110001000110000000000000000000
                 477  1           1 01110010101000000000000000000000
                 479  2           1 01110010101000000000000000000000
                 481  3           1 01110010101000000000000000000000
                 483  4           1 01110010101000000000000000000000
                 485  5           1 01110010101000000000000000000000
                 487  6           1 01110010101000000000000000000000
                 489  0           1 01110010101000000000000000000000
                 491  1           1 01110010101000000000000000000000
                 491  1           1 00000001101000110000000000000001
                 493  2           1 00000001101000110000000000000001
                 495  3           1 00000001101000110000000000000001
                 497  0           1 00000001101000110000000000000001
                 499  1           1 00000001101000110000000000000001
                 499  1           1 10010011000000000000000000000010
                 501  2           1 10010011000000000000000000000010
                 503  3           1 10010011000000000000000000000010
                 505  0           1 10010011000000000000000000000010
                 507  1           1 10010011000000000000000000000010
                 507  1           1 00001001000100000000000000000001
                 509  2           1 00001001000100000000000000000001
                 511  3           1 00001001000100000000000000000001
                 513  0           2 00001001000100000000000000000001
                 515  1           2 00001001000100000000000000000001
                 515  1           2 10000000000001111111111111110101
                 517  2           2 10000000000001111111111111110101
                 519  3           2 10000000000001111111111111110101
                 521  0           2 10000000000001111111111111110101
                 523  1           2 10000000000001111111111111110101
                 523  1           2 00000001000010111000000000000001
                 525  2           2 00000001000010111000000000000001
                 527  3           2 00000001000010111000000000000001
                 529  0           2 00000001000010111000000000000001
                 531  1           2 00000001000010111000000000000001
                 531  1           2 10010011100000000000000000001001
                 533  2           2 10010011100000000000000000001001
                 535  3           2 10010011100000000000000000001001
                 537  0           2 10010011100000000000000000001001
                 539  1           2 10010011100000000000000000001001
                 539  1           2 00001000100011111111111111111111
                 541  2           2 00001000100011111111111111111111
                 543  3           2 00001000100011111111111111111111
                 545  0           2 00001000100011111111111111111111
                 547  1           2 00001000100011111111111111111111
                 547  1           2 10000000000001111111111111110001
                 549  2           2 10000000000001111111111111110001
                 551  3           2 10000000000001111111111111110001
                 553  0           2 10000000000001111111111111110001
                 555  1           2 10000000000001111111111111110001
                 555  1           2 10001000100000000000000000001110
                 557  2           2 10001000100000000000000000001110
                 559  3           2 10001000100000000000000000001110
                 561  0           2 10001000100000000000000000001110
                 563  1           2 10001000100000000000000000001110
                 563  1           2 00001000000100000000000000000001
                 565  2           2 00001000000100000000000000000001
                 567  3           2 00001000000100000000000000000001
                 569  0           1 00001000000100000000000000000001
                 571  1           1 00001000000100000000000000000001
                 571  1           1 00000001000010111000000000000001
                 573  2           1 00000001000010111000000000000001
                 575  3           1 00000001000010111000000000000001
                 577  0           1 00000001000010111000000000000001
                 579  1           1 00000001000010111000000000000001
                 579  1           1 10010011100000000000000000001001
                 581  2           1 10010011100000000000000000001001
                 583  3           1 10010011100000000000000000001001
                 585  0           1 10010011100000000000000000001001
                 587  1           1 10010011100000000000000000001001
                 587  1           1 00001000100011111111111111111111
                 589  2           1 00001000100011111111111111111111
                 591  3           1 00001000100011111111111111111111
                 593  0           1 00001000100011111111111111111111
                 595  1           1 00001000100011111111111111111111
                 595  1           1 10000000000001111111111111110001
                 597  2           1 10000000000001111111111111110001
                 599  3           1 10000000000001111111111111110001
                 601  0           1 10000000000001111111111111110001
                 603  1           1 10000000000001111111111111110001
                 603  1           1 10001000100000000000000000001110
                 605  2           1 10001000100000000000000000001110
                 607  3           1 10001000100000000000000000001110
                 609  0           1 10001000100000000000000000001110
                 611  1           1 10001000100000000000000000001110
                 611  1           1 01110000000100000000000000000000
                 613  2           1 01110000000100000000000000000000
                 615  3           1 01110000000100000000000000000000
                 617  4           1 01110000000100000000000000000000
                 619  5           1 01110000000100000000000000000000
                 621  6           1 01110000000100000000000000000000
                 623  0          10 01110000000100000000000000000000
                 625  1          10 01110000000100000000000000000000
                 625  1          10 10110000000000000000000000000000
                 627  2          10 10110000000000000000000000000000
                 629  3          10 10110000000000000000000000000000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3572.684 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 3572.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 16:42:43 2024...
