
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a15tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2146.234 ; gain = 0.000 ; free physical = 8576 ; free virtual = 13621
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/HDMI_unit/HDMI_unit.srcs/constrs_1/imports/constrs_1/cmod_a7.xdc]
Finished Parsing XDC File [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/HDMI_unit/HDMI_unit.srcs/constrs_1/imports/constrs_1/cmod_a7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.164 ; gain = 0.000 ; free physical = 8482 ; free virtual = 13526
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2202.164 ; gain = 56.027 ; free physical = 8482 ; free virtual = 13526
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2266.195 ; gain = 64.031 ; free physical = 8476 ; free virtual = 13521

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 11a3c8f6b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.125 ; gain = 283.930 ; free physical = 8104 ; free virtual = 13149

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11a3c8f6b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2712.094 ; gain = 0.000 ; free physical = 7940 ; free virtual = 12985
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11a3c8f6b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2712.094 ; gain = 0.000 ; free physical = 7940 ; free virtual = 12985
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10c6edffd

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2712.094 ; gain = 0.000 ; free physical = 7940 ; free virtual = 12985
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: d9650b77

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2712.094 ; gain = 0.000 ; free physical = 7940 ; free virtual = 12985
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d9650b77

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2712.094 ; gain = 0.000 ; free physical = 7940 ; free virtual = 12985
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c60583e5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2712.094 ; gain = 0.000 ; free physical = 7940 ; free virtual = 12985
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               4  |                                              0  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.094 ; gain = 0.000 ; free physical = 7940 ; free virtual = 12985
Ending Logic Optimization Task | Checksum: b6e26dee

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2712.094 ; gain = 0.000 ; free physical = 7940 ; free virtual = 12985

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b6e26dee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2712.094 ; gain = 0.000 ; free physical = 7940 ; free virtual = 12985

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b6e26dee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.094 ; gain = 0.000 ; free physical = 7940 ; free virtual = 12985

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.094 ; gain = 0.000 ; free physical = 7940 ; free virtual = 12985
Ending Netlist Obfuscation Task | Checksum: b6e26dee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.094 ; gain = 0.000 ; free physical = 7940 ; free virtual = 12985
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2712.094 ; gain = 509.930 ; free physical = 7940 ; free virtual = 12985
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2752.113 ; gain = 0.000 ; free physical = 7938 ; free virtual = 12984
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/HDMI_unit/HDMI_unit.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/HDMI_unit/HDMI_unit.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7910 ; free virtual = 12956
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 78ad9613

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7910 ; free virtual = 12956
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7910 ; free virtual = 12956

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f8ab12b3

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7897 ; free virtual = 12946

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 139fba675

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7908 ; free virtual = 12958

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 139fba675

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7908 ; free virtual = 12958
Phase 1 Placer Initialization | Checksum: 139fba675

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7908 ; free virtual = 12959

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18797e8b8

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7906 ; free virtual = 12956

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 35 LUTNM shape to break, 1 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 31, total 35, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 35 nets or cells. Created 35 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7888 ; free virtual = 12941

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           35  |              0  |                    35  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           35  |              0  |                    35  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 164508aec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7888 ; free virtual = 12941
Phase 2.2 Global Placement Core | Checksum: 1437a4240

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7887 ; free virtual = 12940
Phase 2 Global Placement | Checksum: 1437a4240

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7887 ; free virtual = 12940

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fd47d02d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7887 ; free virtual = 12940

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1795f42e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7887 ; free virtual = 12940

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19afd9646

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7887 ; free virtual = 12940

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18527f04e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7887 ; free virtual = 12940

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1568f8269

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7886 ; free virtual = 12940

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19cc13a7f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7886 ; free virtual = 12939

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f1b9308c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7886 ; free virtual = 12939

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 154d96a2e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7886 ; free virtual = 12939

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 120ddab4e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7884 ; free virtual = 12938
Phase 3 Detail Placement | Checksum: 120ddab4e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7884 ; free virtual = 12938

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c5cdc286

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.946 | TNS=-80.266 |
Phase 1 Physical Synthesis Initialization | Checksum: 19381d9bf

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7883 ; free virtual = 12937
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1668ba27d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7883 ; free virtual = 12937
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c5cdc286

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7883 ; free virtual = 12937
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.240. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 28f5aaca9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7877 ; free virtual = 12931
Phase 4.1 Post Commit Optimization | Checksum: 28f5aaca9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7877 ; free virtual = 12931

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 28f5aaca9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7878 ; free virtual = 12932

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 28f5aaca9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7878 ; free virtual = 12932

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7878 ; free virtual = 12932
Phase 4.4 Final Placement Cleanup | Checksum: 21635eb98

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7878 ; free virtual = 12932
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21635eb98

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7878 ; free virtual = 12932
Ending Placer Task | Checksum: 125de4df7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7878 ; free virtual = 12932
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7886 ; free virtual = 12940
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7883 ; free virtual = 12938
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/HDMI_unit/HDMI_unit.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7879 ; free virtual = 12933
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7886 ; free virtual = 12940
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7854 ; free virtual = 12909

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.240 | TNS=-45.313 |
Phase 1 Physical Synthesis Initialization | Checksum: 12a935e99

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7854 ; free virtual = 12908
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.240 | TNS=-45.313 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 12a935e99

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7853 ; free virtual = 12908

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.240 | TNS=-45.313 |
INFO: [Physopt 32-702] Processed net dvid_1/TDMS_encoder_red/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net count_reg[22].  Did not re-place instance count_reg[22]
INFO: [Physopt 32-81] Processed net count_reg[22]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net count_reg[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.219 | TNS=-43.311 |
INFO: [Physopt 32-662] Processed net count_reg[22]_repN.  Did not re-place instance count_reg[22]_replica
INFO: [Physopt 32-572] Net count_reg[22]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net count_reg[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_3_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_3
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_16
INFO: [Physopt 32-572] Net Inst_vga_gen/dc_bias[3]_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.141 | TNS=-43.186 |
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_14__1_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_14__1
INFO: [Physopt 32-735] Processed net Inst_vga_gen/dc_bias[3]_i_14__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.111 | TNS=-43.156 |
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_14__1_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_14__1
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[3]_i_14__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Inst_vga_gen/dc_bias[2]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[2]_i_10_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[2]_i_10
INFO: [Physopt 32-572] Net Inst_vga_gen/dc_bias[2]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net Inst_vga_gen/dc_bias[2]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.106 | TNS=-43.011 |
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_15_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_15
INFO: [Physopt 32-735] Processed net Inst_vga_gen/dc_bias[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.096 | TNS=-42.962 |
INFO: [Physopt 32-702] Processed net dvid_1/TDMS_encoder_red/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[2]_i_2_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[2]_i_2
INFO: [Physopt 32-735] Processed net Inst_vga_gen/dc_bias[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.057 | TNS=-42.730 |
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_16
INFO: [Physopt 32-81] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.051 | TNS=-42.950 |
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_16
INFO: [Physopt 32-572] Net Inst_vga_gen/dc_bias[3]_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.044 | TNS=-42.943 |
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_2_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_2
INFO: [Physopt 32-735] Processed net Inst_vga_gen/dc_bias[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.044 | TNS=-42.918 |
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[2]_i_2_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[2]_i_2
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0_repN.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_16_replica
INFO: [Physopt 32-735] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.019 | TNS=-42.739 |
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_16
INFO: [Physopt 32-572] Net Inst_vga_gen/dc_bias[3]_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Inst_vga_gen/dc_bias[2]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[2]_i_10_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[2]_i_10
INFO: [Physopt 32-572] Net Inst_vga_gen/dc_bias[2]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[2]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Inst_vga_gen/count_reg[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/count_reg[27].  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_5
INFO: [Physopt 32-702] Processed net Inst_vga_gen/count_reg[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_19_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_19
INFO: [Physopt 32-572] Net Inst_vga_gen/dc_bias[3]_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net Inst_vga_gen/dc_bias[3]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.937 | TNS=-41.673 |
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_19_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_19
INFO: [Physopt 32-572] Net Inst_vga_gen/dc_bias[3]_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/count_reg[27]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/e[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK24MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK24MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_blue[8].  Did not re-place instance dvid_1/shift_blue_reg[8]
INFO: [Physopt 32-702] Processed net dvid_1/shift_blue[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_eng_1280_720B/clock_x5pixel_unbuffered. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_red[9]_i_2_n_0.  Did not re-place instance dvid_1/shift_red[9]_i_2
INFO: [Physopt 32-134] Processed net dvid_1/shift_red[9]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net dvid_1/shift_red[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net dvid_1/shift_red[9]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dvid_1/shift_red[9]_i_1_n_0.  Did not re-place instance dvid_1/shift_red[9]_i_1
INFO: [Physopt 32-702] Processed net dvid_1/shift_red[9]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_clock_reg_n_0_[9].  Did not re-place instance dvid_1/shift_clock_reg[9]
INFO: [Physopt 32-702] Processed net dvid_1/shift_clock_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dvid_1/TDMS_encoder_red/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net count_reg[22]_repN.  Did not re-place instance count_reg[22]_replica
INFO: [Physopt 32-702] Processed net count_reg[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_3_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_3
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_16
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[2]_i_10_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[2]_i_10
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[2]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/count_reg[27].  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_5
INFO: [Physopt 32-702] Processed net Inst_vga_gen/count_reg[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_19_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_19
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/count_reg[27]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/e[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK24MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK24MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_blue[8].  Did not re-place instance dvid_1/shift_blue_reg[8]
INFO: [Physopt 32-702] Processed net dvid_1/shift_blue[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_eng_1280_720B/clock_x5pixel_unbuffered. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_red[9]_i_2_n_0.  Did not re-place instance dvid_1/shift_red[9]_i_2
INFO: [Physopt 32-702] Processed net dvid_1/shift_red[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_red[9]_i_1_n_0.  Did not re-place instance dvid_1/shift_red[9]_i_1
INFO: [Physopt 32-702] Processed net dvid_1/shift_red[9]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_clock_reg_n_0_[9].  Did not re-place instance dvid_1/shift_clock_reg[9]
INFO: [Physopt 32-702] Processed net dvid_1/shift_clock_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.937 | TNS=-41.673 |
Phase 3 Critical Path Optimization | Checksum: 12a935e99

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7843 ; free virtual = 12898

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.937 | TNS=-41.673 |
INFO: [Physopt 32-702] Processed net dvid_1/TDMS_encoder_red/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net count_reg[22]_repN.  Did not re-place instance count_reg[22]_replica
INFO: [Physopt 32-572] Net count_reg[22]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net count_reg[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_3_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_3
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_16
INFO: [Physopt 32-572] Net Inst_vga_gen/dc_bias[3]_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Inst_vga_gen/dc_bias[2]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[2]_i_10_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[2]_i_10
INFO: [Physopt 32-572] Net Inst_vga_gen/dc_bias[2]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[2]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Inst_vga_gen/count_reg[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/count_reg[27].  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_5
INFO: [Physopt 32-702] Processed net Inst_vga_gen/count_reg[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_19_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_19
INFO: [Physopt 32-572] Net Inst_vga_gen/dc_bias[3]_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/count_reg[27]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/e[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK24MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK24MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_blue[8].  Did not re-place instance dvid_1/shift_blue_reg[8]
INFO: [Physopt 32-702] Processed net dvid_1/shift_blue[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_eng_1280_720B/clock_x5pixel_unbuffered. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_red[9]_i_2_n_0.  Did not re-place instance dvid_1/shift_red[9]_i_2
INFO: [Physopt 32-134] Processed net dvid_1/shift_red[9]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net dvid_1/shift_red[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net dvid_1/shift_red[9]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dvid_1/shift_red[9]_i_1_n_0.  Did not re-place instance dvid_1/shift_red[9]_i_1
INFO: [Physopt 32-702] Processed net dvid_1/shift_red[9]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_clock_reg_n_0_[9].  Did not re-place instance dvid_1/shift_clock_reg[9]
INFO: [Physopt 32-702] Processed net dvid_1/shift_clock_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dvid_1/TDMS_encoder_red/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net count_reg[22]_repN.  Did not re-place instance count_reg[22]_replica
INFO: [Physopt 32-702] Processed net count_reg[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_3_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_3
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_16
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[2]_i_10_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[2]_i_10
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[2]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/count_reg[27].  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_5
INFO: [Physopt 32-702] Processed net Inst_vga_gen/count_reg[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Inst_vga_gen/dc_bias[3]_i_19_n_0.  Did not re-place instance Inst_vga_gen/dc_bias[3]_i_19
INFO: [Physopt 32-702] Processed net Inst_vga_gen/dc_bias[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/count_reg[27]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/e[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_gen/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK24MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK24MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_blue[8].  Did not re-place instance dvid_1/shift_blue_reg[8]
INFO: [Physopt 32-702] Processed net dvid_1/shift_blue[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_eng_1280_720B/clock_x5pixel_unbuffered. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_red[9]_i_2_n_0.  Did not re-place instance dvid_1/shift_red[9]_i_2
INFO: [Physopt 32-702] Processed net dvid_1/shift_red[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_red[9]_i_1_n_0.  Did not re-place instance dvid_1/shift_red[9]_i_1
INFO: [Physopt 32-702] Processed net dvid_1/shift_red[9]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dvid_1/shift_clock_reg_n_0_[9].  Did not re-place instance dvid_1/shift_clock_reg[9]
INFO: [Physopt 32-702] Processed net dvid_1/shift_clock_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.937 | TNS=-41.673 |
Phase 4 Critical Path Optimization | Checksum: 12a935e99

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7840 ; free virtual = 12895
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7841 ; free virtual = 12896
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.937 | TNS=-41.673 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.303  |          3.640  |            3  |              0  |                    11  |           0  |           2  |  00:00:05  |
|  Total          |          0.303  |          3.640  |            3  |              0  |                    11  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7841 ; free virtual = 12896
Ending Physical Synthesis Task | Checksum: 18720face

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7841 ; free virtual = 12896
INFO: [Common 17-83] Releasing license: Implementation
253 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7842 ; free virtual = 12897
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2851.867 ; gain = 0.000 ; free physical = 7838 ; free virtual = 12895
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/HDMI_unit/HDMI_unit.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c4dc19d0 ConstDB: 0 ShapeSum: 191971e1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: caf97f21

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2932.941 ; gain = 16.008 ; free physical = 7741 ; free virtual = 12796
Post Restoration Checksum: NetGraph: 667cfeb5 NumContArr: 647c806c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: caf97f21

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2932.941 ; gain = 16.008 ; free physical = 7742 ; free virtual = 12797

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: caf97f21

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2932.941 ; gain = 16.008 ; free physical = 7708 ; free virtual = 12764

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: caf97f21

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2932.941 ; gain = 16.008 ; free physical = 7708 ; free virtual = 12764
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 166b6f936

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2932.941 ; gain = 16.008 ; free physical = 7700 ; free virtual = 12756
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.778 | TNS=-35.989| WHS=-1.578 | THS=-94.013|

Phase 2 Router Initialization | Checksum: 10d7be0c0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2932.941 ; gain = 16.008 ; free physical = 7700 ; free virtual = 12756

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 418
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 418
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1022d989f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2932.941 ; gain = 16.008 ; free physical = 7696 ; free virtual = 12752
INFO: [Route 35-580] Design has 72 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |   clock_pixel_unbuffered |                                                                       dvid_1/TDMS_encoder_blue/e_reg[2]/D|
|              sys_clk_pin |   clock_pixel_unbuffered |                                                                       dvid_1/TDMS_encoder_blue/e_reg[4]/D|
|              sys_clk_pin |   clock_pixel_unbuffered |                                                                       dvid_1/TDMS_encoder_blue/e_reg[0]/D|
|              sys_clk_pin |   clock_pixel_unbuffered |                                                                  dvid_1/TDMS_encoder_red/dc_bias_reg[3]/D|
|              sys_clk_pin |   clock_pixel_unbuffered |                                                                      dvid_1/TDMS_encoder_green/e_reg[3]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 320
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.386 | TNS=-283.178| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c9f00e18

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7660 ; free virtual = 12716

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.479 | TNS=-284.989| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c0ebca3e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7662 ; free virtual = 12718
Phase 4 Rip-up And Reroute | Checksum: 1c0ebca3e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7662 ; free virtual = 12718

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1872f36a6

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7662 ; free virtual = 12718
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.386 | TNS=-282.285| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17dcf360a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7663 ; free virtual = 12719

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17dcf360a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7663 ; free virtual = 12719
Phase 5 Delay and Skew Optimization | Checksum: 17dcf360a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7663 ; free virtual = 12719

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b0b71bb0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7662 ; free virtual = 12718
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.386 | TNS=-282.298| WHS=0.079  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b0b71bb0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7662 ; free virtual = 12718
Phase 6 Post Hold Fix | Checksum: 1b0b71bb0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7662 ; free virtual = 12718

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.595472 %
  Global Horizontal Routing Utilization  = 0.505986 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 117c481a6

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7662 ; free virtual = 12718

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117c481a6

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7660 ; free virtual = 12716

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10b69b8fb

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7660 ; free virtual = 12716

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.386 | TNS=-282.298| WHS=0.079  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 10b69b8fb

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7660 ; free virtual = 12716
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3049.922 ; gain = 132.988 ; free physical = 7712 ; free virtual = 12768

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 3049.922 ; gain = 198.055 ; free physical = 7712 ; free virtual = 12768
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3057.926 ; gain = 0.000 ; free physical = 7709 ; free virtual = 12766
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/HDMI_unit/HDMI_unit.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/HDMI_unit/HDMI_unit.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/HDMI_unit/HDMI_unit.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
284 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 09:10:14 2022...
