#!/bin/bash

iverilog -g2001 -osimv -s simple_fsm_bench /home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/simple_fsm/simple_fsm_bench.v /home/debjitjdv/Work/NYU/LLM-Verilog-Synthesis/evaluation/all_results_codegen_16B_ft_n15/intermediate4/examples-codegen_16B-tmp_0.7/example7.v 