Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun 16 14:24:16 2023
| Host         : DESKTOP-52MIN3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file song_timing_summary_routed.rpt -pb song_timing_summary_routed.pb -rpx song_timing_summary_routed.rpx -warn_on_violation
| Design       : song
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    9           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: custom_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.419        0.000                      0                   83        0.261        0.000                      0                   83        3.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.419        0.000                      0                   83        0.261        0.000                      0                   83        3.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.727ns (37.311%)  route 2.902ns (62.689%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.345ns = ( 13.345 - 8.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.757     5.831    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     6.349 r  counter_reg[12]/Q
                         net (fo=3, routed)           1.007     7.356    counter_reg_n_0_[12]
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.480 r  counter[0]_i_4/O
                         net (fo=38, routed)          1.340     8.820    counter[0]_i_4_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     8.944 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.555     9.498    p_0_out[7]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.902 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.902    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.019 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.019    counter_reg[12]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.136    counter_reg[16]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.459 r  counter_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.459    counter[18]
    SLICE_X10Y8          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.580    13.345    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.460    13.805    
                         clock uncertainty           -0.035    13.769    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)        0.109    13.878    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.623ns (35.870%)  route 2.902ns (64.130%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.345ns = ( 13.345 - 8.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.757     5.831    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     6.349 r  counter_reg[12]/Q
                         net (fo=3, routed)           1.007     7.356    counter_reg_n_0_[12]
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.480 r  counter[0]_i_4/O
                         net (fo=38, routed)          1.340     8.820    counter[0]_i_4_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     8.944 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.555     9.498    p_0_out[7]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.902 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.902    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.019 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.019    counter_reg[12]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.136    counter_reg[16]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.355 r  counter_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.355    counter[17]
    SLICE_X10Y8          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.580    13.345    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.460    13.805    
                         clock uncertainty           -0.035    13.769    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)        0.109    13.878    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 1.610ns (35.685%)  route 2.902ns (64.315%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.345ns = ( 13.345 - 8.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.757     5.831    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     6.349 r  counter_reg[12]/Q
                         net (fo=3, routed)           1.007     7.356    counter_reg_n_0_[12]
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.480 r  counter[0]_i_4/O
                         net (fo=38, routed)          1.340     8.820    counter[0]_i_4_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     8.944 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.555     9.498    p_0_out[7]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.902 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.902    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.019 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.019    counter_reg[12]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.342 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.342    counter[14]
    SLICE_X10Y7          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.580    13.345    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.460    13.805    
                         clock uncertainty           -0.035    13.769    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)        0.109    13.878    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.602ns (35.571%)  route 2.902ns (64.429%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.345ns = ( 13.345 - 8.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.757     5.831    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     6.349 r  counter_reg[12]/Q
                         net (fo=3, routed)           1.007     7.356    counter_reg_n_0_[12]
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.480 r  counter[0]_i_4/O
                         net (fo=38, routed)          1.340     8.820    counter[0]_i_4_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     8.944 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.555     9.498    p_0_out[7]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.902 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.902    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.019 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.019    counter_reg[12]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.334 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.334    counter[16]
    SLICE_X10Y7          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.580    13.345    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.460    13.805    
                         clock uncertainty           -0.035    13.769    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)        0.109    13.878    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.526ns (34.465%)  route 2.902ns (65.535%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.345ns = ( 13.345 - 8.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.757     5.831    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     6.349 r  counter_reg[12]/Q
                         net (fo=3, routed)           1.007     7.356    counter_reg_n_0_[12]
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.480 r  counter[0]_i_4/O
                         net (fo=38, routed)          1.340     8.820    counter[0]_i_4_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     8.944 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.555     9.498    p_0_out[7]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.902 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.902    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.019 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.019    counter_reg[12]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.258 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.258    counter[15]
    SLICE_X10Y7          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.580    13.345    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.460    13.805    
                         clock uncertainty           -0.035    13.769    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)        0.109    13.878    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.506ns (34.168%)  route 2.902ns (65.832%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.345ns = ( 13.345 - 8.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.757     5.831    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     6.349 r  counter_reg[12]/Q
                         net (fo=3, routed)           1.007     7.356    counter_reg_n_0_[12]
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.480 r  counter[0]_i_4/O
                         net (fo=38, routed)          1.340     8.820    counter[0]_i_4_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     8.944 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.555     9.498    p_0_out[7]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.902 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.902    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.019 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.019    counter_reg[12]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.238 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.238    counter[13]
    SLICE_X10Y7          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.580    13.345    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.460    13.805    
                         clock uncertainty           -0.035    13.769    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)        0.109    13.878    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.493ns (33.973%)  route 2.902ns (66.027%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 13.346 - 8.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.757     5.831    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     6.349 r  counter_reg[12]/Q
                         net (fo=3, routed)           1.007     7.356    counter_reg_n_0_[12]
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.480 r  counter[0]_i_4/O
                         net (fo=38, routed)          1.340     8.820    counter[0]_i_4_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     8.944 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.555     9.498    p_0_out[7]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.902 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.902    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.225 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.225    counter[10]
    SLICE_X10Y6          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.581    13.346    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.485    13.831    
                         clock uncertainty           -0.035    13.795    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)        0.109    13.904    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.485ns (33.853%)  route 2.902ns (66.147%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 13.346 - 8.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.757     5.831    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     6.349 r  counter_reg[12]/Q
                         net (fo=3, routed)           1.007     7.356    counter_reg_n_0_[12]
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.480 r  counter[0]_i_4/O
                         net (fo=38, routed)          1.340     8.820    counter[0]_i_4_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     8.944 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.555     9.498    p_0_out[7]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.902 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.902    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.217 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.217    counter[12]
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.581    13.346    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.485    13.831    
                         clock uncertainty           -0.035    13.795    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)        0.109    13.904    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.409ns (32.686%)  route 2.902ns (67.314%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 13.346 - 8.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.757     5.831    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     6.349 r  counter_reg[12]/Q
                         net (fo=3, routed)           1.007     7.356    counter_reg_n_0_[12]
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.480 r  counter[0]_i_4/O
                         net (fo=38, routed)          1.340     8.820    counter[0]_i_4_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     8.944 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.555     9.498    p_0_out[7]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.902 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.902    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.141 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.141    counter[11]
    SLICE_X10Y6          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.581    13.346    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.485    13.831    
                         clock uncertainty           -0.035    13.795    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)        0.109    13.904    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.389ns (32.373%)  route 2.902ns (67.627%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 13.346 - 8.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.757     5.831    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     6.349 r  counter_reg[12]/Q
                         net (fo=3, routed)           1.007     7.356    counter_reg_n_0_[12]
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.480 r  counter[0]_i_4/O
                         net (fo=38, routed)          1.340     8.820    counter[0]_i_4_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     8.944 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.555     9.498    p_0_out[7]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.902 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.902    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.121 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.121    counter[9]
    SLICE_X10Y6          FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.581    13.346    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.485    13.831    
                         clock uncertainty           -0.035    13.795    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)        0.109    13.904    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  3.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_note_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.624     1.710    clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  counter_note_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  counter_note_reg[16]/Q
                         net (fo=2, routed)           0.117     1.968    counter_note[16]
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.076 r  counter_note_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.076    p_1_in[16]
    SLICE_X7Y8           FDRE                                         r  counter_note_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.893     2.235    clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  counter_note_reg[16]/C
                         clock pessimism             -0.525     1.710    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.105     1.815    counter_note_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_note_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.624     1.710    clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  counter_note_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  counter_note_reg[12]/Q
                         net (fo=2, routed)           0.117     1.968    counter_note[12]
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.076 r  counter_note_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.076    p_1_in[12]
    SLICE_X7Y7           FDRE                                         r  counter_note_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.893     2.235    clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  counter_note_reg[12]/C
                         clock pessimism             -0.525     1.710    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.105     1.815    counter_note_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_note_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.625     1.711    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  counter_note_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.852 r  counter_note_reg[4]/Q
                         net (fo=2, routed)           0.117     1.969    counter_note[4]
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.077 r  counter_note_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.077    p_1_in[4]
    SLICE_X7Y5           FDRE                                         r  counter_note_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.894     2.236    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  counter_note_reg[4]/C
                         clock pessimism             -0.525     1.711    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.105     1.816    counter_note_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_note_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.623     1.709    clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  counter_note_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.850 r  counter_note_reg[28]/Q
                         net (fo=2, routed)           0.117     1.967    counter_note[28]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.075 r  counter_note_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.075    p_1_in[28]
    SLICE_X7Y11          FDRE                                         r  counter_note_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.892     2.234    clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  counter_note_reg[28]/C
                         clock pessimism             -0.525     1.709    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.105     1.814    counter_note_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_note_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.623     1.709    clk_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  counter_note_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.850 r  counter_note_reg[24]/Q
                         net (fo=2, routed)           0.119     1.969    counter_note[24]
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.077 r  counter_note_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.077    p_1_in[24]
    SLICE_X7Y10          FDRE                                         r  counter_note_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.892     2.234    clk_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  counter_note_reg[24]/C
                         clock pessimism             -0.525     1.709    
    SLICE_X7Y10          FDRE (Hold_fdre_C_D)         0.105     1.814    counter_note_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_note_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.625     1.711    clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  counter_note_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.852 r  counter_note_reg[8]/Q
                         net (fo=2, routed)           0.120     1.972    counter_note[8]
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.080 r  counter_note_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.080    p_1_in[8]
    SLICE_X7Y6           FDRE                                         r  counter_note_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.894     2.236    clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  counter_note_reg[8]/C
                         clock pessimism             -0.525     1.711    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.105     1.816    counter_note_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_note_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.624     1.710    clk_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  counter_note_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  counter_note_reg[20]/Q
                         net (fo=2, routed)           0.120     1.971    counter_note[20]
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.079 r  counter_note_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.079    p_1_in[20]
    SLICE_X7Y9           FDRE                                         r  counter_note_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.893     2.235    clk_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  counter_note_reg[20]/C
                         clock pessimism             -0.525     1.710    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.105     1.815    counter_note_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 speaker_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            speaker_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.681    clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  speaker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.845 r  speaker_reg/Q
                         net (fo=2, routed)           0.177     2.023    speaker_OBUF
    SLICE_X8Y8           LUT5 (Prop_lut5_I4_O)        0.045     2.068 r  speaker_i_1/O
                         net (fo=1, routed)           0.000     2.068    speaker_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  speaker_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.864     2.206    clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  speaker_reg/C
                         clock pessimism             -0.525     1.681    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.120     1.801    speaker_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_note_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.624     1.710    clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  counter_note_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  counter_note_reg[13]/Q
                         net (fo=2, routed)           0.116     1.967    counter_note[13]
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.082 r  counter_note_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.082    p_1_in[13]
    SLICE_X7Y8           FDRE                                         r  counter_note_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.893     2.235    clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  counter_note_reg[13]/C
                         clock pessimism             -0.525     1.710    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.105     1.815    counter_note_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_note_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.624     1.710    clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  counter_note_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.851 r  counter_note_reg[9]/Q
                         net (fo=2, routed)           0.116     1.967    counter_note[9]
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.082 r  counter_note_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.082    p_1_in[9]
    SLICE_X7Y7           FDRE                                         r  counter_note_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.893     2.235    clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  counter_note_reg[9]/C
                         clock pessimism             -0.525     1.710    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.105     1.815    counter_note_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X6Y8      counter_note_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X7Y7      counter_note_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X7Y7      counter_note_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X7Y7      counter_note_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X7Y8      counter_note_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X7Y8      counter_note_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X7Y8      counter_note_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X7Y8      counter_note_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X7Y9      counter_note_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y8      counter_note_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y8      counter_note_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y7      counter_note_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y7      counter_note_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y7      counter_note_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y7      counter_note_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y7      counter_note_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y7      counter_note_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y8      counter_note_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y8      counter_note_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y8      counter_note_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y8      counter_note_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y7      counter_note_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y7      counter_note_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y7      counter_note_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y7      counter_note_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y7      counter_note_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y7      counter_note_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y8      counter_note_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y8      counter_note_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg_rep/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.602ns  (logic 0.937ns (26.012%)  route 2.665ns (73.988%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  note_reg[5]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.689     0.689 f  note_reg[5]/Q
                         net (fo=3, routed)           0.882     1.571    note_reg[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.124     1.695 r  note_reg_rep_i_11/O
                         net (fo=2, routed)           0.899     2.594    note_reg_rep_i_11_n_0
    SLICE_X8Y4           LUT3 (Prop_lut3_I1_O)        0.124     2.718 r  note_reg_rep_i_2/O
                         net (fo=2, routed)           0.884     3.602    note_reg_rep_i_2_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  note_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg_rep/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.336ns  (logic 0.961ns (28.810%)  route 2.375ns (71.190%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  note_reg[5]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.689     0.689 f  note_reg[5]/Q
                         net (fo=3, routed)           0.882     1.571    note_reg[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.124     1.695 r  note_reg_rep_i_11/O
                         net (fo=2, routed)           0.899     2.594    note_reg_rep_i_11_n_0
    SLICE_X8Y4           LUT2 (Prop_lut2_I0_O)        0.148     2.742 r  note_reg_rep_i_3/O
                         net (fo=2, routed)           0.593     3.336    note_reg_rep_i_3_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  note_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.199ns  (logic 0.937ns (29.291%)  route 2.262ns (70.709%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  note_reg[5]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.689     0.689 f  note_reg[5]/Q
                         net (fo=3, routed)           0.882     1.571    note_reg[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.124     1.695 r  note_reg_rep_i_11/O
                         net (fo=2, routed)           0.899     2.594    note_reg_rep_i_11_n_0
    SLICE_X8Y4           LUT3 (Prop_lut3_I1_O)        0.124     2.718 r  note_reg_rep_i_2/O
                         net (fo=2, routed)           0.481     3.199    note_reg_rep_i_2_n_0
    SLICE_X8Y4           FDRE                                         r  note_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.140ns  (logic 0.961ns (30.602%)  route 2.179ns (69.398%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  note_reg[5]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.689     0.689 f  note_reg[5]/Q
                         net (fo=3, routed)           0.882     1.571    note_reg[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.124     1.695 r  note_reg_rep_i_11/O
                         net (fo=2, routed)           0.899     2.594    note_reg_rep_i_11_n_0
    SLICE_X8Y4           LUT2 (Prop_lut2_I0_O)        0.148     2.742 r  note_reg_rep_i_3/O
                         net (fo=2, routed)           0.398     3.140    note_reg_rep_i_3_n_0
    SLICE_X8Y4           FDRE                                         r  note_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg_rep/REGCEAREGCE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.051ns  (logic 0.937ns (30.715%)  route 2.114ns (69.285%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  note_reg[3]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.689     0.689 r  note_reg[3]/Q
                         net (fo=5, routed)           0.841     1.530    note_reg[3]
    SLICE_X8Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.654 r  note_reg_rep_i_10/O
                         net (fo=1, routed)           0.656     2.310    note_reg_rep_i_10_n_0
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.124     2.434 r  note_reg_rep_i_1/O
                         net (fo=1, routed)           0.616     3.051    clkdivider
    RAMB18_X0Y2          RAMB18E1                                     r  note_reg_rep/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg_rep/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.884ns  (logic 0.813ns (28.189%)  route 2.071ns (71.811%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  note_reg[1]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.689     0.689 r  note_reg[1]/Q
                         net (fo=7, routed)           1.296     1.985    note_reg[1]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.124     2.109 r  note_reg_rep_i_6/O
                         net (fo=2, routed)           0.775     2.884    note_reg_rep_i_6_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  note_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.765ns  (logic 0.839ns (30.348%)  route 1.926ns (69.652%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  note_reg[1]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.689     0.689 r  note_reg[1]/Q
                         net (fo=7, routed)           1.296     1.985    note_reg[1]
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.150     2.135 r  note_reg_rep_i_5/O
                         net (fo=2, routed)           0.629     2.765    note_reg_rep_i_5_n_0
    SLICE_X8Y5           FDRE                                         r  note_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg_rep/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.749ns  (logic 0.839ns (30.518%)  route 1.910ns (69.482%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  note_reg[1]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.689     0.689 r  note_reg[1]/Q
                         net (fo=7, routed)           1.296     1.985    note_reg[1]
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.150     2.135 r  note_reg_rep_i_5/O
                         net (fo=2, routed)           0.614     2.749    note_reg_rep_i_5_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  note_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg_rep/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.459ns  (logic 0.813ns (33.060%)  route 1.646ns (66.940%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  note_reg[5]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.689     0.689 r  note_reg[5]/Q
                         net (fo=3, routed)           0.901     1.590    note_reg[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.124     1.714 r  note_reg_rep_i_4/O
                         net (fo=2, routed)           0.745     2.459    note_reg_rep_i_4_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  note_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.451ns  (logic 0.813ns (33.175%)  route 1.638ns (66.825%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  note_reg[1]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.689     0.689 r  note_reg[1]/Q
                         net (fo=7, routed)           1.296     1.985    note_reg[1]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.124     2.109 r  note_reg_rep_i_6/O
                         net (fo=2, routed)           0.341     2.451    note_reg_rep_i_6_n_0
    SLICE_X8Y5           FDRE                                         r  note_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.260ns (59.737%)  route 0.175ns (40.263%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  note_reg[1]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  note_reg[1]/Q
                         net (fo=7, routed)           0.175     0.392    note_reg[1]
    SLICE_X8Y5           LUT3 (Prop_lut3_I0_O)        0.043     0.435 r  note_reg_rep_i_7/O
                         net (fo=2, routed)           0.000     0.435    note_reg_rep_i_7_n_0
    SLICE_X8Y5           FDRE                                         r  note_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.262ns (49.132%)  route 0.271ns (50.868%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  note_reg[1]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  note_reg[1]/Q
                         net (fo=7, routed)           0.147     0.364    note_reg[1]
    SLICE_X8Y4           LUT6 (Prop_lut6_I3_O)        0.045     0.409 r  note_reg_rep_i_4/O
                         net (fo=2, routed)           0.124     0.533    note_reg_rep_i_4_n_0
    SLICE_X8Y4           FDRE                                         r  note_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.262ns (47.851%)  route 0.286ns (52.149%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  note_reg[3]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  note_reg[3]/Q
                         net (fo=5, routed)           0.165     0.382    note_reg[3]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.045     0.427 r  note_reg_rep_i_6/O
                         net (fo=2, routed)           0.120     0.548    note_reg_rep_i_6_n_0
    SLICE_X8Y5           FDRE                                         r  note_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.265ns (47.909%)  route 0.288ns (52.091%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  note_reg[6]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  note_reg[6]/Q
                         net (fo=3, routed)           0.153     0.370    note_reg[6]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.048     0.418 r  note_reg_rep_i_3/O
                         net (fo=2, routed)           0.135     0.553    note_reg_rep_i_3_n_0
    SLICE_X8Y4           FDRE                                         r  note_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.262ns (46.354%)  route 0.303ns (53.646%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  note_reg[1]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  note_reg[1]/Q
                         net (fo=7, routed)           0.175     0.392    note_reg[1]
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.437 r  note_reg_rep_i_8/O
                         net (fo=2, routed)           0.128     0.565    note_reg_rep_i_8_n_0
    SLICE_X8Y5           FDRE                                         r  note_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.262ns (45.983%)  route 0.308ns (54.017%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  note_reg[6]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  note_reg[6]/Q
                         net (fo=3, routed)           0.153     0.370    note_reg[6]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.045     0.415 r  note_reg_rep_i_2/O
                         net (fo=2, routed)           0.155     0.570    note_reg_rep_i_2_n_0
    SLICE_X8Y4           FDRE                                         r  note_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.265ns (45.003%)  route 0.324ns (54.997%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  note_reg[0]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.217     0.217 f  note_reg[0]/Q
                         net (fo=8, routed)           0.106     0.323    note_reg[0]
    SLICE_X9Y4           LUT1 (Prop_lut1_I0_O)        0.048     0.371 r  note_reg_rep_i_9/O
                         net (fo=2, routed)           0.217     0.589    note_reg_rep_i_9_n_0
    SLICE_X8Y4           FDRE                                         r  note_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg_rep/REGCEAREGCE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.262ns (41.739%)  route 0.366ns (58.261%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  note_reg[0]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  note_reg[0]/Q
                         net (fo=8, routed)           0.106     0.323    note_reg[0]
    SLICE_X9Y4           LUT3 (Prop_lut3_I1_O)        0.045     0.368 r  note_reg_rep_i_1/O
                         net (fo=1, routed)           0.259     0.628    clkdivider
    RAMB18_X0Y2          RAMB18E1                                     r  note_reg_rep/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg_rep/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.265ns (41.119%)  route 0.379ns (58.881%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  note_reg[6]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  note_reg[6]/Q
                         net (fo=3, routed)           0.153     0.370    note_reg[6]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.048     0.418 r  note_reg_rep_i_3/O
                         net (fo=2, routed)           0.226     0.644    note_reg_rep_i_3_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  note_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg_rep/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.260ns (40.119%)  route 0.388ns (59.881%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  note_reg[1]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  note_reg[1]/Q
                         net (fo=7, routed)           0.175     0.392    note_reg[1]
    SLICE_X8Y5           LUT3 (Prop_lut3_I0_O)        0.043     0.435 r  note_reg_rep_i_7/O
                         net (fo=2, routed)           0.213     0.648    note_reg_rep_i_7_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  note_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speaker_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            speaker
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.241ns  (logic 4.106ns (65.788%)  route 2.135ns (34.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.755     5.829    clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  speaker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518     6.347 r  speaker_reg/Q
                         net (fo=2, routed)           2.135     8.482    speaker_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.588    12.070 r  speaker_OBUF_inst/O
                         net (fo=0)                   0.000    12.070    speaker
    Y11                                                               r  speaker (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speaker_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            speaker
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.452ns (72.019%)  route 0.564ns (27.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.681    clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  speaker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.845 r  speaker_reg/Q
                         net (fo=2, routed)           0.564     2.409    speaker_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.288     3.698 r  speaker_OBUF_inst/O
                         net (fo=0)                   0.000     3.698    speaker
    Y11                                                               r  speaker (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 2.472ns (60.432%)  route 1.619ns (39.568%))
  Logic Levels:           7  (CARRY4=5 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.053     1.053 r  note_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.026     2.079    note_reg_rep_n_14
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     2.203 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.593     2.796    p_0_out[1]
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     3.417 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    counter_reg[4]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.534    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.651    counter_reg[12]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.768 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.768    counter_reg[16]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.091 r  counter_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.091    counter[18]
    SLICE_X10Y8          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.580     5.345    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  counter_reg[18]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.987ns  (logic 2.368ns (59.400%)  route 1.619ns (40.600%))
  Logic Levels:           7  (CARRY4=5 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.053     1.053 r  note_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.026     2.079    note_reg_rep_n_14
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     2.203 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.593     2.796    p_0_out[1]
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     3.417 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    counter_reg[4]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.534    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.651    counter_reg[12]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.768 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.768    counter_reg[16]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.987 r  counter_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.987    counter[17]
    SLICE_X10Y8          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.580     5.345    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  counter_reg[17]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.974ns  (logic 2.355ns (59.267%)  route 1.619ns (40.733%))
  Logic Levels:           6  (CARRY4=4 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.053     1.053 r  note_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.026     2.079    note_reg_rep_n_14
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     2.203 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.593     2.796    p_0_out[1]
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     3.417 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    counter_reg[4]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.534    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.651    counter_reg[12]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.974 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.974    counter[14]
    SLICE_X10Y7          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.580     5.345    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  counter_reg[14]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 2.347ns (59.185%)  route 1.619ns (40.815%))
  Logic Levels:           6  (CARRY4=4 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.053     1.053 r  note_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.026     2.079    note_reg_rep_n_14
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     2.203 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.593     2.796    p_0_out[1]
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     3.417 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    counter_reg[4]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.534    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.651    counter_reg[12]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.966 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.966    counter[16]
    SLICE_X10Y7          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.580     5.345    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  counter_reg[16]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.890ns  (logic 2.271ns (58.387%)  route 1.619ns (41.613%))
  Logic Levels:           6  (CARRY4=4 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.053     1.053 r  note_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.026     2.079    note_reg_rep_n_14
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     2.203 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.593     2.796    p_0_out[1]
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     3.417 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    counter_reg[4]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.534    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.651    counter_reg[12]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.890 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.890    counter[15]
    SLICE_X10Y7          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.580     5.345    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  counter_reg[15]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.870ns  (logic 2.251ns (58.172%)  route 1.619ns (41.828%))
  Logic Levels:           6  (CARRY4=4 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.053     1.053 r  note_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.026     2.079    note_reg_rep_n_14
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     2.203 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.593     2.796    p_0_out[1]
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     3.417 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    counter_reg[4]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.534    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.651    counter_reg[12]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.870 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.870    counter[13]
    SLICE_X10Y7          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.580     5.345    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  counter_reg[13]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.857ns  (logic 2.238ns (58.031%)  route 1.619ns (41.969%))
  Logic Levels:           5  (CARRY4=3 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.053     1.053 r  note_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.026     2.079    note_reg_rep_n_14
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     2.203 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.593     2.796    p_0_out[1]
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     3.417 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    counter_reg[4]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.534    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.857 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.857    counter[10]
    SLICE_X10Y6          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.581     5.346    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[10]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.849ns  (logic 2.230ns (57.944%)  route 1.619ns (42.056%))
  Logic Levels:           5  (CARRY4=3 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.053     1.053 r  note_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.026     2.079    note_reg_rep_n_14
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     2.203 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.593     2.796    p_0_out[1]
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     3.417 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    counter_reg[4]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.534    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.849 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.849    counter[12]
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.581     5.346    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 2.154ns (57.097%)  route 1.619ns (42.903%))
  Logic Levels:           5  (CARRY4=3 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.053     1.053 r  note_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.026     2.079    note_reg_rep_n_14
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     2.203 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.593     2.796    p_0_out[1]
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     3.417 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    counter_reg[4]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.534    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.773 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.773    counter[11]
    SLICE_X10Y6          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.581     5.346    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[11]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.753ns  (logic 2.134ns (56.868%)  route 1.619ns (43.132%))
  Logic Levels:           5  (CARRY4=3 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.053     1.053 r  note_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.026     2.079    note_reg_rep_n_14
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     2.203 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.593     2.796    p_0_out[1]
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     3.417 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    counter_reg[4]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.534    counter_reg[8]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.753 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.753    counter[9]
    SLICE_X10Y6          FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.581     5.346    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.366ns (64.045%)  route 0.205ns (35.955%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.257     0.257 f  note_reg_rep/DOADO[12]
                         net (fo=2, routed)           0.205     0.462    note_reg_rep_n_3
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.045     0.507 r  counter[12]_i_6/O
                         net (fo=1, routed)           0.000     0.507    counter[12]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.571 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.571    counter[12]
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     2.207    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[12]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.368ns (59.524%)  route 0.250ns (40.476%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.257     0.257 f  note_reg_rep/DOADO[6]
                         net (fo=2, routed)           0.250     0.507    note_reg_rep_n_9
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.552 r  counter[8]_i_8/O
                         net (fo=1, routed)           0.000     0.552    counter[8]_i_8_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.618 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.618    counter[6]
    SLICE_X10Y5          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     2.207    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  counter_reg[6]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.367ns (59.113%)  route 0.254ns (40.887%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.257     0.257 f  note_reg_rep/DOADO[11]
                         net (fo=2, routed)           0.254     0.511    note_reg_rep_n_4
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.045     0.556 r  counter[12]_i_7/O
                         net (fo=1, routed)           0.000     0.556    counter[12]_i_7_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.621 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.621    counter[11]
    SLICE_X10Y6          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     2.207    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[11]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.368ns (59.054%)  route 0.255ns (40.946%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.257     0.257 f  note_reg_rep/DOADO[14]
                         net (fo=2, routed)           0.255     0.512    note_reg_rep_n_1
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.045     0.557 r  counter[16]_i_8/O
                         net (fo=1, routed)           0.000     0.557    counter[16]_i_8_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.623 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.623    counter[14]
    SLICE_X10Y7          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.864     2.206    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  counter_reg[14]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.368ns (58.573%)  route 0.260ns (41.427%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.257     0.257 f  note_reg_rep/DOADO[2]
                         net (fo=2, routed)           0.260     0.517    note_reg_rep_n_13
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.045     0.562 r  counter[4]_i_9/O
                         net (fo=1, routed)           0.000     0.562    counter[4]_i_9_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.628 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.628    counter[2]
    SLICE_X10Y4          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     2.207    clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.366ns (58.032%)  route 0.265ns (41.968%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.257     0.257 f  note_reg_rep/DOADO[4]
                         net (fo=2, routed)           0.265     0.522    note_reg_rep_n_11
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.045     0.567 r  counter[4]_i_7/O
                         net (fo=1, routed)           0.000     0.567    counter[4]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.631 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.631    counter[4]
    SLICE_X10Y4          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     2.207    clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  counter_reg[4]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.372ns (58.649%)  route 0.262ns (41.351%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.257     0.257 f  note_reg_rep/DOADO[5]
                         net (fo=2, routed)           0.262     0.519    note_reg_rep_n_10
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.564 r  counter[8]_i_9/O
                         net (fo=1, routed)           0.000     0.564    counter[8]_i_9_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.634 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.634    counter[5]
    SLICE_X10Y5          FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     2.207    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  counter_reg[5]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.367ns (56.294%)  route 0.285ns (43.706%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.257     0.257 f  note_reg_rep/DOADO[7]
                         net (fo=2, routed)           0.285     0.542    note_reg_rep_n_8
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.587 r  counter[8]_i_7/O
                         net (fo=1, routed)           0.000     0.587    counter[8]_i_7_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.652 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.652    counter[7]
    SLICE_X10Y5          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     2.207    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  counter_reg[7]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.372ns (56.762%)  route 0.283ns (43.238%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.257     0.257 f  note_reg_rep/DOADO[9]
                         net (fo=2, routed)           0.283     0.540    note_reg_rep_n_6
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.045     0.585 r  counter[12]_i_9/O
                         net (fo=1, routed)           0.000     0.585    counter[12]_i_9_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.655 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.655    counter[9]
    SLICE_X10Y6          FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     2.207    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  counter_reg[9]/C

Slack:                    inf
  Source:                 note_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.302ns (45.817%)  route 0.357ns (54.183%))
  Logic Levels:           2  (LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1                     0.000     0.000 r  note_reg_rep/CLKARDCLK
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.257     0.257 f  note_reg_rep/DOADO[0]
                         net (fo=2, routed)           0.357     0.614    note_reg_rep_n_15
    SLICE_X9Y5           LUT6 (Prop_lut6_I0_O)        0.045     0.659 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.659    counter[0]
    SLICE_X9Y5           FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     2.207    clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  counter_reg[0]/C





