# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"full_adder_tb_func_impl.v" \
"../../../../../../FullAdder/FullAdder.srcs/sources_1/new/TestBench.v" \

# Do not sort compile order
nosort
