$date
	Mon Sep 18 16:15:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module srFF_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # r $end
$var reg 1 $ reset $end
$var reg 1 % s $end
$scope module srFFq $end
$var wire 1 " clk $end
$var wire 1 # r $end
$var wire 1 $ reset $end
$var wire 1 % s $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
1"
x!
$end
#10
0$
#20
0"
#30
1%
#40
1"
#50
1#
0%
#60
0!
0"
#70
1%
#80
1"
#90
1$
0#
0%
#100
0"
#110
0$
#120
1"
