vhdl work "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Chapter_2/pro2_2_dff_nand/pro2_2_dff_nand.srcs/sources_1/new/dff_nand.vhd"
vhdl work "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Chapter_2/pro2_2_dff_nand/pro2_2_dff_nand.srcs/sim_1/new/dff_nand_simulation.vhd"
verilog work "D:/vivado/Vivado/2013.3/data/verilog/src/glbl.v"
