/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [7:0] _03_;
  reg [3:0] _04_;
  wire [2:0] _05_;
  reg [18:0] _06_;
  reg [13:0] _07_;
  reg [4:0] _08_;
  reg [4:0] _09_;
  reg [5:0] _10_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [16:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [15:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_25z;
  wire [20:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire [11:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [17:0] celloutsig_0_44z;
  wire [14:0] celloutsig_0_45z;
  wire [9:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_50z;
  wire [4:0] celloutsig_0_58z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [7:0] celloutsig_0_71z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [26:0] celloutsig_1_0z;
  wire [31:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_25z[4] | celloutsig_0_4z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[0] | celloutsig_1_1z[11]);
  assign celloutsig_0_8z = ~(_01_ | celloutsig_0_1z);
  assign celloutsig_0_75z = celloutsig_0_71z[0] | celloutsig_0_41z[11];
  assign celloutsig_1_9z = celloutsig_1_5z | celloutsig_1_1z[1];
  assign celloutsig_1_19z = celloutsig_1_9z | celloutsig_1_17z[5];
  assign celloutsig_0_19z = _02_ | celloutsig_0_16z[3];
  reg [2:0] _18_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 3'h0;
    else _18_ <= { _03_[4], _00_, _03_[2] };
  assign { _01_, _05_[1], _02_ } = _18_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 4'h0;
    else _04_ <= celloutsig_0_46z[6:3];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 19'h00000;
    else _06_ <= { celloutsig_1_0z[17:3], celloutsig_1_2z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 14'h0000;
    else _07_ <= { _06_[14:10], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_7z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 5'h00;
    else _08_ <= celloutsig_0_12z[5:1];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 5'h00;
    else _09_ <= _08_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 6'h00;
    else _10_ <= { celloutsig_0_16z[4:1], celloutsig_0_10z, celloutsig_0_10z };
  reg [7:0] _25_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _25_ <= 8'h00;
    else _25_ <= in_data[38:31];
  assign { _03_[7:4], _00_, _03_[2:0] } = _25_;
  assign celloutsig_0_0z = in_data[54:48] & in_data[47:41];
  assign celloutsig_0_39z = celloutsig_0_22z[3:0] & { celloutsig_0_30z[1], celloutsig_0_33z, celloutsig_0_29z, celloutsig_0_8z };
  assign celloutsig_0_71z = { celloutsig_0_58z[4:1], celloutsig_0_39z } & { celloutsig_0_2z[7:3], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_61z };
  assign celloutsig_0_11z = { celloutsig_0_5z[6:4], celloutsig_0_8z, _01_, _05_[1], _02_, celloutsig_0_9z } & celloutsig_0_2z[7:0];
  assign celloutsig_0_20z = { celloutsig_0_2z[6:0], celloutsig_0_8z } & { _03_[7:4], _00_, _03_[2:1], celloutsig_0_9z };
  assign celloutsig_0_23z = { in_data[91], _09_, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z } & { celloutsig_0_20z[4], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_28z = { celloutsig_0_27z[4:1], celloutsig_0_4z } & celloutsig_0_20z[7:3];
  assign celloutsig_0_44z = { _01_, _05_[1], celloutsig_0_7z, celloutsig_0_43z } / { 1'h1, celloutsig_0_41z[10:0], celloutsig_0_4z, celloutsig_0_28z };
  assign celloutsig_0_7z = { in_data[23:16], celloutsig_0_0z } / { 1'h1, _03_[4], _00_, _03_[2], _01_, _05_[1], _02_, celloutsig_0_5z };
  assign celloutsig_1_11z = { celloutsig_1_1z[12:3], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z } / { 1'h1, _06_[13:5], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_26z = { celloutsig_0_23z[5:0], celloutsig_0_7z } / { 1'h1, _00_, _03_[2:0], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_10z = { in_data[49:47], celloutsig_0_0z } > { celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_0z[6:1] % { 1'h1, in_data[18:14] };
  assign celloutsig_1_1z = in_data[177:165] % { 1'h1, celloutsig_1_0z[18:7] };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_5z } % { 1'h1, in_data[118:116], celloutsig_1_3z };
  assign celloutsig_0_22z = { _03_[7:5], _01_, _05_[1], _02_ } % { 1'h1, celloutsig_0_20z[5:1] };
  assign celloutsig_0_27z = { celloutsig_0_21z[5], celloutsig_0_22z, celloutsig_0_4z } % { 1'h1, celloutsig_0_11z[5:1], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_5z = { _03_[6:4], _00_, _03_[2:0], celloutsig_0_1z } * celloutsig_0_2z[8:1];
  assign celloutsig_1_6z = celloutsig_1_0z[13:10] * { celloutsig_1_2z[2:0], celloutsig_1_3z };
  assign celloutsig_1_12z = celloutsig_1_6z * celloutsig_1_0z[12:9];
  assign celloutsig_0_30z = { celloutsig_0_0z[4:3], _01_, _05_[1], _02_ } * celloutsig_0_26z[18:14];
  assign celloutsig_0_58z = - celloutsig_0_50z[5:1];
  assign celloutsig_1_14z = - celloutsig_1_7z[4:2];
  assign celloutsig_0_2z = - in_data[19:11];
  assign celloutsig_0_46z = ~ { celloutsig_0_11z[4:0], celloutsig_0_37z };
  assign celloutsig_1_8z = ~ { celloutsig_1_0z[24:23], celloutsig_1_5z };
  assign celloutsig_0_12z = ~ celloutsig_0_7z[14:8];
  assign celloutsig_0_16z = ~ celloutsig_0_12z[5:0];
  assign celloutsig_0_21z = ~ { celloutsig_0_12z[6:3], _09_, _03_[7:4], _00_, _03_[2:0] };
  assign celloutsig_0_4z = ~^ celloutsig_0_0z[4:1];
  assign celloutsig_0_9z = ~^ { celloutsig_0_2z[5:0], _03_[7:4], _00_, _03_[2:0], _01_, _05_[1], _02_, celloutsig_0_8z };
  assign celloutsig_0_13z = ~^ { _03_[4], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_1z = ~^ in_data[67:50];
  assign celloutsig_0_17z = ~^ { celloutsig_0_11z[4:2], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z, _08_, celloutsig_0_5z, _03_[7:4], _00_, _03_[2:0], celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_37z = { celloutsig_0_28z[3:0], celloutsig_0_9z } <<< celloutsig_0_28z;
  assign celloutsig_0_38z = { celloutsig_0_20z[3:1], celloutsig_0_19z, celloutsig_0_13z } <<< celloutsig_0_16z[4:0];
  assign celloutsig_0_41z = { celloutsig_0_32z, celloutsig_0_32z } <<< { celloutsig_0_5z, celloutsig_0_39z };
  assign celloutsig_0_50z = { celloutsig_0_25z[4], celloutsig_0_11z } <<< celloutsig_0_41z[11:3];
  assign celloutsig_1_0z = in_data[139:113] <<< in_data[147:121];
  assign celloutsig_1_17z = { celloutsig_1_6z[3:2], celloutsig_1_7z } <<< { _07_[4:2], celloutsig_1_12z };
  assign celloutsig_0_45z = { _10_[3], celloutsig_0_32z, celloutsig_0_20z } - { celloutsig_0_44z[13:0], celloutsig_0_13z };
  assign celloutsig_1_18z = { _06_[11:0], celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_5z } - { _06_[11:5], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_25z = celloutsig_0_23z[12:3] - { _10_[4:0], _08_ };
  assign celloutsig_1_2z = celloutsig_1_1z[4:1] ~^ celloutsig_1_1z[10:7];
  assign celloutsig_0_61z = ~((celloutsig_0_30z[3] & celloutsig_0_1z) | celloutsig_0_45z[9]);
  assign celloutsig_1_5z = ~((_06_[14] & celloutsig_1_0z[1]) | celloutsig_1_3z);
  assign celloutsig_0_29z = ~((celloutsig_0_9z & celloutsig_0_22z[4]) | _02_);
  assign celloutsig_0_43z = ~((celloutsig_0_12z[1] & celloutsig_0_33z) | (celloutsig_0_38z[0] & celloutsig_0_23z[9]));
  assign celloutsig_0_74z = ~((_04_[3] & _08_[1]) | (celloutsig_0_17z & celloutsig_0_13z));
  assign celloutsig_1_16z = ~((celloutsig_1_3z & _06_[16]) | (celloutsig_1_11z[12] & celloutsig_1_0z[3]));
  assign celloutsig_0_14z = ~((celloutsig_0_12z[4] & celloutsig_0_8z) | (celloutsig_0_7z[14] & _03_[4]));
  assign _03_[3] = _00_;
  assign { _05_[2], _05_[0] } = { _01_, _02_ };
  assign { out_data[142:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
