<html><pre><h2>
The Evolution of the Sperry Univac 1100
Series: A His tory, Analysis, and Projection</h2><div>Snippet 1:<p>The 1100 series <b>hardware</b> architecture <br>is based on a 36-bit word, ones complement structure <br>which obtains one operand from storage and one from <br>a high-speed register, or two operands from high-speed <br>registers </p></div><div>Snippet 2:<p>The 1100 Operating <b>System</b> is designed <br>to support a symmetrical multiprocessor configuration <br>simultaneously providing multiprogrammed batch, <br>timesharing, and transaction environments </p></div></pre></html>