{
  "family": "ESP32-S3",
  "architecture": "arm-cortex-m3",
  "vendor": "ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.",
  "mcus": {
    "ESP32-S3": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "CRYPTO": {
          "instances": [
            {
              "name": "AES",
              "base": "0x6003A000"
            },
            {
              "name": "HMAC",
              "base": "0x6003E000"
            },
            {
              "name": "RSA",
              "base": "0x6003C000",
              "irq": 76
            },
            {
              "name": "SHA",
              "base": "0x6003B000",
              "irq": 77
            },
            {
              "name": "XTS_AES",
              "base": "0x600CC000"
            }
          ],
          "registers": {
            "KEY_%s": {
              "offset": "0x00",
              "size": 32,
              "description": "AES key register %s"
            },
            "TEXT_IN_%s": {
              "offset": "0x20",
              "size": 32,
              "description": "Source data register %s"
            },
            "TEXT_OUT_%s": {
              "offset": "0x30",
              "size": 32,
              "description": "Result data register %s"
            },
            "MODE": {
              "offset": "0x40",
              "size": 32,
              "description": "AES Mode register"
            },
            "TRIGGER": {
              "offset": "0x48",
              "size": 32,
              "description": "AES trigger register"
            },
            "STATE": {
              "offset": "0x4C",
              "size": 32,
              "description": "AES state register"
            },
            "IV_MEM[%s]": {
              "offset": "0x50",
              "size": 8,
              "description": "The memory that stores initialization vector"
            },
            "H_MEM[%s]": {
              "offset": "0x60",
              "size": 8,
              "description": "The memory that stores GCM hash subkey"
            },
            "J0_MEM[%s]": {
              "offset": "0x70",
              "size": 8,
              "description": "The memory that stores J0"
            },
            "T0_MEM[%s]": {
              "offset": "0x80",
              "size": 8,
              "description": "The memory that stores T0"
            },
            "DMA_ENABLE": {
              "offset": "0x90",
              "size": 32,
              "description": "AES accelerator working mode register"
            },
            "BLOCK_MODE": {
              "offset": "0x94",
              "size": 32,
              "description": "AES cipher block mode register"
            },
            "BLOCK_NUM": {
              "offset": "0x98",
              "size": 32,
              "description": "AES block number register"
            },
            "INC_SEL": {
              "offset": "0x9C",
              "size": 32,
              "description": "Standard incrementing function configure register"
            },
            "AAD_BLOCK_NUM": {
              "offset": "0xA0",
              "size": 32,
              "description": "Additional Authential Data block number register"
            },
            "REMAINDER_BIT_NUM": {
              "offset": "0xA4",
              "size": 32,
              "description": "AES remainder bit number register"
            },
            "CONTINUE": {
              "offset": "0xA8",
              "size": 32,
              "description": "AES continue register"
            },
            "INT_CLR": {
              "offset": "0xAC",
              "size": 32,
              "description": "AES Interrupt clear register"
            },
            "INT_ENA": {
              "offset": "0xB0",
              "size": 32,
              "description": "DMA-AES Interrupt enable register"
            },
            "DATE": {
              "offset": "0xB4",
              "size": 32,
              "description": "AES version control register"
            },
            "DMA_EXIT": {
              "offset": "0xB8",
              "size": 32,
              "description": "AES-DMA exit config"
            }
          },
          "bits": {
            "KEY_%s": {
              "KEY": {
                "bit": 0,
                "description": "Stores AES keys.",
                "width": 32
              }
            },
            "TEXT_IN_%s": {
              "TEXT_IN": {
                "bit": 0,
                "description": "Stores the source data when the AES accelerator operates in the Typical AES working mode.",
                "width": 32
              }
            },
            "TEXT_OUT_%s": {
              "TEXT_OUT": {
                "bit": 0,
                "description": "Stores the result data when the AES accelerator operates in the Typical AES working mode.",
                "width": 32
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "Defines the key length and the encryption/decryption of the AES accelerator.",
                "width": 3
              }
            },
            "TRIGGER": {
              "TRIGGER": {
                "bit": 0,
                "description": "Set this bit to 1 to start AES calculation."
              }
            },
            "STATE": {
              "STATE": {
                "bit": 0,
                "description": "Stores the working status of the AES accelerator. For typical AES, 0: idle, 1: busy. For DMA-AES, 0: idle, 1: busy, 2: calculation_done.",
                "width": 2
              }
            },
            "DMA_ENABLE": {
              "DMA_ENABLE": {
                "bit": 0,
                "description": "Defines the working mode of the AES accelerator. 1'b0: typical AES working mode, 1'b1: DMA-AES working mode."
              }
            },
            "BLOCK_MODE": {
              "BLOCK_MODE": {
                "bit": 0,
                "description": "Defines the block cipher mode of the AES accelerator operating under the DMA-AES working mode. 0x0: ECB, 0x1: CBC, 0x2: OFB, 0x3: CTR, 0x4: CFB-8, 0x5: CFB-128, 0x6: reserved, 0x7: reserved.",
                "width": 3
              }
            },
            "BLOCK_NUM": {
              "BLOCK_NUM": {
                "bit": 0,
                "description": "Stores the Block Number of plaintext or ciphertext when the AES accelerator operates under the DMA-AES working mode.",
                "width": 32
              }
            },
            "INC_SEL": {
              "INC_SEL": {
                "bit": 0,
                "description": "Defines the Standard Incrementing Function for CTR block operation. Set this bit to 0 or 1 to choose INC32 or INC128."
              }
            },
            "AAD_BLOCK_NUM": {
              "AAD_BLOCK_NUM": {
                "bit": 0,
                "description": "Those bits stores the number of AAD block.",
                "width": 32
              }
            },
            "REMAINDER_BIT_NUM": {
              "REMAINDER_BIT_NUM": {
                "bit": 0,
                "description": "Those bits stores the number of remainder bit.",
                "width": 7
              }
            },
            "CONTINUE": {
              "CONTINUE": {
                "bit": 0,
                "description": "Set this bit to 1 to continue GCM operation."
              }
            },
            "INT_CLR": {
              "INT_CLEAR": {
                "bit": 0,
                "description": "Set this bit to 1 to clear AES interrupt."
              }
            },
            "INT_ENA": {
              "INT_ENA": {
                "bit": 0,
                "description": "Set this bit to 1 to enable AES interrupt and 0 to disable interrupt. This field is only effective for DMA-AES operation."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This bits stores the version information of AES.",
                "width": 30
              }
            },
            "DMA_EXIT": {
              "DMA_EXIT": {
                "bit": 0,
                "description": "Set this bit to 1 to exit AES operation. This field is only effective for DMA-AES operation."
              }
            }
          }
        },
        "APB": {
          "instances": [
            {
              "name": "APB_CTRL",
              "base": "0x60026000"
            }
          ],
          "registers": {
            "SYSCLK_CONF": {
              "offset": "0x00",
              "size": 32,
              "description": "******* Description ***********"
            },
            "TICK_CONF": {
              "offset": "0x04",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CLK_OUT_EN": {
              "offset": "0x08",
              "size": 32,
              "description": "******* Description ***********"
            },
            "WIFI_BB_CFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "WIFI_BB_CFG_2": {
              "offset": "0x10",
              "size": 32,
              "description": "******* Description ***********"
            },
            "WIFI_CLK_EN": {
              "offset": "0x14",
              "size": 32,
              "description": "******* Description ***********"
            },
            "WIFI_RST_EN": {
              "offset": "0x18",
              "size": 32,
              "description": "******* Description ***********"
            },
            "HOST_INF_SEL": {
              "offset": "0x1C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "EXT_MEM_PMS_LOCK": {
              "offset": "0x20",
              "size": 32,
              "description": "******* Description ***********"
            },
            "EXT_MEM_WRITEBACK_BYPASS": {
              "offset": "0x24",
              "size": 32,
              "description": "******* Description ***********"
            },
            "FLASH_ACE0_ATTR": {
              "offset": "0x28",
              "size": 32,
              "description": "******* Description ***********"
            },
            "FLASH_ACE1_ATTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "FLASH_ACE2_ATTR": {
              "offset": "0x30",
              "size": 32,
              "description": "******* Description ***********"
            },
            "FLASH_ACE3_ATTR": {
              "offset": "0x34",
              "size": 32,
              "description": "******* Description ***********"
            },
            "FLASH_ACE0_ADDR": {
              "offset": "0x38",
              "size": 32,
              "description": "******* Description ***********"
            },
            "FLASH_ACE1_ADDR": {
              "offset": "0x3C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "FLASH_ACE2_ADDR": {
              "offset": "0x40",
              "size": 32,
              "description": "******* Description ***********"
            },
            "FLASH_ACE3_ADDR": {
              "offset": "0x44",
              "size": 32,
              "description": "******* Description ***********"
            },
            "FLASH_ACE0_SIZE": {
              "offset": "0x48",
              "size": 32,
              "description": "******* Description ***********"
            },
            "FLASH_ACE1_SIZE": {
              "offset": "0x4C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "FLASH_ACE2_SIZE": {
              "offset": "0x50",
              "size": 32,
              "description": "******* Description ***********"
            },
            "FLASH_ACE3_SIZE": {
              "offset": "0x54",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SRAM_ACE0_ATTR": {
              "offset": "0x58",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SRAM_ACE1_ATTR": {
              "offset": "0x5C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SRAM_ACE2_ATTR": {
              "offset": "0x60",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SRAM_ACE3_ATTR": {
              "offset": "0x64",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SRAM_ACE0_ADDR": {
              "offset": "0x68",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SRAM_ACE1_ADDR": {
              "offset": "0x6C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SRAM_ACE2_ADDR": {
              "offset": "0x70",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SRAM_ACE3_ADDR": {
              "offset": "0x74",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SRAM_ACE0_SIZE": {
              "offset": "0x78",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SRAM_ACE1_SIZE": {
              "offset": "0x7C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SRAM_ACE2_SIZE": {
              "offset": "0x80",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SRAM_ACE3_SIZE": {
              "offset": "0x84",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SPI_MEM_PMS_CTRL": {
              "offset": "0x88",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SPI_MEM_REJECT_ADDR": {
              "offset": "0x8C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SDIO_CTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "******* Description ***********"
            },
            "REDCY_SIG0": {
              "offset": "0x94",
              "size": 32,
              "description": "******* Description ***********"
            },
            "REDCY_SIG1": {
              "offset": "0x98",
              "size": 32,
              "description": "******* Description ***********"
            },
            "FRONT_END_MEM_PD": {
              "offset": "0x9C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SPI_MEM_ECC_CTRL": {
              "offset": "0xA0",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CLKGATE_FORCE_ON": {
              "offset": "0xA8",
              "size": 32,
              "description": "******* Description ***********"
            },
            "MEM_POWER_DOWN": {
              "offset": "0xAC",
              "size": 32,
              "description": "******* Description ***********"
            },
            "MEM_POWER_UP": {
              "offset": "0xB0",
              "size": 32,
              "description": "******* Description ***********"
            },
            "RETENTION_CTRL": {
              "offset": "0xB4",
              "size": 32,
              "description": "******* Description ***********"
            },
            "RETENTION_CTRL1": {
              "offset": "0xB8",
              "size": 32,
              "description": "******* Description ***********"
            },
            "RETENTION_CTRL2": {
              "offset": "0xBC",
              "size": 32,
              "description": "******* Description ***********"
            },
            "RETENTION_CTRL3": {
              "offset": "0xC0",
              "size": 32,
              "description": "******* Description ***********"
            },
            "RETENTION_CTRL4": {
              "offset": "0xC4",
              "size": 32,
              "description": "******* Description ***********"
            },
            "RETENTION_CTRL5": {
              "offset": "0xC8",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "******* Description ***********"
            }
          },
          "bits": {
            "SYSCLK_CONF": {
              "PRE_DIV_CNT": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 10
              },
              "CLK_320M_EN": {
                "bit": 10,
                "description": "******* Description ***********"
              },
              "CLK_EN": {
                "bit": 11,
                "description": "******* Description ***********"
              },
              "RST_TICK_CNT": {
                "bit": 12,
                "description": "******* Description ***********"
              }
            },
            "TICK_CONF": {
              "XTAL_TICK_NUM": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 8
              },
              "CK8M_TICK_NUM": {
                "bit": 8,
                "description": "******* Description ***********",
                "width": 8
              },
              "TICK_ENABLE": {
                "bit": 16,
                "description": "******* Description ***********"
              }
            },
            "CLK_OUT_EN": {
              "CLK20_OEN": {
                "bit": 0,
                "description": "******* Description ***********"
              },
              "CLK22_OEN": {
                "bit": 1,
                "description": "******* Description ***********"
              },
              "CLK44_OEN": {
                "bit": 2,
                "description": "******* Description ***********"
              },
              "CLK_BB_OEN": {
                "bit": 3,
                "description": "******* Description ***********"
              },
              "CLK80_OEN": {
                "bit": 4,
                "description": "******* Description ***********"
              },
              "CLK160_OEN": {
                "bit": 5,
                "description": "******* Description ***********"
              },
              "CLK_320M_OEN": {
                "bit": 6,
                "description": "******* Description ***********"
              },
              "CLK_ADC_INF_OEN": {
                "bit": 7,
                "description": "******* Description ***********"
              },
              "CLK_DAC_CPU_OEN": {
                "bit": 8,
                "description": "******* Description ***********"
              },
              "CLK40X_BB_OEN": {
                "bit": 9,
                "description": "******* Description ***********"
              },
              "CLK_XTAL_OEN": {
                "bit": 10,
                "description": "******* Description ***********"
              }
            },
            "WIFI_BB_CFG": {
              "WIFI_BB_CFG": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "WIFI_BB_CFG_2": {
              "WIFI_BB_CFG_2": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "WIFI_CLK_EN": {
              "WIFI_CLK_EN": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "WIFI_RST_EN": {
              "WIFI_RST": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "HOST_INF_SEL": {
              "PERI_IO_SWAP": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 8
              }
            },
            "EXT_MEM_PMS_LOCK": {
              "EXT_MEM_PMS_LOCK": {
                "bit": 0,
                "description": "******* Description ***********"
              }
            },
            "EXT_MEM_WRITEBACK_BYPASS": {
              "WRITEBACK_BYPASS": {
                "bit": 0,
                "description": "Set 1 to bypass cache writeback request to external memory so that spi will not check its attribute."
              }
            },
            "FLASH_ACE0_ATTR": {
              "FLASH_ACE0_ATTR": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 9
              }
            },
            "FLASH_ACE1_ATTR": {
              "FLASH_ACE1_ATTR": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 9
              }
            },
            "FLASH_ACE2_ATTR": {
              "FLASH_ACE2_ATTR": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 9
              }
            },
            "FLASH_ACE3_ATTR": {
              "FLASH_ACE3_ATTR": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 9
              }
            },
            "FLASH_ACE0_ADDR": {
              "S": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "FLASH_ACE1_ADDR": {
              "S": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "FLASH_ACE2_ADDR": {
              "S": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "FLASH_ACE3_ADDR": {
              "S": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "FLASH_ACE0_SIZE": {
              "FLASH_ACE0_SIZE": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "FLASH_ACE1_SIZE": {
              "FLASH_ACE1_SIZE": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "FLASH_ACE2_SIZE": {
              "FLASH_ACE2_SIZE": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "FLASH_ACE3_SIZE": {
              "FLASH_ACE3_SIZE": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "SRAM_ACE0_ATTR": {
              "SRAM_ACE0_ATTR": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 9
              }
            },
            "SRAM_ACE1_ATTR": {
              "SRAM_ACE1_ATTR": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 9
              }
            },
            "SRAM_ACE2_ATTR": {
              "SRAM_ACE2_ATTR": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 9
              }
            },
            "SRAM_ACE3_ATTR": {
              "SRAM_ACE3_ATTR": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 9
              }
            },
            "SRAM_ACE0_ADDR": {
              "S": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "SRAM_ACE1_ADDR": {
              "S": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "SRAM_ACE2_ADDR": {
              "S": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "SRAM_ACE3_ADDR": {
              "S": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "SRAM_ACE0_SIZE": {
              "SRAM_ACE0_SIZE": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "SRAM_ACE1_SIZE": {
              "SRAM_ACE1_SIZE": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "SRAM_ACE2_SIZE": {
              "SRAM_ACE2_SIZE": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "SRAM_ACE3_SIZE": {
              "SRAM_ACE3_SIZE": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "SPI_MEM_PMS_CTRL": {
              "SPI_MEM_REJECT_INT": {
                "bit": 0,
                "description": "******* Description ***********"
              },
              "SPI_MEM_REJECT_CLR": {
                "bit": 1,
                "description": "******* Description ***********"
              },
              "SPI_MEM_REJECT_CDE": {
                "bit": 2,
                "description": "******* Description ***********",
                "width": 5
              }
            },
            "SPI_MEM_REJECT_ADDR": {
              "SPI_MEM_REJECT_ADDR": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "SDIO_CTRL": {
              "SDIO_WIN_ACCESS_EN": {
                "bit": 0,
                "description": "******* Description ***********"
              }
            },
            "REDCY_SIG0": {
              "REDCY_SIG0": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 31
              },
              "REDCY_ANDOR": {
                "bit": 31,
                "description": "******* Description ***********"
              }
            },
            "REDCY_SIG1": {
              "REDCY_SIG1": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 31
              },
              "REDCY_NANDOR": {
                "bit": 31,
                "description": "******* Description ***********"
              }
            },
            "FRONT_END_MEM_PD": {
              "AGC_MEM_FORCE_PU": {
                "bit": 0,
                "description": "******* Description ***********"
              },
              "AGC_MEM_FORCE_PD": {
                "bit": 1,
                "description": "******* Description ***********"
              },
              "PBUS_MEM_FORCE_PU": {
                "bit": 2,
                "description": "******* Description ***********"
              },
              "PBUS_MEM_FORCE_PD": {
                "bit": 3,
                "description": "******* Description ***********"
              },
              "DC_MEM_FORCE_PU": {
                "bit": 4,
                "description": "******* Description ***********"
              },
              "DC_MEM_FORCE_PD": {
                "bit": 5,
                "description": "******* Description ***********"
              },
              "FREQ_MEM_FORCE_PU": {
                "bit": 6,
                "description": "******* Description ***********"
              },
              "FREQ_MEM_FORCE_PD": {
                "bit": 7,
                "description": "******* Description ***********"
              }
            },
            "SPI_MEM_ECC_CTRL": {
              "FLASH_PAGE_SIZE": {
                "bit": 18,
                "description": "Set the page size of the used MSPI flash. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes.",
                "width": 2
              },
              "SRAM_PAGE_SIZE": {
                "bit": 20,
                "description": "Set the page size of the used MSPI external RAM. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes.",
                "width": 2
              }
            },
            "CLKGATE_FORCE_ON": {
              "ROM_CLKGATE_FORCE_ON": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 3
              },
              "SRAM_CLKGATE_FORCE_ON": {
                "bit": 3,
                "description": "******* Description ***********",
                "width": 11
              }
            },
            "MEM_POWER_DOWN": {
              "ROM_POWER_DOWN": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 3
              },
              "SRAM_POWER_DOWN": {
                "bit": 3,
                "description": "******* Description ***********",
                "width": 11
              }
            },
            "MEM_POWER_UP": {
              "ROM_POWER_UP": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 3
              },
              "SRAM_POWER_UP": {
                "bit": 3,
                "description": "******* Description ***********",
                "width": 11
              }
            },
            "RETENTION_CTRL": {
              "RETENTION_CPU_LINK_ADDR": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 27
              },
              "NOBYPASS_CPU_ISO_RST": {
                "bit": 27,
                "description": "******* Description ***********"
              }
            },
            "RETENTION_CTRL1": {
              "RETENTION_TAG_LINK_ADDR": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 27
              }
            },
            "RETENTION_CTRL2": {
              "RET_ICACHE_SIZE": {
                "bit": 4,
                "description": "******* Description ***********",
                "width": 8
              },
              "RET_ICACHE_VLD_SIZE": {
                "bit": 13,
                "description": "******* Description ***********",
                "width": 8
              },
              "RET_ICACHE_START_POINT": {
                "bit": 22,
                "description": "******* Description ***********",
                "width": 8
              },
              "RET_ICACHE_ENABLE": {
                "bit": 31,
                "description": "******* Description ***********"
              }
            },
            "RETENTION_CTRL3": {
              "RET_DCACHE_SIZE": {
                "bit": 4,
                "description": "******* Description ***********",
                "width": 9
              },
              "RET_DCACHE_VLD_SIZE": {
                "bit": 13,
                "description": "******* Description ***********",
                "width": 9
              },
              "RET_DCACHE_START_POINT": {
                "bit": 22,
                "description": "******* Description ***********",
                "width": 9
              },
              "RET_DCACHE_ENABLE": {
                "bit": 31,
                "description": "******* Description ***********"
              }
            },
            "RETENTION_CTRL4": {
              "RETENTION_INV_CFG": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 32
              }
            },
            "RETENTION_CTRL5": {
              "RETENTION_DISABLE": {
                "bit": 0,
                "description": "******* Description ***********"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Version control",
                "width": 32
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "APB_SARADC",
              "base": "0x60040000",
              "irq": 65
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "configure apb saradc controller"
            },
            "CTRL2": {
              "offset": "0x04",
              "size": 32,
              "description": "configure apb saradc controller"
            },
            "FILTER_CTRL1": {
              "offset": "0x08",
              "size": 32,
              "description": "configure saradc filter"
            },
            "FSM_WAIT": {
              "offset": "0x0C",
              "size": 32,
              "description": "configure apb saradc fsm"
            },
            "SAR1_STATUS": {
              "offset": "0x10",
              "size": 32,
              "description": "saradc1 status for debug"
            },
            "SAR2_STATUS": {
              "offset": "0x14",
              "size": 32,
              "description": "saradc2 status for debug"
            },
            "SAR1_PATT_TAB1": {
              "offset": "0x18",
              "size": 32,
              "description": "configure apb saradc pattern table"
            },
            "SAR1_PATT_TAB2": {
              "offset": "0x1C",
              "size": 32,
              "description": "configure apb saradc pattern table"
            },
            "SAR1_PATT_TAB3": {
              "offset": "0x20",
              "size": 32,
              "description": "configure apb saradc pattern table"
            },
            "SAR1_PATT_TAB4": {
              "offset": "0x24",
              "size": 32,
              "description": "configure apb saradc pattern table"
            },
            "SAR2_PATT_TAB1": {
              "offset": "0x28",
              "size": 32,
              "description": "configure apb saradc pattern table"
            },
            "SAR2_PATT_TAB2": {
              "offset": "0x2C",
              "size": 32,
              "description": "configure apb saradc pattern table"
            },
            "SAR2_PATT_TAB3": {
              "offset": "0x30",
              "size": 32,
              "description": "configure apb saradc pattern table"
            },
            "SAR2_PATT_TAB4": {
              "offset": "0x34",
              "size": 32,
              "description": "configure apb saradc pattern table"
            },
            "ARB_CTRL": {
              "offset": "0x38",
              "size": 32,
              "description": "configure apb saradc arbit"
            },
            "FILTER_CTRL0": {
              "offset": "0x3C",
              "size": 32,
              "description": "configure apb saradc arbit"
            },
            "APB_SARADC1_DATA_STATUS": {
              "offset": "0x40",
              "size": 32,
              "description": "get apb saradc sample data"
            },
            "THRES0_CTRL": {
              "offset": "0x44",
              "size": 32,
              "description": "configure apb saradc thres monitor"
            },
            "THRES1_CTRL": {
              "offset": "0x48",
              "size": 32,
              "description": "configure apb saradc thres monitor"
            },
            "THRES_CTRL": {
              "offset": "0x58",
              "size": 32,
              "description": "configure thres monitor enable"
            },
            "INT_ENA": {
              "offset": "0x5C",
              "size": 32,
              "description": "enable interrupt"
            },
            "INT_RAW": {
              "offset": "0x60",
              "size": 32,
              "description": "raw of interrupt"
            },
            "INT_ST": {
              "offset": "0x64",
              "size": 32,
              "description": "state of interrupt"
            },
            "INT_CLR": {
              "offset": "0x68",
              "size": 32,
              "description": "clear interrupt"
            },
            "DMA_CONF": {
              "offset": "0x6C",
              "size": 32,
              "description": "configure apb saradc dma"
            },
            "CLKM_CONF": {
              "offset": "0x70",
              "size": 32,
              "description": "configure apb saradc clock"
            },
            "APB_SARADC2_DATA_STATUS": {
              "offset": "0x78",
              "size": 32,
              "description": "get apb saradc2 sample data"
            },
            "APB_CTRL_DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "version"
            }
          },
          "bits": {
            "CTRL": {
              "SARADC_START_FORCE": {
                "bit": 0,
                "description": "enable start saradc by sw"
              },
              "SARADC_START": {
                "bit": 1,
                "description": "start saradc by sw"
              },
              "SARADC_WORK_MODE": {
                "bit": 3,
                "description": "0: single mode, 1: double mode, 2: alternate mode",
                "width": 2
              },
              "SARADC_SAR_SEL": {
                "bit": 5,
                "description": "0: SAR1, 1: SAR2, only work for single SAR mode"
              },
              "SARADC_SAR_CLK_GATED": {
                "bit": 6,
                "description": "enable SAR CLK gate when saradc idle"
              },
              "SARADC_SAR_CLK_DIV": {
                "bit": 7,
                "description": "SAR clock divider",
                "width": 8
              },
              "SARADC_SAR1_PATT_LEN": {
                "bit": 15,
                "description": "0 ~ 15 means length 1 ~ 16",
                "width": 4
              },
              "SARADC_SAR2_PATT_LEN": {
                "bit": 19,
                "description": "0 ~ 15 means length 1 ~ 16",
                "width": 4
              },
              "SARADC_SAR1_PATT_P_CLEAR": {
                "bit": 23,
                "description": "clear the pointer of pattern table for DIG ADC1 CTRL"
              },
              "SARADC_SAR2_PATT_P_CLEAR": {
                "bit": 24,
                "description": "clear the pointer of pattern table for DIG ADC2 CTRL"
              },
              "SARADC_DATA_SAR_SEL": {
                "bit": 25,
                "description": "1: sar_sel will be coded by the MSB of the 16-bit output data, in this case the resolution should not be larger than 11 bits."
              },
              "SARADC_DATA_TO_I2S": {
                "bit": 26,
                "description": "1: I2S input data is from SAR ADC (for DMA), 0: I2S input data is from GPIO matrix"
              },
              "SARADC_XPD_SAR_FORCE": {
                "bit": 27,
                "description": "force option to xpd sar blocks",
                "width": 2
              },
              "SARADC_WAIT_ARB_CYCLE": {
                "bit": 30,
                "description": "wait arbit signal stable after sar_done",
                "width": 2
              }
            },
            "CTRL2": {
              "SARADC_MEAS_NUM_LIMIT": {
                "bit": 0,
                "description": "enable apb saradc limit the sample num"
              },
              "SARADC_MAX_MEAS_NUM": {
                "bit": 1,
                "description": "max conversion number",
                "width": 8
              },
              "SARADC_SAR1_INV": {
                "bit": 9,
                "description": "1: data to DIG ADC1 CTRL is inverted, otherwise not"
              },
              "SARADC_SAR2_INV": {
                "bit": 10,
                "description": "1: data to DIG ADC2 CTRL is inverted, otherwise not"
              },
              "SARADC_TIMER_SEL": {
                "bit": 11,
                "description": "1: select saradc timer 0: i2s_ws trigger"
              },
              "SARADC_TIMER_TARGET": {
                "bit": 12,
                "description": "to set saradc timer target",
                "width": 12
              },
              "SARADC_TIMER_EN": {
                "bit": 24,
                "description": "to enable saradc timer trigger"
              }
            },
            "FILTER_CTRL1": {
              "FILTER_FACTOR1": {
                "bit": 26,
                "description": "apb saradc factor1",
                "width": 3
              },
              "FILTER_FACTOR0": {
                "bit": 29,
                "description": "apb saradc factor0",
                "width": 3
              }
            },
            "FSM_WAIT": {
              "SARADC_XPD_WAIT": {
                "bit": 0,
                "description": "the cycle which saradc controller in xpd state",
                "width": 8
              },
              "SARADC_RSTB_WAIT": {
                "bit": 8,
                "description": "the cycle which saradc controller in rst state",
                "width": 8
              },
              "SARADC_STANDBY_WAIT": {
                "bit": 16,
                "description": "the cycle which saradc controller in standby state",
                "width": 8
              }
            },
            "SAR1_STATUS": {
              "SARADC_SAR1_STATUS": {
                "bit": 0,
                "description": "saradc1 status",
                "width": 32
              }
            },
            "SAR2_STATUS": {
              "SARADC_SAR2_STATUS": {
                "bit": 0,
                "description": "saradc2 status",
                "width": 32
              }
            },
            "SAR1_PATT_TAB1": {
              "SARADC_SAR1_PATT_TAB1": {
                "bit": 0,
                "description": "item 0 ~ 3 for pattern table 1 (each item 6bit)",
                "width": 24
              }
            },
            "SAR1_PATT_TAB2": {
              "SARADC_SAR1_PATT_TAB2": {
                "bit": 0,
                "description": "Item 4 ~ 7 for pattern table 1 (each item 6bit)",
                "width": 24
              }
            },
            "SAR1_PATT_TAB3": {
              "SARADC_SAR1_PATT_TAB3": {
                "bit": 0,
                "description": "Item 8 ~ 11 for pattern table 1 (each item 6bit)",
                "width": 24
              }
            },
            "SAR1_PATT_TAB4": {
              "SARADC_SAR1_PATT_TAB4": {
                "bit": 0,
                "description": "Item 12 ~ 15 for pattern table 1 (each item 6bit)",
                "width": 24
              }
            },
            "SAR2_PATT_TAB1": {
              "SARADC_SAR2_PATT_TAB1": {
                "bit": 0,
                "description": "item 0 ~ 3 for pattern table 2 (each item 6bit)",
                "width": 24
              }
            },
            "SAR2_PATT_TAB2": {
              "SARADC_SAR2_PATT_TAB2": {
                "bit": 0,
                "description": "Item 4 ~ 7 for pattern table 2 (each item 6bit)",
                "width": 24
              }
            },
            "SAR2_PATT_TAB3": {
              "SARADC_SAR2_PATT_TAB3": {
                "bit": 0,
                "description": "Item 8 ~ 11 for pattern table 2 (each item 6bit)",
                "width": 24
              }
            },
            "SAR2_PATT_TAB4": {
              "SARADC_SAR2_PATT_TAB4": {
                "bit": 0,
                "description": "Item 12 ~ 15 for pattern table 2 (each item 6bit)",
                "width": 24
              }
            },
            "ARB_CTRL": {
              "ADC_ARB_APB_FORCE": {
                "bit": 2,
                "description": "adc2 arbiter force to enableapb controller"
              },
              "ADC_ARB_RTC_FORCE": {
                "bit": 3,
                "description": "adc2 arbiter force to enable rtc controller"
              },
              "ADC_ARB_WIFI_FORCE": {
                "bit": 4,
                "description": "adc2 arbiter force to enable wifi controller"
              },
              "ADC_ARB_GRANT_FORCE": {
                "bit": 5,
                "description": "adc2 arbiter force grant"
              },
              "ADC_ARB_APB_PRIORITY": {
                "bit": 6,
                "description": "Set adc2 arbiterapb priority",
                "width": 2
              },
              "ADC_ARB_RTC_PRIORITY": {
                "bit": 8,
                "description": "Set adc2 arbiter rtc priority",
                "width": 2
              },
              "ADC_ARB_WIFI_PRIORITY": {
                "bit": 10,
                "description": "Set adc2 arbiter wifi priority",
                "width": 2
              },
              "ADC_ARB_FIX_PRIORITY": {
                "bit": 12,
                "description": "adc2 arbiter uses fixed priority"
              }
            },
            "FILTER_CTRL0": {
              "FILTER_CHANNEL1": {
                "bit": 14,
                "description": "configure the filter1 channel",
                "width": 5
              },
              "FILTER_CHANNEL0": {
                "bit": 19,
                "description": "configure the filter0 channel",
                "width": 5
              },
              "FILTER_RESET": {
                "bit": 31,
                "description": "enable apb_adc1_filter"
              }
            },
            "APB_SARADC1_DATA_STATUS": {
              "APB_SARADC1_DATA": {
                "bit": 0,
                "description": "apbsaradc sample data",
                "width": 17
              }
            },
            "THRES0_CTRL": {
              "THRES0_CHANNEL": {
                "bit": 0,
                "description": "configure which channel thres0 monitor",
                "width": 5
              },
              "THRES0_HIGH": {
                "bit": 5,
                "description": "thres0 monitor high thres",
                "width": 13
              },
              "THRES0_LOW": {
                "bit": 18,
                "description": "thres0 monitor low thres",
                "width": 13
              }
            },
            "THRES1_CTRL": {
              "THRES1_CHANNEL": {
                "bit": 0,
                "description": "configure which channel thres0 monitor",
                "width": 5
              },
              "THRES1_HIGH": {
                "bit": 5,
                "description": "thres1 monitor high thres",
                "width": 13
              },
              "THRES1_LOW": {
                "bit": 18,
                "description": "thres1 monitor low thres",
                "width": 13
              }
            },
            "THRES_CTRL": {
              "THRES_ALL_EN": {
                "bit": 27,
                "description": "enable thres0 to monitor all channel"
              },
              "THRES3_EN": {
                "bit": 28,
                "description": "no public"
              },
              "THRES2_EN": {
                "bit": 29,
                "description": "no public"
              },
              "THRES1_EN": {
                "bit": 30,
                "description": "enable thres1"
              },
              "THRES0_EN": {
                "bit": 31,
                "description": "enable thres0"
              }
            },
            "INT_ENA": {
              "THRES1_LOW_INT_ENA": {
                "bit": 26,
                "description": "interrupt of thres1 low"
              },
              "THRES0_LOW_INT_ENA": {
                "bit": 27,
                "description": "interrupt of thres0 low"
              },
              "THRES1_HIGH_INT_ENA": {
                "bit": 28,
                "description": "interrupt of thres1 high"
              },
              "THRES0_HIGH_INT_ENA": {
                "bit": 29,
                "description": "interrupt of thres0 high"
              },
              "APB_SARADC2_DONE_INT_ENA": {
                "bit": 30,
                "description": "interrupt of sar2 done"
              },
              "APB_SARADC1_DONE_INT_ENA": {
                "bit": 31,
                "description": "interrupt of sar1 done"
              }
            },
            "INT_RAW": {
              "THRES1_LOW_INT_RAW": {
                "bit": 26,
                "description": "interrupt of thres1 low"
              },
              "THRES0_LOW_INT_RAW": {
                "bit": 27,
                "description": "interrupt of thres0 low"
              },
              "THRES1_HIGH_INT_RAW": {
                "bit": 28,
                "description": "interrupt of thres1 high"
              },
              "THRES0_HIGH_INT_RAW": {
                "bit": 29,
                "description": "interrupt of thres0 high"
              },
              "APB_SARADC2_DONE_INT_RAW": {
                "bit": 30,
                "description": "interrupt of sar2 done"
              },
              "APB_SARADC1_DONE_INT_RAW": {
                "bit": 31,
                "description": "interrupt of sar1 done"
              }
            },
            "INT_ST": {
              "THRES1_LOW_INT_ST": {
                "bit": 26,
                "description": "interrupt of thres1 low"
              },
              "THRES0_LOW_INT_ST": {
                "bit": 27,
                "description": "interrupt of thres0 low"
              },
              "THRES1_HIGH_INT_ST": {
                "bit": 28,
                "description": "interrupt of thres1 high"
              },
              "THRES0_HIGH_INT_ST": {
                "bit": 29,
                "description": "interrupt of thres0 high"
              },
              "APB_SARADC2_DONE_INT_ST": {
                "bit": 30,
                "description": "interrupt of sar2 done"
              },
              "APB_SARADC1_DONE_INT_ST": {
                "bit": 31,
                "description": "interrupt of sar1 done"
              }
            },
            "INT_CLR": {
              "THRES1_LOW_INT_CLR": {
                "bit": 26,
                "description": "interrupt of thres1 low"
              },
              "THRES0_LOW_INT_CLR": {
                "bit": 27,
                "description": "interrupt of thres0 low"
              },
              "THRES1_HIGH_INT_CLR": {
                "bit": 28,
                "description": "interrupt of thres1 high"
              },
              "THRES0_HIGH_INT_CLR": {
                "bit": 29,
                "description": "interrupt of thres0 high"
              },
              "APB_SARADC2_DONE_INT_CLR": {
                "bit": 30,
                "description": "interrupt of sar2 done"
              },
              "APB_SARADC1_DONE_INT_CLR": {
                "bit": 31,
                "description": "interrupt of sar1 done"
              }
            },
            "DMA_CONF": {
              "APB_ADC_EOF_NUM": {
                "bit": 0,
                "description": "the dma_in_suc_eof gen when sample cnt = spi_eof_num",
                "width": 16
              },
              "APB_ADC_RESET_FSM": {
                "bit": 30,
                "description": "reset_apb_adc_state"
              },
              "APB_ADC_TRANS": {
                "bit": 31,
                "description": "enable apb_adc use spi_dma"
              }
            },
            "CLKM_CONF": {
              "CLKM_DIV_NUM": {
                "bit": 0,
                "description": "Integral  clock divider value",
                "width": 8
              },
              "CLKM_DIV_B": {
                "bit": 8,
                "description": "Fractional clock divider numerator value",
                "width": 6
              },
              "CLKM_DIV_A": {
                "bit": 14,
                "description": "Fractional clock divider denominator value",
                "width": 6
              },
              "CLK_EN": {
                "bit": 20,
                "description": "no public"
              },
              "CLK_SEL": {
                "bit": 21,
                "description": "Set this bit to enable clk_apll",
                "width": 2
              }
            },
            "APB_SARADC2_DATA_STATUS": {
              "APB_SARADC2_DATA": {
                "bit": 0,
                "description": "apb saradc2 sample data",
                "width": 17
              }
            },
            "APB_CTRL_DATE": {
              "APB_CTRL_DATE": {
                "bit": 0,
                "description": "version",
                "width": 32
              }
            }
          }
        },
        "BB": {
          "instances": [
            {
              "name": "BB",
              "base": "0x6001D000"
            }
          ],
          "registers": {
            "BBPD_CTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "Baseband control register"
            }
          },
          "bits": {
            "BBPD_CTRL": {
              "DC_EST_FORCE_PD": {
                "bit": 0,
                "description": "DC_EST_FORCE_PD"
              },
              "DC_EST_FORCE_PU": {
                "bit": 1,
                "description": "DC_EST_FORCE_PU"
              },
              "FFT_FORCE_PD": {
                "bit": 2,
                "description": "FFT_FORCE_PD"
              },
              "FFT_FORCE_PU": {
                "bit": 3,
                "description": "FFT_FORCE_PU"
              }
            }
          }
        },
        "ASSIST": {
          "instances": [
            {
              "name": "ASSIST_DEBUG",
              "base": "0x600CE000",
              "irq": 83
            }
          ],
          "registers": {
            "CORE_0_MONTR_ENA": {
              "offset": "0x00",
              "size": 32,
              "description": "core0 monitor enable configuration register"
            },
            "CORE_0_INTR_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "core0 monitor interrupt status register"
            },
            "CORE_0_INTR_ENA": {
              "offset": "0x08",
              "size": 32,
              "description": "core0 monitor interrupt enable register"
            },
            "CORE_0_INTR_CLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "core0 monitor interrupt clr register"
            },
            "CORE_0_AREA_DRAM0_0_MIN": {
              "offset": "0x10",
              "size": 32,
              "description": "core0 dram0 region0 addr configuration register"
            },
            "CORE_0_AREA_DRAM0_0_MAX": {
              "offset": "0x14",
              "size": 32,
              "description": "core0 dram0 region0 addr configuration register"
            },
            "CORE_0_AREA_DRAM0_1_MIN": {
              "offset": "0x18",
              "size": 32,
              "description": "core0 dram0 region1 addr configuration register"
            },
            "CORE_0_AREA_DRAM0_1_MAX": {
              "offset": "0x1C",
              "size": 32,
              "description": "core0 dram0 region1 addr configuration register"
            },
            "CORE_0_AREA_PIF_0_MIN": {
              "offset": "0x20",
              "size": 32,
              "description": "core0 PIF region0 addr configuration register"
            },
            "CORE_0_AREA_PIF_0_MAX": {
              "offset": "0x24",
              "size": 32,
              "description": "core0 PIF region0 addr configuration register"
            },
            "CORE_0_AREA_PIF_1_MIN": {
              "offset": "0x28",
              "size": 32,
              "description": "core0 PIF region1 addr configuration register"
            },
            "CORE_0_AREA_PIF_1_MAX": {
              "offset": "0x2C",
              "size": 32,
              "description": "core0 PIF region1 addr configuration register"
            },
            "CORE_0_AREA_SP": {
              "offset": "0x30",
              "size": 32,
              "description": "core0 area sp status register"
            },
            "CORE_0_AREA_PC": {
              "offset": "0x34",
              "size": 32,
              "description": "core0 area pc status register"
            },
            "CORE_0_SP_UNSTABLE": {
              "offset": "0x38",
              "size": 32,
              "description": "core0 sp unstable configuration register"
            },
            "CORE_0_SP_MIN": {
              "offset": "0x3C",
              "size": 32,
              "description": "core0 sp region configuration regsiter"
            },
            "CORE_0_SP_MAX": {
              "offset": "0x40",
              "size": 32,
              "description": "core0 sp region configuration regsiter"
            },
            "CORE_0_SP_PC": {
              "offset": "0x44",
              "size": 32,
              "description": "core0 sp pc status register"
            },
            "CORE_0_RCD_PDEBUGENABLE": {
              "offset": "0x48",
              "size": 32,
              "description": "core0 pdebug configuration register"
            },
            "CORE_0_RCD_RECORDING": {
              "offset": "0x4C",
              "size": 32,
              "description": "core0 pdebug status register"
            },
            "CORE_0_RCD_PDEBUGINST": {
              "offset": "0x50",
              "size": 32,
              "description": "core0 pdebug status register"
            },
            "CORE_0_RCD_PDEBUGSTATUS": {
              "offset": "0x54",
              "size": 32,
              "description": "core0 pdebug status register"
            },
            "CORE_0_RCD_PDEBUGDATA": {
              "offset": "0x58",
              "size": 32,
              "description": "core0 pdebug status register"
            },
            "CORE_0_RCD_PDEBUGPC": {
              "offset": "0x5C",
              "size": 32,
              "description": "core0 pdebug status register"
            },
            "CORE_0_RCD_PDEBUGLS0STAT": {
              "offset": "0x60",
              "size": 32,
              "description": "core0 pdebug status register"
            },
            "CORE_0_RCD_PDEBUGLS0ADDR": {
              "offset": "0x64",
              "size": 32,
              "description": "core0 pdebug status register"
            },
            "CORE_0_RCD_PDEBUGLS0DATA": {
              "offset": "0x68",
              "size": 32,
              "description": "core0 pdebug status register"
            },
            "CORE_0_RCD_SP": {
              "offset": "0x6C",
              "size": 32,
              "description": "core0 pdebug status register"
            },
            "CORE_0_IRAM0_EXCEPTION_MONITOR_0": {
              "offset": "0x70",
              "size": 32,
              "description": "core0 bus busy status regsiter"
            },
            "CORE_0_IRAM0_EXCEPTION_MONITOR_1": {
              "offset": "0x74",
              "size": 32,
              "description": "core0 bus busy status regsiter"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_0": {
              "offset": "0x78",
              "size": 32,
              "description": "core0 bus busy status regsiter"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_1": {
              "offset": "0x7C",
              "size": 32,
              "description": "core0 bus busy status regsiter"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_2": {
              "offset": "0x80",
              "size": 32,
              "description": "core0 bus busy status regsiter"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_3": {
              "offset": "0x84",
              "size": 32,
              "description": "core0 bus busy status regsiter"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_4": {
              "offset": "0x88",
              "size": 32,
              "description": "core0 bus busy configuration regsiter"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_5": {
              "offset": "0x8C",
              "size": 32,
              "description": "core0 bus busy configuration regsiter"
            },
            "CORE_1_MONTR_ENA": {
              "offset": "0x90",
              "size": 32,
              "description": "Core1 monitor enable configuration register"
            },
            "CORE_1_INTR_RAW": {
              "offset": "0x94",
              "size": 32,
              "description": "Core1 monitor interrupt status register"
            },
            "CORE_1_INTR_ENA": {
              "offset": "0x98",
              "size": 32,
              "description": "Core1 monitor interrupt enable register"
            },
            "CORE_1_INTR_CLR": {
              "offset": "0x9C",
              "size": 32,
              "description": "Core1 monitor interrupt clr register"
            },
            "CORE_1_AREA_DRAM0_0_MIN": {
              "offset": "0xA0",
              "size": 32,
              "description": "Core1 dram0 region0 addr configuration register"
            },
            "CORE_1_AREA_DRAM0_0_MAX": {
              "offset": "0xA4",
              "size": 32,
              "description": "Core1 dram0 region0 addr configuration register"
            },
            "CORE_1_AREA_DRAM0_1_MIN": {
              "offset": "0xA8",
              "size": 32,
              "description": "Core1 dram0 region1 addr configuration register"
            },
            "CORE_1_AREA_DRAM0_1_MAX": {
              "offset": "0xAC",
              "size": 32,
              "description": "Core1 dram0 region1 addr configuration register"
            },
            "CORE_1_AREA_PIF_0_MIN": {
              "offset": "0xB0",
              "size": 32,
              "description": "Core1 PIF region0 addr configuration register"
            },
            "CORE_1_AREA_PIF_0_MAX": {
              "offset": "0xB4",
              "size": 32,
              "description": "Core1 PIF region0 addr configuration register"
            },
            "CORE_1_AREA_PIF_1_MIN": {
              "offset": "0xB8",
              "size": 32,
              "description": "Core1 PIF region1 addr configuration register"
            },
            "CORE_1_AREA_PIF_1_MAX": {
              "offset": "0xBC",
              "size": 32,
              "description": "Core1 PIF region1 addr configuration register"
            },
            "CORE_1_AREA_PC": {
              "offset": "0xC0",
              "size": 32,
              "description": "Core1 area sp status register"
            },
            "CORE_1_AREA_SP": {
              "offset": "0xC4",
              "size": 32,
              "description": "Core1 area pc status register"
            },
            "CORE_1_SP_UNSTABLE": {
              "offset": "0xC8",
              "size": 32,
              "description": "Core1 sp unstable configuration register"
            },
            "CORE_1_SP_MIN": {
              "offset": "0xCC",
              "size": 32,
              "description": "Core1 sp region configuration regsiter"
            },
            "CORE_1_SP_MAX": {
              "offset": "0xD0",
              "size": 32,
              "description": "Core1 sp region configuration regsiter"
            },
            "CORE_1_SP_PC": {
              "offset": "0xD4",
              "size": 32,
              "description": "Core1 sp pc status register"
            },
            "CORE_1_RCD_PDEBUGENABLE": {
              "offset": "0xD8",
              "size": 32,
              "description": "Core1 pdebug configuration register"
            },
            "CORE_1_RCD_RECORDING": {
              "offset": "0xDC",
              "size": 32,
              "description": "Core1 pdebug status register"
            },
            "CORE_1_RCD_PDEBUGINST": {
              "offset": "0xE0",
              "size": 32,
              "description": "Core1 pdebug status register"
            },
            "CORE_1_RCD_PDEBUGSTATUS": {
              "offset": "0xE4",
              "size": 32,
              "description": "Core1 pdebug status register"
            },
            "CORE_1_RCD_PDEBUGDATA": {
              "offset": "0xE8",
              "size": 32,
              "description": "Core1 pdebug status register"
            },
            "CORE_1_RCD_PDEBUGPC": {
              "offset": "0xEC",
              "size": 32,
              "description": "Core1 pdebug status register"
            },
            "CORE_1_RCD_PDEBUGLS0STAT": {
              "offset": "0xF0",
              "size": 32,
              "description": "Core1 pdebug status register"
            },
            "CORE_1_RCD_PDEBUGLS0ADDR": {
              "offset": "0xF4",
              "size": 32,
              "description": "Core1 pdebug status register"
            },
            "CORE_1_RCD_PDEBUGLS0DATA": {
              "offset": "0xF8",
              "size": 32,
              "description": "Core1 pdebug status register"
            },
            "CORE_1_RCD_SP": {
              "offset": "0xFC",
              "size": 32,
              "description": "Core1 pdebug status register"
            },
            "CORE_1_IRAM0_EXCEPTION_MONITOR_0": {
              "offset": "0x100",
              "size": 32,
              "description": "Core1 bus busy status regsiter"
            },
            "CORE_1_IRAM0_EXCEPTION_MONITOR_1": {
              "offset": "0x104",
              "size": 32,
              "description": "Core1 bus busy status regsiter"
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_0": {
              "offset": "0x108",
              "size": 32,
              "description": "Core1 bus busy status regsiter"
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_1": {
              "offset": "0x10C",
              "size": 32,
              "description": "Core1 bus busy status regsiter"
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_2": {
              "offset": "0x110",
              "size": 32,
              "description": "Core1 bus busy status regsiter"
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_3": {
              "offset": "0x114",
              "size": 32,
              "description": "Core1 bus busy status regsiter"
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_4": {
              "offset": "0x118",
              "size": 32,
              "description": "Core1 bus busy status regsiter"
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_5": {
              "offset": "0x11C",
              "size": 32,
              "description": "Core1 bus busy status regsiter"
            },
            "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0": {
              "offset": "0x120",
              "size": 32,
              "description": "bus busy configuration register"
            },
            "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1": {
              "offset": "0x124",
              "size": 32,
              "description": "bus busy configuration register"
            },
            "LOG_SETTING": {
              "offset": "0x128",
              "size": 32,
              "description": "log set register"
            },
            "LOG_DATA_0": {
              "offset": "0x12C",
              "size": 32,
              "description": "log check data register"
            },
            "LOG_DATA_1": {
              "offset": "0x130",
              "size": 32,
              "description": "log check data register"
            },
            "LOG_DATA_2": {
              "offset": "0x134",
              "size": 32,
              "description": "log check data register"
            },
            "LOG_DATA_3": {
              "offset": "0x138",
              "size": 32,
              "description": "log check data register"
            },
            "LOG_DATA_MASK": {
              "offset": "0x13C",
              "size": 32,
              "description": "log check data mask register"
            },
            "LOG_MIN": {
              "offset": "0x140",
              "size": 32,
              "description": "log check region configuration register"
            },
            "LOG_MAX": {
              "offset": "0x144",
              "size": 32,
              "description": "log check region configuration register"
            },
            "LOG_MEM_START": {
              "offset": "0x148",
              "size": 32,
              "description": "log mem region configuration register"
            },
            "LOG_MEM_END": {
              "offset": "0x14C",
              "size": 32,
              "description": "log mem region configuration register"
            },
            "LOG_MEM_WRITING_ADDR": {
              "offset": "0x150",
              "size": 32,
              "description": "log mem addr status register"
            },
            "LOG_MEM_FULL_FLAG": {
              "offset": "0x154",
              "size": 32,
              "description": "log mem status register"
            },
            "DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "version register"
            }
          },
          "bits": {
            "CORE_0_MONTR_ENA": {
              "CORE_0_AREA_DRAM0_0_RD_ENA": {
                "bit": 0,
                "description": "Core0 dram0 area0 read monitor enable"
              },
              "CORE_0_AREA_DRAM0_0_WR_ENA": {
                "bit": 1,
                "description": "Core0 dram0 area0 write monitor enable"
              },
              "CORE_0_AREA_DRAM0_1_RD_ENA": {
                "bit": 2,
                "description": "Core0 dram0 area1 read monitor enable"
              },
              "CORE_0_AREA_DRAM0_1_WR_ENA": {
                "bit": 3,
                "description": "Core0 dram0 area1 write monitor enable"
              },
              "CORE_0_AREA_PIF_0_RD_ENA": {
                "bit": 4,
                "description": "Core0 PIF area0 read monitor enable"
              },
              "CORE_0_AREA_PIF_0_WR_ENA": {
                "bit": 5,
                "description": "Core0 PIF area0 write monitor enable"
              },
              "CORE_0_AREA_PIF_1_RD_ENA": {
                "bit": 6,
                "description": "Core0 PIF area1 read monitor enable"
              },
              "CORE_0_AREA_PIF_1_WR_ENA": {
                "bit": 7,
                "description": "Core0 PIF area1 write monitor enable"
              },
              "CORE_0_SP_SPILL_MIN_ENA": {
                "bit": 8,
                "description": "Core0 stackpoint overflow monitor enable"
              },
              "CORE_0_SP_SPILL_MAX_ENA": {
                "bit": 9,
                "description": "Core0 stackpoint underflow monitor enable"
              },
              "CORE_0_IRAM0_EXCEPTION_MONITOR_ENA": {
                "bit": 10,
                "description": "IBUS busy monitor enable"
              },
              "CORE_0_DRAM0_EXCEPTION_MONITOR_ENA": {
                "bit": 11,
                "description": "DBUS busy monitor enbale"
              }
            },
            "CORE_0_INTR_RAW": {
              "CORE_0_AREA_DRAM0_0_RD_RAW": {
                "bit": 0,
                "description": "Core0 dram0 area0 read monitor interrupt status"
              },
              "CORE_0_AREA_DRAM0_0_WR_RAW": {
                "bit": 1,
                "description": "Core0 dram0 area0 write monitor interrupt status"
              },
              "CORE_0_AREA_DRAM0_1_RD_RAW": {
                "bit": 2,
                "description": "Core0 dram0 area1 read monitor interrupt status"
              },
              "CORE_0_AREA_DRAM0_1_WR_RAW": {
                "bit": 3,
                "description": "Core0 dram0 area1 write monitor interrupt status"
              },
              "CORE_0_AREA_PIF_0_RD_RAW": {
                "bit": 4,
                "description": "Core0 PIF area0 read monitor interrupt status"
              },
              "CORE_0_AREA_PIF_0_WR_RAW": {
                "bit": 5,
                "description": "Core0 PIF area0 write monitor interrupt status"
              },
              "CORE_0_AREA_PIF_1_RD_RAW": {
                "bit": 6,
                "description": "Core0 PIF area1 read monitor interrupt status"
              },
              "CORE_0_AREA_PIF_1_WR_RAW": {
                "bit": 7,
                "description": "Core0 PIF area1 write monitor interrupt status"
              },
              "CORE_0_SP_SPILL_MIN_RAW": {
                "bit": 8,
                "description": "Core0 stackpoint overflow monitor interrupt status"
              },
              "CORE_0_SP_SPILL_MAX_RAW": {
                "bit": 9,
                "description": "Core0 stackpoint underflow monitor interrupt status"
              },
              "CORE_0_IRAM0_EXCEPTION_MONITOR_RAW": {
                "bit": 10,
                "description": "IBUS busy monitor interrupt status"
              },
              "CORE_0_DRAM0_EXCEPTION_MONITOR_RAW": {
                "bit": 11,
                "description": "DBUS busy monitor initerrupt status"
              }
            },
            "CORE_0_INTR_ENA": {
              "CORE_0_AREA_DRAM0_0_RD_INTR_ENA": {
                "bit": 0,
                "description": "Core0 dram0 area0 read monitor interrupt enable"
              },
              "CORE_0_AREA_DRAM0_0_WR_INTR_ENA": {
                "bit": 1,
                "description": "Core0 dram0 area0 write monitor interrupt enable"
              },
              "CORE_0_AREA_DRAM0_1_RD_INTR_ENA": {
                "bit": 2,
                "description": "Core0 dram0 area1 read monitor interrupt enable"
              },
              "CORE_0_AREA_DRAM0_1_WR_INTR_ENA": {
                "bit": 3,
                "description": "Core0 dram0 area1 write monitor interrupt enable"
              },
              "CORE_0_AREA_PIF_0_RD_INTR_ENA": {
                "bit": 4,
                "description": "Core0 PIF area0 read monitor interrupt enable"
              },
              "CORE_0_AREA_PIF_0_WR_INTR_ENA": {
                "bit": 5,
                "description": "Core0 PIF area0 write monitor interrupt enable"
              },
              "CORE_0_AREA_PIF_1_RD_INTR_ENA": {
                "bit": 6,
                "description": "Core0 PIF area1 read monitor interrupt enable"
              },
              "CORE_0_AREA_PIF_1_WR_INTR_ENA": {
                "bit": 7,
                "description": "Core0 PIF area1 write monitor interrupt enable"
              },
              "CORE_0_SP_SPILL_MIN_INTR_ENA": {
                "bit": 8,
                "description": "Core0 stackpoint overflow monitor interrupt enable"
              },
              "CORE_0_SP_SPILL_MAX_INTR_ENA": {
                "bit": 9,
                "description": "Core0 stackpoint underflow monitor interrupt enable"
              },
              "CORE_0_IRAM0_EXCEPTION_MONITOR_INTR_ENA": {
                "bit": 10,
                "description": "IBUS busy monitor interrupt enable"
              },
              "CORE_0_DRAM0_EXCEPTION_MONITOR_INTR_ENA": {
                "bit": 11,
                "description": "DBUS busy monitor interrupt enbale"
              }
            },
            "CORE_0_INTR_CLR": {
              "CORE_0_AREA_DRAM0_0_RD_CLR": {
                "bit": 0,
                "description": "Core0 dram0 area0 read monitor interrupt clr"
              },
              "CORE_0_AREA_DRAM0_0_WR_CLR": {
                "bit": 1,
                "description": "Core0 dram0 area0 write monitor interrupt clr"
              },
              "CORE_0_AREA_DRAM0_1_RD_CLR": {
                "bit": 2,
                "description": "Core0 dram0 area1 read monitor interrupt clr"
              },
              "CORE_0_AREA_DRAM0_1_WR_CLR": {
                "bit": 3,
                "description": "Core0 dram0 area1 write monitor interrupt clr"
              },
              "CORE_0_AREA_PIF_0_RD_CLR": {
                "bit": 4,
                "description": "Core0 PIF area0 read monitor interrupt clr"
              },
              "CORE_0_AREA_PIF_0_WR_CLR": {
                "bit": 5,
                "description": "Core0 PIF area0 write monitor interrupt clr"
              },
              "CORE_0_AREA_PIF_1_RD_CLR": {
                "bit": 6,
                "description": "Core0 PIF area1 read monitor interrupt clr"
              },
              "CORE_0_AREA_PIF_1_WR_CLR": {
                "bit": 7,
                "description": "Core0 PIF area1 write monitor interrupt clr"
              },
              "CORE_0_SP_SPILL_MIN_CLR": {
                "bit": 8,
                "description": "Core0 stackpoint overflow monitor interrupt clr"
              },
              "CORE_0_SP_SPILL_MAX_CLR": {
                "bit": 9,
                "description": "Core0 stackpoint underflow monitor interrupt clr"
              },
              "CORE_0_IRAM0_EXCEPTION_MONITOR_CLR": {
                "bit": 10,
                "description": "IBUS busy monitor interrupt clr"
              },
              "CORE_0_DRAM0_EXCEPTION_MONITOR_CLR": {
                "bit": 11,
                "description": "DBUS busy monitor interrupt clr"
              }
            },
            "CORE_0_AREA_DRAM0_0_MIN": {
              "CORE_0_AREA_DRAM0_0_MIN": {
                "bit": 0,
                "description": "Core0 dram0 region0 start addr",
                "width": 32
              }
            },
            "CORE_0_AREA_DRAM0_0_MAX": {
              "CORE_0_AREA_DRAM0_0_MAX": {
                "bit": 0,
                "description": "Core0 dram0 region0 end addr",
                "width": 32
              }
            },
            "CORE_0_AREA_DRAM0_1_MIN": {
              "CORE_0_AREA_DRAM0_1_MIN": {
                "bit": 0,
                "description": "Core0 dram0 region1 start addr",
                "width": 32
              }
            },
            "CORE_0_AREA_DRAM0_1_MAX": {
              "CORE_0_AREA_DRAM0_1_MAX": {
                "bit": 0,
                "description": "Core0 dram0 region1 end addr",
                "width": 32
              }
            },
            "CORE_0_AREA_PIF_0_MIN": {
              "CORE_0_AREA_PIF_0_MIN": {
                "bit": 0,
                "description": "Core0 PIF region0 start addr",
                "width": 32
              }
            },
            "CORE_0_AREA_PIF_0_MAX": {
              "CORE_0_AREA_PIF_0_MAX": {
                "bit": 0,
                "description": "Core0 PIF region0 end addr",
                "width": 32
              }
            },
            "CORE_0_AREA_PIF_1_MIN": {
              "CORE_0_AREA_PIF_1_MIN": {
                "bit": 0,
                "description": "Core0 PIF region1 start addr",
                "width": 32
              }
            },
            "CORE_0_AREA_PIF_1_MAX": {
              "CORE_0_AREA_PIF_1_MAX": {
                "bit": 0,
                "description": "Core0 PIF region1 end addr",
                "width": 32
              }
            },
            "CORE_0_AREA_SP": {
              "CORE_0_AREA_SP": {
                "bit": 0,
                "description": "the stackpointer when first touch region monitor interrupt",
                "width": 32
              }
            },
            "CORE_0_AREA_PC": {
              "CORE_0_AREA_PC": {
                "bit": 0,
                "description": "the PC when first touch region monitor interrupt",
                "width": 32
              }
            },
            "CORE_0_SP_UNSTABLE": {
              "CORE_0_SP_UNSTABLE": {
                "bit": 0,
                "description": "unstable period when window change,during this period no check stackpointer",
                "width": 8
              }
            },
            "CORE_0_SP_MIN": {
              "CORE_0_SP_MIN": {
                "bit": 0,
                "description": "stack min value",
                "width": 32
              }
            },
            "CORE_0_SP_MAX": {
              "CORE_0_SP_MAX": {
                "bit": 0,
                "description": "stack max value",
                "width": 32
              }
            },
            "CORE_0_SP_PC": {
              "CORE_0_SP_PC": {
                "bit": 0,
                "description": "the PC when first touch stack monitor interrupt",
                "width": 32
              }
            },
            "CORE_0_RCD_PDEBUGENABLE": {
              "CORE_0_RCD_PDEBUGENABLE": {
                "bit": 0,
                "description": "Core0 Pdebugenable,set 1 to open core0 Pdebug interface,then can get core0 PC"
              }
            },
            "CORE_0_RCD_RECORDING": {
              "CORE_0_RCD_RECORDING": {
                "bit": 0,
                "description": "Pdebug record enable,set 1 to record core0 pdebug interface signal"
              }
            },
            "CORE_0_RCD_PDEBUGINST": {
              "CORE_0_RCD_PDEBUGINST": {
                "bit": 0,
                "description": "core0 pdebuginst",
                "width": 32
              }
            },
            "CORE_0_RCD_PDEBUGSTATUS": {
              "CORE_0_RCD_PDEBUGSTATUS": {
                "bit": 0,
                "description": "core0 pdebugstatus",
                "width": 8
              }
            },
            "CORE_0_RCD_PDEBUGDATA": {
              "CORE_0_RCD_PDEBUGDATA": {
                "bit": 0,
                "description": "core0_pdebugdata",
                "width": 32
              }
            },
            "CORE_0_RCD_PDEBUGPC": {
              "CORE_0_RCD_PDEBUGPC": {
                "bit": 0,
                "description": "core0_pdebugPC",
                "width": 32
              }
            },
            "CORE_0_RCD_PDEBUGLS0STAT": {
              "CORE_0_RCD_PDEBUGLS0STAT": {
                "bit": 0,
                "description": "core0_pdebug_s0stat",
                "width": 32
              }
            },
            "CORE_0_RCD_PDEBUGLS0ADDR": {
              "CORE_0_RCD_PDEBUGLS0ADDR": {
                "bit": 0,
                "description": "core0_pdebug_s0addr",
                "width": 32
              }
            },
            "CORE_0_RCD_PDEBUGLS0DATA": {
              "CORE_0_RCD_PDEBUGLS0DATA": {
                "bit": 0,
                "description": "core0_pdebug_s0data",
                "width": 32
              }
            },
            "CORE_0_RCD_SP": {
              "CORE_0_RCD_SP": {
                "bit": 0,
                "description": "core0_stack pointer",
                "width": 32
              }
            },
            "CORE_0_IRAM0_EXCEPTION_MONITOR_0": {
              "CORE_0_IRAM0_RECORDING_ADDR_0": {
                "bit": 0,
                "description": "The first iram0's addr[25:2] status when trigger IRAM busy interrupt",
                "width": 24
              },
              "CORE_0_IRAM0_RECORDING_WR_0": {
                "bit": 24,
                "description": "The first iram0's wr status when trigger IRAM busy interrupt"
              },
              "CORE_0_IRAM0_RECORDING_LOADSTORE_0": {
                "bit": 25,
                "description": "The first iram0's loadstore status when trigger IRAM busy interrupt"
              }
            },
            "CORE_0_IRAM0_EXCEPTION_MONITOR_1": {
              "CORE_0_IRAM0_RECORDING_ADDR_1": {
                "bit": 0,
                "description": "The second iram0's addr[25:2] status when trigger IRAM busy interrupt",
                "width": 24
              },
              "CORE_0_IRAM0_RECORDING_WR_1": {
                "bit": 24,
                "description": "The second iram0's wr status when trigger IRAM busy interrupt"
              },
              "CORE_0_IRAM0_RECORDING_LOADSTORE_1": {
                "bit": 25,
                "description": "The second iram0's loadstore status when trigger IRAM busy interrupt"
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_0": {
              "CORE_0_DRAM0_RECORDING_ADDR_0": {
                "bit": 0,
                "description": "The first dram0's addr[25:4] status when trigger DRAM busy interrupt",
                "width": 22
              },
              "CORE_0_DRAM0_RECORDING_WR_0": {
                "bit": 22,
                "description": "The first dram0's wr status when trigger DRAM busy interrupt"
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_1": {
              "CORE_0_DRAM0_RECORDING_BYTEEN_0": {
                "bit": 0,
                "description": "The first dram0's byteen status when trigger DRAM busy interrupt",
                "width": 16
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_2": {
              "CORE_0_DRAM0_RECORDING_PC_0": {
                "bit": 0,
                "description": "The first dram0's PC status when trigger DRAM busy interrupt",
                "width": 32
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_3": {
              "CORE_0_DRAM0_RECORDING_ADDR_1": {
                "bit": 0,
                "description": "The second dram0's addr[25:4] status when trigger DRAM busy interrupt",
                "width": 22
              },
              "CORE_0_DRAM0_RECORDING_WR_1": {
                "bit": 22,
                "description": "The second dram0's wr status when trigger DRAM busy interrupt"
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_4": {
              "CORE_0_DRAM0_RECORDING_BYTEEN_1": {
                "bit": 0,
                "description": "The second dram0's byteen status when trigger DRAM busy interrupt",
                "width": 16
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_5": {
              "CORE_0_DRAM0_RECORDING_PC_1": {
                "bit": 0,
                "description": "The second dram0's PC status when trigger DRAM busy interrupt",
                "width": 32
              }
            },
            "CORE_1_MONTR_ENA": {
              "CORE_1_AREA_DRAM0_0_RD_ENA": {
                "bit": 0,
                "description": "Core1 dram0 area0 read monitor enable"
              },
              "CORE_1_AREA_DRAM0_0_WR_ENA": {
                "bit": 1,
                "description": "Core1 dram0 area0 write monitor enable"
              },
              "CORE_1_AREA_DRAM0_1_RD_ENA": {
                "bit": 2,
                "description": "Core1 dram0 area1 read monitor enable"
              },
              "CORE_1_AREA_DRAM0_1_WR_ENA": {
                "bit": 3,
                "description": "Core1 dram0 area1 write monitor enable"
              },
              "CORE_1_AREA_PIF_0_RD_ENA": {
                "bit": 4,
                "description": "Core1 PIF area0 read monitor enable"
              },
              "CORE_1_AREA_PIF_0_WR_ENA": {
                "bit": 5,
                "description": "Core1 PIF area0 write monitor enable"
              },
              "CORE_1_AREA_PIF_1_RD_ENA": {
                "bit": 6,
                "description": "Core1 PIF area1 read monitor enable"
              },
              "CORE_1_AREA_PIF_1_WR_ENA": {
                "bit": 7,
                "description": "Core1 PIF area1 write monitor enable"
              },
              "CORE_1_SP_SPILL_MIN_ENA": {
                "bit": 8,
                "description": "Core1 stackpoint overflow monitor enable"
              },
              "CORE_1_SP_SPILL_MAX_ENA": {
                "bit": 9,
                "description": "Core1 stackpoint underflow monitor enable"
              },
              "CORE_1_IRAM0_EXCEPTION_MONITOR_ENA": {
                "bit": 10,
                "description": "IBUS busy monitor enable"
              },
              "CORE_1_DRAM0_EXCEPTION_MONITOR_ENA": {
                "bit": 11,
                "description": "DBUS busy monitor enbale"
              }
            },
            "CORE_1_INTR_RAW": {
              "CORE_1_AREA_DRAM0_0_RD_RAW": {
                "bit": 0,
                "description": "Core1 dram0 area0 read monitor interrupt status"
              },
              "CORE_1_AREA_DRAM0_0_WR_RAW": {
                "bit": 1,
                "description": "Core1 dram0 area0 write monitor interrupt status"
              },
              "CORE_1_AREA_DRAM0_1_RD_RAW": {
                "bit": 2,
                "description": "Core1 dram0 area1 read monitor interrupt status"
              },
              "CORE_1_AREA_DRAM0_1_WR_RAW": {
                "bit": 3,
                "description": "Core1 dram0 area1 write monitor interrupt status"
              },
              "CORE_1_AREA_PIF_0_RD_RAW": {
                "bit": 4,
                "description": "Core1 PIF area0 read monitor interrupt status"
              },
              "CORE_1_AREA_PIF_0_WR_RAW": {
                "bit": 5,
                "description": "Core1 PIF area0 write monitor interrupt status"
              },
              "CORE_1_AREA_PIF_1_RD_RAW": {
                "bit": 6,
                "description": "Core1 PIF area1 read monitor interrupt status"
              },
              "CORE_1_AREA_PIF_1_WR_RAW": {
                "bit": 7,
                "description": "Core1 PIF area1 write monitor interrupt status"
              },
              "CORE_1_SP_SPILL_MIN_RAW": {
                "bit": 8,
                "description": "Core1 stackpoint overflow monitor interrupt status"
              },
              "CORE_1_SP_SPILL_MAX_RAW": {
                "bit": 9,
                "description": "Core1 stackpoint underflow monitor interrupt status"
              },
              "CORE_1_IRAM0_EXCEPTION_MONITOR_RAW": {
                "bit": 10,
                "description": "IBUS busy monitor interrupt status"
              },
              "CORE_1_DRAM0_EXCEPTION_MONITOR_RAW": {
                "bit": 11,
                "description": "DBUS busy monitor initerrupt status"
              }
            },
            "CORE_1_INTR_ENA": {
              "CORE_1_AREA_DRAM0_0_RD_INTR_ENA": {
                "bit": 0,
                "description": "Core1 dram0 area0 read monitor interrupt enable"
              },
              "CORE_1_AREA_DRAM0_0_WR_INTR_ENA": {
                "bit": 1,
                "description": "Core1 dram0 area0 write monitor interrupt enable"
              },
              "CORE_1_AREA_DRAM0_1_RD_INTR_ENA": {
                "bit": 2,
                "description": "Core1 dram0 area1 read monitor interrupt enable"
              },
              "CORE_1_AREA_DRAM0_1_WR_INTR_ENA": {
                "bit": 3,
                "description": "Core1 dram0 area1 write monitor interrupt enable"
              },
              "CORE_1_AREA_PIF_0_RD_INTR_ENA": {
                "bit": 4,
                "description": "Core1 PIF area0 read monitor interrupt enable"
              },
              "CORE_1_AREA_PIF_0_WR_INTR_ENA": {
                "bit": 5,
                "description": "Core1 PIF area0 write monitor interrupt enable"
              },
              "CORE_1_AREA_PIF_1_RD_INTR_ENA": {
                "bit": 6,
                "description": "Core1 PIF area1 read monitor interrupt enable"
              },
              "CORE_1_AREA_PIF_1_WR_INTR_ENA": {
                "bit": 7,
                "description": "Core1 PIF area1 write monitor interrupt enable"
              },
              "CORE_1_SP_SPILL_MIN_INTR_ENA": {
                "bit": 8,
                "description": "Core1 stackpoint overflow monitor interrupt enable"
              },
              "CORE_1_SP_SPILL_MAX_INTR_ENA": {
                "bit": 9,
                "description": "Core1 stackpoint underflow monitor interrupt enable"
              },
              "CORE_1_IRAM0_EXCEPTION_MONITOR_INTR_ENA": {
                "bit": 10,
                "description": "IBUS busy monitor interrupt enable"
              },
              "CORE_1_DRAM0_EXCEPTION_MONITOR_INTR_ENA": {
                "bit": 11,
                "description": "DBUS busy monitor interrupt enbale"
              }
            },
            "CORE_1_INTR_CLR": {
              "CORE_1_AREA_DRAM0_0_RD_CLR": {
                "bit": 0,
                "description": "Core1 dram0 area0 read monitor interrupt clr"
              },
              "CORE_1_AREA_DRAM0_0_WR_CLR": {
                "bit": 1,
                "description": "Core1 dram0 area0 write monitor interrupt clr"
              },
              "CORE_1_AREA_DRAM0_1_RD_CLR": {
                "bit": 2,
                "description": "Core1 dram0 area1 read monitor interrupt clr"
              },
              "CORE_1_AREA_DRAM0_1_WR_CLR": {
                "bit": 3,
                "description": "Core1 dram0 area1 write monitor interrupt clr"
              },
              "CORE_1_AREA_PIF_0_RD_CLR": {
                "bit": 4,
                "description": "Core1 PIF area0 read monitor interrupt clr"
              },
              "CORE_1_AREA_PIF_0_WR_CLR": {
                "bit": 5,
                "description": "Core1 PIF area0 write monitor interrupt clr"
              },
              "CORE_1_AREA_PIF_1_RD_CLR": {
                "bit": 6,
                "description": "Core1 PIF area1 read monitor interrupt clr"
              },
              "CORE_1_AREA_PIF_1_WR_CLR": {
                "bit": 7,
                "description": "Core1 PIF area1 write monitor interrupt clr"
              },
              "CORE_1_SP_SPILL_MIN_CLR": {
                "bit": 8,
                "description": "Core1 stackpoint overflow monitor interrupt clr"
              },
              "CORE_1_SP_SPILL_MAX_CLR": {
                "bit": 9,
                "description": "Core1 stackpoint underflow monitor interrupt clr"
              },
              "CORE_1_IRAM0_EXCEPTION_MONITOR_CLR": {
                "bit": 10,
                "description": "IBUS busy monitor interrupt clr"
              },
              "CORE_1_DRAM0_EXCEPTION_MONITOR_CLR": {
                "bit": 11,
                "description": "DBUS busy monitor interrupt clr"
              }
            },
            "CORE_1_AREA_DRAM0_0_MIN": {
              "CORE_1_AREA_DRAM0_0_MIN": {
                "bit": 0,
                "description": "Core1 dram0 region0 start addr",
                "width": 32
              }
            },
            "CORE_1_AREA_DRAM0_0_MAX": {
              "CORE_1_AREA_DRAM0_0_MAX": {
                "bit": 0,
                "description": "Core1 dram0 region0 end addr",
                "width": 32
              }
            },
            "CORE_1_AREA_DRAM0_1_MIN": {
              "CORE_1_AREA_DRAM0_1_MIN": {
                "bit": 0,
                "description": "Core1 dram0 region1 start addr",
                "width": 32
              }
            },
            "CORE_1_AREA_DRAM0_1_MAX": {
              "CORE_1_AREA_DRAM0_1_MAX": {
                "bit": 0,
                "description": "Core1 dram0 region1 end addr",
                "width": 32
              }
            },
            "CORE_1_AREA_PIF_0_MIN": {
              "CORE_1_AREA_PIF_0_MIN": {
                "bit": 0,
                "description": "Core1 PIF region0 start addr",
                "width": 32
              }
            },
            "CORE_1_AREA_PIF_0_MAX": {
              "CORE_1_AREA_PIF_0_MAX": {
                "bit": 0,
                "description": "Core1 PIF region0 end addr",
                "width": 32
              }
            },
            "CORE_1_AREA_PIF_1_MIN": {
              "CORE_1_AREA_PIF_1_MIN": {
                "bit": 0,
                "description": "Core1 PIF region1 start addr",
                "width": 32
              }
            },
            "CORE_1_AREA_PIF_1_MAX": {
              "CORE_1_AREA_PIF_1_MAX": {
                "bit": 0,
                "description": "Core1 PIF region1 end addr",
                "width": 32
              }
            },
            "CORE_1_AREA_PC": {
              "CORE_1_AREA_PC": {
                "bit": 0,
                "description": "the stackpointer when first touch region monitor interrupt",
                "width": 32
              }
            },
            "CORE_1_AREA_SP": {
              "CORE_1_AREA_SP": {
                "bit": 0,
                "description": "the PC when first touch region monitor interrupt",
                "width": 32
              }
            },
            "CORE_1_SP_UNSTABLE": {
              "CORE_1_SP_UNSTABLE": {
                "bit": 0,
                "description": "unstable period when window change,during this period no check stackpointer",
                "width": 8
              }
            },
            "CORE_1_SP_MIN": {
              "CORE_1_SP_MIN": {
                "bit": 0,
                "description": "stack min value",
                "width": 32
              }
            },
            "CORE_1_SP_MAX": {
              "CORE_1_SP_MAX": {
                "bit": 0,
                "description": "stack max value",
                "width": 32
              }
            },
            "CORE_1_SP_PC": {
              "CORE_1_SP_PC": {
                "bit": 0,
                "description": "the PC when first touch stack monitor interrupt",
                "width": 32
              }
            },
            "CORE_1_RCD_PDEBUGENABLE": {
              "CORE_1_RCD_PDEBUGENABLE": {
                "bit": 0,
                "description": "Core1 Pdebugenable,set 1 to open Core1 Pdebug interface, then can get Core1 PC"
              }
            },
            "CORE_1_RCD_RECORDING": {
              "CORE_1_RCD_RECORDING": {
                "bit": 0,
                "description": "Pdebug record enable,set 1 to record Core1 pdebug interface signal"
              }
            },
            "CORE_1_RCD_PDEBUGINST": {
              "CORE_1_RCD_PDEBUGINST": {
                "bit": 0,
                "description": "Core1 pdebuginst",
                "width": 32
              }
            },
            "CORE_1_RCD_PDEBUGSTATUS": {
              "CORE_1_RCD_PDEBUGSTATUS": {
                "bit": 0,
                "description": "Core1 pdebugstatus",
                "width": 8
              }
            },
            "CORE_1_RCD_PDEBUGDATA": {
              "CORE_1_RCD_PDEBUGDATA": {
                "bit": 0,
                "description": "Core1_pdebugdata",
                "width": 32
              }
            },
            "CORE_1_RCD_PDEBUGPC": {
              "CORE_1_RCD_PDEBUGPC": {
                "bit": 0,
                "description": "Core1_pdebugPC",
                "width": 32
              }
            },
            "CORE_1_RCD_PDEBUGLS0STAT": {
              "CORE_1_RCD_PDEBUGLS0STAT": {
                "bit": 0,
                "description": "Core1_pdebug_s0stat",
                "width": 32
              }
            },
            "CORE_1_RCD_PDEBUGLS0ADDR": {
              "CORE_1_RCD_PDEBUGLS0ADDR": {
                "bit": 0,
                "description": "Core1_pdebug_s0addr",
                "width": 32
              }
            },
            "CORE_1_RCD_PDEBUGLS0DATA": {
              "CORE_1_RCD_PDEBUGLS0DATA": {
                "bit": 0,
                "description": "Core1_pdebug_s0data",
                "width": 32
              }
            },
            "CORE_1_RCD_SP": {
              "CORE_1_RCD_SP": {
                "bit": 0,
                "description": "Core1_stack pointer",
                "width": 32
              }
            },
            "CORE_1_IRAM0_EXCEPTION_MONITOR_0": {
              "CORE_1_IRAM0_RECORDING_ADDR_0": {
                "bit": 0,
                "description": "The first iram0's addr[25:2] status when trigger IRAM busy interrupt",
                "width": 24
              },
              "CORE_1_IRAM0_RECORDING_WR_0": {
                "bit": 24,
                "description": "The first iram0's wr status when trigger IRAM busy interrupt"
              },
              "CORE_1_IRAM0_RECORDING_LOADSTORE_0": {
                "bit": 25,
                "description": "The first iram0's loadstore status when trigger IRAM busy interrupt"
              }
            },
            "CORE_1_IRAM0_EXCEPTION_MONITOR_1": {
              "CORE_1_IRAM0_RECORDING_ADDR_1": {
                "bit": 0,
                "description": "The second iram0's addr[25:2] status when trigger IRAM busy interrupt",
                "width": 24
              },
              "CORE_1_IRAM0_RECORDING_WR_1": {
                "bit": 24,
                "description": "The second iram0's wr status when trigger IRAM busy interrupt"
              },
              "CORE_1_IRAM0_RECORDING_LOADSTORE_1": {
                "bit": 25,
                "description": "The second iram0's loadstore status when trigger IRAM busy interrupt"
              }
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_0": {
              "CORE_1_DRAM0_RECORDING_ADDR_0": {
                "bit": 0,
                "description": "The first dram0's addr[25:4] status when trigger DRAM busy interrupt",
                "width": 22
              },
              "CORE_1_DRAM0_RECORDING_WR_0": {
                "bit": 22,
                "description": "The first dram0's wr status when trigger DRAM busy interrupt"
              }
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_1": {
              "CORE_1_DRAM0_RECORDING_BYTEEN_0": {
                "bit": 0,
                "description": "The first dram0's byteen status when trigger DRAM busy interrupt",
                "width": 16
              }
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_2": {
              "CORE_1_DRAM0_RECORDING_PC_0": {
                "bit": 0,
                "description": "The first dram0's PC status when trigger DRAM busy interrupt",
                "width": 32
              }
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_3": {
              "CORE_1_DRAM0_RECORDING_ADDR_1": {
                "bit": 0,
                "description": "The second dram0's addr[25:4] status when trigger DRAM busy interrupt",
                "width": 22
              },
              "CORE_1_DRAM0_RECORDING_WR_1": {
                "bit": 22,
                "description": "The second dram0's wr status when trigger DRAM busy interrupt"
              }
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_4": {
              "CORE_1_DRAM0_RECORDING_BYTEEN_1": {
                "bit": 0,
                "description": "The second dram0's byteen status when trigger DRAM busy interrupt",
                "width": 16
              }
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_5": {
              "CORE_1_DRAM0_RECORDING_PC_1": {
                "bit": 0,
                "description": "The second dram0's PC status when trigger DRAM busy interrupt",
                "width": 32
              }
            },
            "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0": {
              "CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0": {
                "bit": 0,
                "description": "busy monitor window cycle",
                "width": 20
              }
            },
            "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1": {
              "CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1": {
                "bit": 0,
                "description": "non busy cycle,for example: when cycle=100 and cycle=10,it means that in 100 cycle, if busy access success time less than 10, it will trigger interrutpt",
                "width": 20
              }
            },
            "LOG_SETTING": {
              "LOG_ENA": {
                "bit": 0,
                "description": "bus moniter enable: [0]Core1,[1]core1,[2]dma",
                "width": 3
              },
              "LOG_MODE": {
                "bit": 3,
                "description": "check_mode:0:write,1:word,2:halword,3:byte,4:doubleword,5:4word",
                "width": 3
              },
              "LOG_MEM_LOOP_ENABLE": {
                "bit": 6,
                "description": "mem_loop enable,1 means that loop write"
              }
            },
            "LOG_DATA_0": {
              "LOG_DATA_0": {
                "bit": 0,
                "description": "check data0",
                "width": 32
              }
            },
            "LOG_DATA_1": {
              "LOG_DATA_1": {
                "bit": 0,
                "description": "check data1",
                "width": 32
              }
            },
            "LOG_DATA_2": {
              "LOG_DATA_2": {
                "bit": 0,
                "description": "check data2",
                "width": 32
              }
            },
            "LOG_DATA_3": {
              "LOG_DATA_3": {
                "bit": 0,
                "description": "check data3",
                "width": 32
              }
            },
            "LOG_DATA_MASK": {
              "LOG_DATA_SIZE": {
                "bit": 0,
                "description": "data mask",
                "width": 16
              }
            },
            "LOG_MIN": {
              "LOG_MIN": {
                "bit": 0,
                "description": "check region min addr",
                "width": 32
              }
            },
            "LOG_MAX": {
              "LOG_MAX": {
                "bit": 0,
                "description": "check region max addr",
                "width": 32
              }
            },
            "LOG_MEM_START": {
              "LOG_MEM_START": {
                "bit": 0,
                "description": "mem start addr",
                "width": 32
              }
            },
            "LOG_MEM_END": {
              "LOG_MEM_END": {
                "bit": 0,
                "description": "mem end addr",
                "width": 32
              }
            },
            "LOG_MEM_WRITING_ADDR": {
              "LOG_MEM_WRITING_ADDR": {
                "bit": 0,
                "description": "mem current addr, it means next writing addr",
                "width": 32
              }
            },
            "LOG_MEM_FULL_FLAG": {
              "LOG_MEM_FULL_FLAG": {
                "bit": 0,
                "description": "when it's 1,show that mem write loop morte than one time."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "version register",
                "width": 28
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x6003F000",
              "irq": 66
            }
          ],
          "registers": {
            "IN_CONF0_CH%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Configure 0 register of Rx channel 0"
            },
            "IN_CONF1_CH%s": {
              "offset": "0x04",
              "size": 32,
              "description": "Configure 1 register of Rx channel 0"
            },
            "IN_INT_RAW_CH%s": {
              "offset": "0x08",
              "size": 32,
              "description": "Raw status interrupt of Rx channel 0"
            },
            "IN_INT_ST_CH%s": {
              "offset": "0x0C",
              "size": 32,
              "description": "Masked interrupt of Rx channel 0"
            },
            "IN_INT_ENA_CH%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt enable bits of Rx channel 0"
            },
            "IN_INT_CLR_CH%s": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt clear bits of Rx channel 0"
            },
            "INFIFO_STATUS_CH%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Receive FIFO status of Rx channel 0"
            },
            "IN_POP_CH%s": {
              "offset": "0x1C",
              "size": 32,
              "description": "Pop control register of Rx channel 0"
            },
            "IN_LINK_CH%s": {
              "offset": "0x20",
              "size": 32,
              "description": "Link descriptor configure and control register of Rx channel 0"
            },
            "IN_STATE_CH%s": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive status of Rx channel 0"
            },
            "IN_SUC_EOF_DES_ADDR_CH%s": {
              "offset": "0x28",
              "size": 32,
              "description": "Inlink descriptor address when EOF occurs of Rx channel 0"
            },
            "IN_ERR_EOF_DES_ADDR_CH%s": {
              "offset": "0x2C",
              "size": 32,
              "description": "Inlink descriptor address when errors occur of Rx channel 0"
            },
            "IN_DSCR_CH%s": {
              "offset": "0x30",
              "size": 32,
              "description": "Current inlink descriptor address of Rx channel 0"
            },
            "IN_DSCR_BF0_CH%s": {
              "offset": "0x34",
              "size": 32,
              "description": "The last inlink descriptor address of Rx channel 0"
            },
            "IN_DSCR_BF1_CH%s": {
              "offset": "0x38",
              "size": 32,
              "description": "The second-to-last inlink descriptor address of Rx channel 0"
            },
            "IN_WIGHT_CH%s": {
              "offset": "0x3C",
              "size": 32,
              "description": "Weight register of Rx channel 0"
            },
            "IN_PRI_CH%s": {
              "offset": "0x44",
              "size": 32,
              "description": "Priority register of Rx channel 0"
            },
            "IN_PERI_SEL_CH%s": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral selection of Rx channel 0"
            },
            "OUT_CONF0_CH%s": {
              "offset": "0x60",
              "size": 32,
              "description": "Configure 0 register of Tx channel 0"
            },
            "OUT_CONF1_CH%s": {
              "offset": "0x64",
              "size": 32,
              "description": "Configure 1 register of Tx channel 0"
            },
            "OUT_INT_RAW_CH%s": {
              "offset": "0x68",
              "size": 32,
              "description": "Raw status interrupt of Tx channel 0"
            },
            "OUT_INT_ST_CH%s": {
              "offset": "0x6C",
              "size": 32,
              "description": "Masked interrupt of Tx channel 0"
            },
            "OUT_INT_ENA_CH%s": {
              "offset": "0x70",
              "size": 32,
              "description": "Interrupt enable bits of Tx channel 0"
            },
            "OUT_INT_CLR_CH%s": {
              "offset": "0x74",
              "size": 32,
              "description": "Interrupt clear bits of Tx channel 0"
            },
            "OUTFIFO_STATUS_CH%s": {
              "offset": "0x78",
              "size": 32,
              "description": "Transmit FIFO status of Tx channel 0"
            },
            "OUT_PUSH_CH%s": {
              "offset": "0x7C",
              "size": 32,
              "description": "Push control register of Rx channel 0"
            },
            "OUT_LINK_CH%s": {
              "offset": "0x80",
              "size": 32,
              "description": "Link descriptor configure and control register of Tx channel 0"
            },
            "OUT_STATE_CH%s": {
              "offset": "0x84",
              "size": 32,
              "description": "Transmit status of Tx channel 0"
            },
            "OUT_EOF_DES_ADDR_CH%s": {
              "offset": "0x88",
              "size": 32,
              "description": "Outlink descriptor address when EOF occurs of Tx channel 0"
            },
            "OUT_EOF_BFR_DES_ADDR_CH%s": {
              "offset": "0x8C",
              "size": 32,
              "description": "The last outlink descriptor address when EOF occurs of Tx channel 0"
            },
            "OUT_DSCR_CH%s": {
              "offset": "0x90",
              "size": 32,
              "description": "Current inlink descriptor address of Tx channel 0"
            },
            "OUT_DSCR_BF0_CH%s": {
              "offset": "0x94",
              "size": 32,
              "description": "The last inlink descriptor address of Tx channel 0"
            },
            "OUT_DSCR_BF1_CH%s": {
              "offset": "0x98",
              "size": 32,
              "description": "The second-to-last inlink descriptor address of Tx channel 0"
            },
            "OUT_WIGHT_CH%s": {
              "offset": "0x9C",
              "size": 32,
              "description": "Weight register of Rx channel 0"
            },
            "OUT_PRI_CH%s": {
              "offset": "0xA4",
              "size": 32,
              "description": "Priority register of Tx channel 0."
            },
            "OUT_PERI_SEL_CH%s": {
              "offset": "0xA8",
              "size": 32,
              "description": "Peripheral selection of Tx channel 0"
            },
            "AHB_TEST": {
              "offset": "0x3C0",
              "size": 32,
              "description": "reserved"
            },
            "PD_CONF": {
              "offset": "0x3C4",
              "size": 32,
              "description": "reserved"
            },
            "MISC_CONF": {
              "offset": "0x3C8",
              "size": 32,
              "description": "MISC register"
            },
            "IN_SRAM_SIZE_CH%s": {
              "offset": "0x3CC",
              "size": 32,
              "description": "Receive L2 FIFO depth of Rx channel 0"
            },
            "OUT_SRAM_SIZE_CH%s": {
              "offset": "0x3D0",
              "size": 32,
              "description": "Transmit L2 FIFO depth of Tx channel 0"
            },
            "EXTMEM_REJECT_ADDR": {
              "offset": "0x3F4",
              "size": 32,
              "description": "Reject address accessing external RAM"
            },
            "EXTMEM_REJECT_ST": {
              "offset": "0x3F8",
              "size": 32,
              "description": "Reject status accessing external RAM"
            },
            "EXTMEM_REJECT_INT_RAW": {
              "offset": "0x3FC",
              "size": 32,
              "description": "Raw interrupt status of external RAM permission"
            },
            "EXTMEM_REJECT_INT_ST": {
              "offset": "0x400",
              "size": 32,
              "description": "Masked interrupt status of external RAM permission"
            },
            "EXTMEM_REJECT_INT_ENA": {
              "offset": "0x404",
              "size": 32,
              "description": "Interrupt enable bits of external RAM permission"
            },
            "EXTMEM_REJECT_INT_CLR": {
              "offset": "0x408",
              "size": 32,
              "description": "Interrupt clear bits of external RAM permission"
            },
            "DATE": {
              "offset": "0x40C",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "IN_CONF0_CH%s": {
              "IN_RST": {
                "bit": 0,
                "description": "This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer."
              },
              "IN_LOOP_TEST": {
                "bit": 1,
                "description": "reserved"
              },
              "INDSCR_BURST_EN": {
                "bit": 2,
                "description": "Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM."
              },
              "IN_DATA_BURST_EN": {
                "bit": 3,
                "description": "Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM."
              },
              "MEM_TRANS_EN": {
                "bit": 4,
                "description": "Set this bit 1 to enable automatic transmitting data from memory to memory via DMA."
              }
            },
            "IN_CONF1_CH%s": {
              "DMA_INFIFO_FULL_THRS": {
                "bit": 0,
                "description": "This register is used to generate the INFIFO_FULL_WM_INT interrupt when Rx channel 0 received byte number in Rx FIFO is up to the value of the register.",
                "width": 12
              },
              "IN_CHECK_OWNER": {
                "bit": 12,
                "description": "Set this bit to enable checking the owner attribute of the link descriptor."
              },
              "IN_EXT_MEM_BK_SIZE": {
                "bit": 13,
                "description": "Block size of Rx channel 0 when DMA access external SRAM. 0: 16 bytes      1: 32 bytes    2/3:reserved",
                "width": 2
              }
            },
            "IN_INT_RAW_CH%s": {
              "IN_DONE": {
                "bit": 0,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0. For UHCI0, the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 0. For other peripherals, this raw interrupt is reserved."
              },
              "IN_DSCR_ERR": {
                "bit": 3,
                "description": "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 0."
              },
              "IN_DSCR_EMPTY": {
                "bit": 4,
                "description": "The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed, but there is no more inlink for Rx channel 0."
              },
              "INFIFO_FULL_WM": {
                "bit": 5,
                "description": "The raw interrupt bit turns to high level when received data byte number is up to threshold configured by REG_DMA_INFIFO_FULL_THRS_CH0 in Rx FIFO of channel 0."
              },
              "INFIFO_OVF_L1": {
                "bit": 6,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow."
              },
              "INFIFO_UDF_L1": {
                "bit": 7,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow."
              },
              "INFIFO_OVF_L3": {
                "bit": 8,
                "description": "This raw interrupt bit turns to high level when level 3 fifo of Rx channel 0 is overflow."
              },
              "INFIFO_UDF_L3": {
                "bit": 9,
                "description": "This raw interrupt bit turns to high level when level 3 fifo of Rx channel 0 is underflow."
              }
            },
            "IN_INT_ST_CH%s": {
              "IN_DONE": {
                "bit": 0,
                "description": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 3,
                "description": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 4,
                "description": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "INFIFO_FULL_WM": {
                "bit": 5,
                "description": "The raw interrupt status bit for the INFIFO_FULL_WM_CH_INT interrupt."
              },
              "INFIFO_OVF_L1": {
                "bit": 6,
                "description": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF_L1": {
                "bit": 7,
                "description": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "INFIFO_OVF_L3": {
                "bit": 8,
                "description": "The raw interrupt status bit for the INFIFO_OVF_L3_CH_INT interrupt."
              },
              "INFIFO_UDF_L3": {
                "bit": 9,
                "description": "The raw interrupt status bit for the INFIFO_UDF_L3_CH_INT interrupt."
              }
            },
            "IN_INT_ENA_CH%s": {
              "IN_DONE": {
                "bit": 0,
                "description": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 3,
                "description": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 4,
                "description": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "INFIFO_FULL_WM": {
                "bit": 5,
                "description": "The interrupt enable bit for the INFIFO_FULL_WM_CH_INT interrupt."
              },
              "INFIFO_OVF_L1": {
                "bit": 6,
                "description": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF_L1": {
                "bit": 7,
                "description": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "INFIFO_OVF_L3": {
                "bit": 8,
                "description": "The interrupt enable bit for the INFIFO_OVF_L3_CH_INT interrupt."
              },
              "INFIFO_UDF_L3": {
                "bit": 9,
                "description": "The interrupt enable bit for the INFIFO_UDF_L3_CH_INT interrupt."
              }
            },
            "IN_INT_CLR_CH%s": {
              "IN_DONE": {
                "bit": 0,
                "description": "Set this bit to clear the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 3,
                "description": "Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 4,
                "description": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "DMA_INFIFO_FULL_WM": {
                "bit": 5,
                "description": "Set this bit to clear the INFIFO_FULL_WM_CH_INT interrupt."
              },
              "INFIFO_OVF_L1": {
                "bit": 6,
                "description": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF_L1": {
                "bit": 7,
                "description": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "INFIFO_OVF_L3": {
                "bit": 8,
                "description": "Set this bit to clear the INFIFO_OVF_L3_CH_INT interrupt."
              },
              "INFIFO_UDF_L3": {
                "bit": 9,
                "description": "Set this bit to clear the INFIFO_UDF_L3_CH_INT interrupt."
              }
            },
            "INFIFO_STATUS_CH%s": {
              "INFIFO_FULL_L1": {
                "bit": 0,
                "description": "L1 Rx FIFO full signal for Rx channel 0."
              },
              "INFIFO_EMPTY_L1": {
                "bit": 1,
                "description": "L1 Rx FIFO empty signal for Rx channel 0."
              },
              "INFIFO_FULL_L2": {
                "bit": 2,
                "description": "L2 Rx FIFO full signal for Rx channel 0."
              },
              "INFIFO_EMPTY_L2": {
                "bit": 3,
                "description": "L2 Rx FIFO empty signal for Rx channel 0."
              },
              "INFIFO_FULL_L3": {
                "bit": 4,
                "description": "L3 Rx FIFO full signal for Rx channel 0."
              },
              "INFIFO_EMPTY_L3": {
                "bit": 5,
                "description": "L3 Rx FIFO empty signal for Rx channel 0."
              },
              "INFIFO_CNT_L1": {
                "bit": 6,
                "description": "The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.",
                "width": 6
              },
              "INFIFO_CNT_L2": {
                "bit": 12,
                "description": "The register stores the byte number of the data in L2 Rx FIFO for Rx channel 0.",
                "width": 7
              },
              "INFIFO_CNT_L3": {
                "bit": 19,
                "description": "The register stores the byte number of the data in L3 Rx FIFO for Rx channel 0.",
                "width": 5
              },
              "IN_REMAIN_UNDER_1B_L3": {
                "bit": 24,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_2B_L3": {
                "bit": 25,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_3B_L3": {
                "bit": 26,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_4B_L3": {
                "bit": 27,
                "description": "reserved"
              },
              "IN_BUF_HUNGRY": {
                "bit": 28,
                "description": "reserved"
              }
            },
            "IN_POP_CH%s": {
              "INFIFO_RDATA": {
                "bit": 0,
                "description": "This register stores the data popping from DMA FIFO.",
                "width": 12
              },
              "INFIFO_POP": {
                "bit": 12,
                "description": "Set this bit to pop data from DMA FIFO."
              }
            },
            "IN_LINK_CH%s": {
              "INLINK_ADDR": {
                "bit": 0,
                "description": "This register stores the 20 least significant bits of the first inlink descriptor's address.",
                "width": 20
              },
              "INLINK_AUTO_RET": {
                "bit": 20,
                "description": "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
              },
              "INLINK_STOP": {
                "bit": 21,
                "description": "Set this bit to stop dealing with the inlink descriptors."
              },
              "INLINK_START": {
                "bit": 22,
                "description": "Set this bit to start dealing with the inlink descriptors."
              },
              "INLINK_RESTART": {
                "bit": 23,
                "description": "Set this bit to mount a new inlink descriptor."
              },
              "INLINK_PARK": {
                "bit": 24,
                "description": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
              }
            },
            "IN_STATE_CH%s": {
              "INLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "This register stores the current inlink descriptor's address.",
                "width": 18
              },
              "IN_DSCR_STATE": {
                "bit": 18,
                "description": "reserved",
                "width": 2
              },
              "IN_STATE": {
                "bit": 20,
                "description": "reserved",
                "width": 3
              }
            },
            "IN_SUC_EOF_DES_ADDR_CH%s": {
              "IN_SUC_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.",
                "width": 32
              }
            },
            "IN_ERR_EOF_DES_ADDR_CH%s": {
              "IN_ERR_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0.",
                "width": 32
              }
            },
            "IN_DSCR_CH%s": {
              "INLINK_DSCR": {
                "bit": 0,
                "description": "The address of the current inlink descriptor x.",
                "width": 32
              }
            },
            "IN_DSCR_BF0_CH%s": {
              "INLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The address of the last inlink descriptor x-1.",
                "width": 32
              }
            },
            "IN_DSCR_BF1_CH%s": {
              "INLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The address of the second-to-last inlink descriptor x-2.",
                "width": 32
              }
            },
            "IN_WIGHT_CH%s": {
              "RX_WEIGHT": {
                "bit": 8,
                "description": "The weight of Rx channel 0.",
                "width": 4
              }
            },
            "IN_PRI_CH%s": {
              "RX_PRI": {
                "bit": 0,
                "description": "The priority of Rx channel 0. The larger of the value, the higher of the priority.",
                "width": 4
              }
            },
            "IN_PERI_SEL_CH%s": {
              "PERI_IN_SEL": {
                "bit": 0,
                "description": "This register is used to select peripheral for Rx channel 0. 0:SPI2. 1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC. 9: RMT.",
                "width": 6
              }
            },
            "OUT_CONF0_CH%s": {
              "OUT_RST": {
                "bit": 0,
                "description": "This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer."
              },
              "OUT_LOOP_TEST": {
                "bit": 1,
                "description": "reserved"
              },
              "OUT_AUTO_WRBACK": {
                "bit": 2,
                "description": "Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted."
              },
              "OUT_EOF_MODE": {
                "bit": 3,
                "description": "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 0 is generated when data need to transmit has been popped from FIFO in DMA"
              },
              "OUTDSCR_BURST_EN": {
                "bit": 4,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM."
              },
              "OUT_DATA_BURST_EN": {
                "bit": 5,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 transmitting data when accessing internal SRAM."
              }
            },
            "OUT_CONF1_CH%s": {
              "OUT_CHECK_OWNER": {
                "bit": 12,
                "description": "Set this bit to enable checking the owner attribute of the link descriptor."
              },
              "OUT_EXT_MEM_BK_SIZE": {
                "bit": 13,
                "description": "Block size of Tx channel 0 when DMA access external SRAM. 0: 16 bytes      1: 32 bytes    2/3:reserved",
                "width": 2
              }
            },
            "OUT_INT_RAW_CH%s": {
              "OUT_DONE": {
                "bit": 0,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0."
              },
              "OUT_EOF": {
                "bit": 1,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0."
              },
              "OUT_DSCR_ERR": {
                "bit": 2,
                "description": "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
              },
              "OUT_TOTAL_EOF": {
                "bit": 3,
                "description": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0."
              },
              "OUTFIFO_OVF_L1": {
                "bit": 4,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is overflow."
              },
              "OUTFIFO_UDF_L1": {
                "bit": 5,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is underflow."
              },
              "OUTFIFO_OVF_L3": {
                "bit": 6,
                "description": "This raw interrupt bit turns to high level when level 3 fifo of Tx channel 0 is overflow."
              },
              "OUTFIFO_UDF_L3": {
                "bit": 7,
                "description": "This raw interrupt bit turns to high level when level 3 fifo of Tx channel 0 is underflow."
              }
            },
            "OUT_INT_ST_CH%s": {
              "OUT_DONE": {
                "bit": 0,
                "description": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 1,
                "description": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 2,
                "description": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 3,
                "description": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "OUTFIFO_OVF_L1": {
                "bit": 4,
                "description": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF_L1": {
                "bit": 5,
                "description": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF_L3": {
                "bit": 6,
                "description": "The raw interrupt status bit for the OUTFIFO_OVF_L3_CH_INT interrupt."
              },
              "OUTFIFO_UDF_L3": {
                "bit": 7,
                "description": "The raw interrupt status bit for the OUTFIFO_UDF_L3_CH_INT interrupt."
              }
            },
            "OUT_INT_ENA_CH%s": {
              "OUT_DONE": {
                "bit": 0,
                "description": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 1,
                "description": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 2,
                "description": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 3,
                "description": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "OUTFIFO_OVF_L1": {
                "bit": 4,
                "description": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF_L1": {
                "bit": 5,
                "description": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF_L3": {
                "bit": 6,
                "description": "The interrupt enable bit for the OUTFIFO_OVF_L3_CH_INT interrupt."
              },
              "OUTFIFO_UDF_L3": {
                "bit": 7,
                "description": "The interrupt enable bit for the OUTFIFO_UDF_L3_CH_INT interrupt."
              }
            },
            "OUT_INT_CLR_CH%s": {
              "OUT_DONE": {
                "bit": 0,
                "description": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 1,
                "description": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 2,
                "description": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 3,
                "description": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "OUTFIFO_OVF_L1": {
                "bit": 4,
                "description": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF_L1": {
                "bit": 5,
                "description": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF_L3": {
                "bit": 6,
                "description": "Set this bit to clear the OUTFIFO_OVF_L3_CH_INT interrupt."
              },
              "OUTFIFO_UDF_L3": {
                "bit": 7,
                "description": "Set this bit to clear the OUTFIFO_UDF_L3_CH_INT interrupt."
              }
            },
            "OUTFIFO_STATUS_CH%s": {
              "OUTFIFO_FULL_L1": {
                "bit": 0,
                "description": "L1 Tx FIFO full signal for Tx channel 0."
              },
              "OUTFIFO_EMPTY_L1": {
                "bit": 1,
                "description": "L1 Tx FIFO empty signal for Tx channel 0."
              },
              "OUTFIFO_FULL_L2": {
                "bit": 2,
                "description": "L2 Tx FIFO full signal for Tx channel 0."
              },
              "OUTFIFO_EMPTY_L2": {
                "bit": 3,
                "description": "L2 Tx FIFO empty signal for Tx channel 0."
              },
              "OUTFIFO_FULL_L3": {
                "bit": 4,
                "description": "L3 Tx FIFO full signal for Tx channel 0."
              },
              "OUTFIFO_EMPTY_L3": {
                "bit": 5,
                "description": "L3 Tx FIFO empty signal for Tx channel 0."
              },
              "OUTFIFO_CNT_L1": {
                "bit": 6,
                "description": "The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.",
                "width": 5
              },
              "OUTFIFO_CNT_L2": {
                "bit": 11,
                "description": "The register stores the byte number of the data in L2 Tx FIFO for Tx channel 0.",
                "width": 7
              },
              "OUTFIFO_CNT_L3": {
                "bit": 18,
                "description": "The register stores the byte number of the data in L3 Tx FIFO for Tx channel 0.",
                "width": 5
              },
              "OUT_REMAIN_UNDER_1B_L3": {
                "bit": 23,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_2B_L3": {
                "bit": 24,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_3B_L3": {
                "bit": 25,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_4B_L3": {
                "bit": 26,
                "description": "reserved"
              }
            },
            "OUT_PUSH_CH%s": {
              "OUTFIFO_WDATA": {
                "bit": 0,
                "description": "This register stores the data that need to be pushed into DMA FIFO.",
                "width": 9
              },
              "OUTFIFO_PUSH": {
                "bit": 9,
                "description": "Set this bit to push data into DMA FIFO."
              }
            },
            "OUT_LINK_CH%s": {
              "OUTLINK_ADDR": {
                "bit": 0,
                "description": "This register stores the 20 least significant bits of the first outlink descriptor's address.",
                "width": 20
              },
              "OUTLINK_STOP": {
                "bit": 20,
                "description": "Set this bit to stop dealing with the outlink descriptors."
              },
              "OUTLINK_START": {
                "bit": 21,
                "description": "Set this bit to start dealing with the outlink descriptors."
              },
              "OUTLINK_RESTART": {
                "bit": 22,
                "description": "Set this bit to restart a new outlink from the last address."
              },
              "OUTLINK_PARK": {
                "bit": 23,
                "description": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
              }
            },
            "OUT_STATE_CH%s": {
              "OUTLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "This register stores the current outlink descriptor's address.",
                "width": 18
              },
              "OUT_DSCR_STATE": {
                "bit": 18,
                "description": "reserved",
                "width": 2
              },
              "OUT_STATE": {
                "bit": 20,
                "description": "reserved",
                "width": 3
              }
            },
            "OUT_EOF_DES_ADDR_CH%s": {
              "OUT_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.",
                "width": 32
              }
            },
            "OUT_EOF_BFR_DES_ADDR_CH%s": {
              "OUT_EOF_BFR_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the outlink descriptor before the last outlink descriptor.",
                "width": 32
              }
            },
            "OUT_DSCR_CH%s": {
              "OUTLINK_DSCR": {
                "bit": 0,
                "description": "The address of the current outlink descriptor y.",
                "width": 32
              }
            },
            "OUT_DSCR_BF0_CH%s": {
              "OUTLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The address of the last outlink descriptor y-1.",
                "width": 32
              }
            },
            "OUT_DSCR_BF1_CH%s": {
              "OUTLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The address of the second-to-last inlink descriptor x-2.",
                "width": 32
              }
            },
            "OUT_WIGHT_CH%s": {
              "TX_WEIGHT": {
                "bit": 8,
                "description": "The weight of Tx channel 0.",
                "width": 4
              }
            },
            "OUT_PRI_CH%s": {
              "TX_PRI": {
                "bit": 0,
                "description": "The priority of Tx channel 0. The larger of the value, the higher of the priority.",
                "width": 4
              }
            },
            "OUT_PERI_SEL_CH%s": {
              "PERI_OUT_SEL": {
                "bit": 0,
                "description": "This register is used to select peripheral for Tx channel 0. 0:SPI2. 1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC. 9: RMT.",
                "width": 6
              }
            },
            "AHB_TEST": {
              "AHB_TESTMODE": {
                "bit": 0,
                "description": "reserved",
                "width": 3
              },
              "AHB_TESTADDR": {
                "bit": 4,
                "description": "reserved",
                "width": 2
              }
            },
            "PD_CONF": {
              "DMA_RAM_FORCE_PD": {
                "bit": 4,
                "description": "Set this bit to force power down DMA internal memory."
              },
              "DMA_RAM_FORCE_PU": {
                "bit": 5,
                "description": "Set this bit to force power up DMA internal memory"
              },
              "DMA_RAM_CLK_FO": {
                "bit": 6,
                "description": "1: Force to open the clock and bypass the gate-clock when accessing the RAM in DMA. 0: A gate-clock will be used when accessing the RAM in DMA."
              }
            },
            "MISC_CONF": {
              "AHBM_RST_INTER": {
                "bit": 0,
                "description": "Set this bit, then clear this bit to reset the internal ahb FSM."
              },
              "AHBM_RST_EXTER": {
                "bit": 1,
                "description": "Set this bit, then clear this bit to reset the external ahb FSM."
              },
              "ARB_PRI_DIS": {
                "bit": 2,
                "description": "Set this bit to disable priority arbitration function."
              },
              "CLK_EN": {
                "bit": 4,
                "description": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              }
            },
            "IN_SRAM_SIZE_CH%s": {
              "IN_SIZE": {
                "bit": 0,
                "description": "This register is used to configure the size of L2 Tx FIFO for Rx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes. 5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes.",
                "width": 7
              }
            },
            "OUT_SRAM_SIZE_CH%s": {
              "OUT_SIZE": {
                "bit": 0,
                "description": "This register is used to configure the size of L2 Tx FIFO for Tx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes. 5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes.",
                "width": 7
              }
            },
            "EXTMEM_REJECT_ADDR": {
              "EXTMEM_REJECT_ADDR": {
                "bit": 0,
                "description": "This register store the first address rejected by permission control when accessing external RAM.",
                "width": 32
              }
            },
            "EXTMEM_REJECT_ST": {
              "EXTMEM_REJECT_ATRR": {
                "bit": 0,
                "description": "The reject accessing. Bit 0: if this bit is 1, the rejected accessing is READ. Bit 1: if this bit is 1, the rejected accessing is WRITE.",
                "width": 2
              },
              "EXTMEM_REJECT_CHANNEL_NUM": {
                "bit": 2,
                "description": "The register indicate the reject accessing from which channel.",
                "width": 4
              },
              "EXTMEM_REJECT_PERI_NUM": {
                "bit": 6,
                "description": "This register indicate reject accessing from which peripheral.",
                "width": 6
              }
            },
            "EXTMEM_REJECT_INT_RAW": {
              "EXTMEM_REJECT_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt bit turns to high level when accessing external RAM is rejected by permission control."
              }
            },
            "EXTMEM_REJECT_INT_ST": {
              "EXTMEM_REJECT_INT_ST": {
                "bit": 0,
                "description": "The raw interrupt status bit for the EXTMEM_REJECT_INT interrupt."
              }
            },
            "EXTMEM_REJECT_INT_ENA": {
              "EXTMEM_REJECT_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit for the EXTMEM_REJECT_INT interrupt."
              }
            },
            "EXTMEM_REJECT_INT_CLR": {
              "EXTMEM_REJECT_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the EXTMEM_REJECT_INT interrupt."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "register version.",
                "width": 32
              }
            }
          }
        },
        "DS": {
          "instances": [
            {
              "name": "DS",
              "base": "0x6003D000"
            }
          ],
          "registers": {
            "C_MEM[%s]": {
              "offset": "0x00",
              "size": 8,
              "description": "Memory C"
            },
            "IV_%s": {
              "offset": "0x630",
              "size": 32,
              "description": "IV block data"
            },
            "X_MEM[%s]": {
              "offset": "0x800",
              "size": 8,
              "description": "Memory X"
            },
            "Z_MEM[%s]": {
              "offset": "0xA00",
              "size": 8,
              "description": "Memory Z"
            },
            "SET_START": {
              "offset": "0xE00",
              "size": 32,
              "description": "Activates the DS peripheral"
            },
            "SET_ME": {
              "offset": "0xE04",
              "size": 32,
              "description": "Starts DS operation"
            },
            "SET_FINISH": {
              "offset": "0xE08",
              "size": 32,
              "description": "Ends DS operation"
            },
            "QUERY_BUSY": {
              "offset": "0xE0C",
              "size": 32,
              "description": "Status of the DS perihperal"
            },
            "QUERY_KEY_WRONG": {
              "offset": "0xE10",
              "size": 32,
              "description": "Checks the reason why DS_KEY is not ready"
            },
            "QUERY_CHECK": {
              "offset": "0xE14",
              "size": 32,
              "description": "Queries DS check result"
            },
            "DATE": {
              "offset": "0xE20",
              "size": 32,
              "description": "DS version control register"
            }
          },
          "bits": {
            "IV_%s": {
              "IV": {
                "bit": 0,
                "description": "Stores IV block data",
                "width": 32
              }
            },
            "SET_START": {
              "SET_START": {
                "bit": 0,
                "description": "Write 1 to this register to active the DS peripheral"
              }
            },
            "SET_ME": {
              "SET_ME": {
                "bit": 0,
                "description": "Write 1 to this register to start DS operation."
              }
            },
            "SET_FINISH": {
              "SET_FINISH": {
                "bit": 0,
                "description": "Write 1 to this register to end DS operation."
              }
            },
            "QUERY_BUSY": {
              "QUERY_BUSY": {
                "bit": 0,
                "description": "Stores the status of the DS peripheral. 1: The DS peripheral is busy. 0: The DS peripheral is idle."
              }
            },
            "QUERY_KEY_WRONG": {
              "QUERY_KEY_WRONG": {
                "bit": 0,
                "description": "1-15: HMAC was activated, but the DS peripheral did not successfully receive the DS_KEY from the HMAC peripheral. (The biggest value is 15). 0: HMAC is not activated.",
                "width": 4
              }
            },
            "QUERY_CHECK": {
              "MD_ERROR": {
                "bit": 0,
                "description": "MD checkout result. 1: The MD check fails. 0: The MD check passes."
              },
              "PADDING_BAD": {
                "bit": 1,
                "description": "padding checkout result. 1: The padding check fails. 0: The padding check passes."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "ds version information",
                "width": 30
              }
            }
          }
        },
        "EFUSE": {
          "instances": [
            {
              "name": "EFUSE",
              "base": "0x60007000",
              "irq": 36
            }
          ],
          "registers": {
            "PGM_DATA0": {
              "offset": "0x00",
              "size": 32,
              "description": "Register 0 that stores data to be programmed."
            },
            "PGM_DATA1": {
              "offset": "0x04",
              "size": 32,
              "description": "Register 1 that stores data to be programmed."
            },
            "PGM_DATA2": {
              "offset": "0x08",
              "size": 32,
              "description": "Register 2 that stores data to be programmed."
            },
            "PGM_DATA3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Register 3 that stores data to be programmed."
            },
            "PGM_DATA4": {
              "offset": "0x10",
              "size": 32,
              "description": "Register 4 that stores data to be programmed."
            },
            "PGM_DATA5": {
              "offset": "0x14",
              "size": 32,
              "description": "Register 5 that stores data to be programmed."
            },
            "PGM_DATA6": {
              "offset": "0x18",
              "size": 32,
              "description": "Register 6 that stores data to be programmed."
            },
            "PGM_DATA7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Register 7 that stores data to be programmed."
            },
            "PGM_CHECK_VALUE0": {
              "offset": "0x20",
              "size": 32,
              "description": "Register 0 that stores the RS code to be programmed."
            },
            "PGM_CHECK_VALUE1": {
              "offset": "0x24",
              "size": 32,
              "description": "Register 1 that stores the RS code to be programmed."
            },
            "PGM_CHECK_VALUE2": {
              "offset": "0x28",
              "size": 32,
              "description": "Register 2 that stores the RS code to be programmed."
            },
            "RD_WR_DIS": {
              "offset": "0x2C",
              "size": 32,
              "description": "BLOCK0 data register 0."
            },
            "RD_REPEAT_DATA0": {
              "offset": "0x30",
              "size": 32,
              "description": "BLOCK0 data register 1."
            },
            "RD_REPEAT_DATA1": {
              "offset": "0x34",
              "size": 32,
              "description": "BLOCK0 data register 2."
            },
            "RD_REPEAT_DATA2": {
              "offset": "0x38",
              "size": 32,
              "description": "BLOCK0 data register 3."
            },
            "RD_REPEAT_DATA3": {
              "offset": "0x3C",
              "size": 32,
              "description": "BLOCK0 data register 4."
            },
            "RD_REPEAT_DATA4": {
              "offset": "0x40",
              "size": 32,
              "description": "BLOCK0 data register 5."
            },
            "RD_MAC_SPI_SYS_0": {
              "offset": "0x44",
              "size": 32,
              "description": "BLOCK1 data register 0."
            },
            "RD_MAC_SPI_SYS_1": {
              "offset": "0x48",
              "size": 32,
              "description": "BLOCK1 data register 1."
            },
            "RD_MAC_SPI_SYS_2": {
              "offset": "0x4C",
              "size": 32,
              "description": "BLOCK1 data register 2."
            },
            "RD_MAC_SPI_SYS_3": {
              "offset": "0x50",
              "size": 32,
              "description": "BLOCK1 data register 3."
            },
            "RD_MAC_SPI_SYS_4": {
              "offset": "0x54",
              "size": 32,
              "description": "BLOCK1 data register 4."
            },
            "RD_MAC_SPI_SYS_5": {
              "offset": "0x58",
              "size": 32,
              "description": "BLOCK1 data register 5."
            },
            "RD_SYS_PART1_DATA0": {
              "offset": "0x5C",
              "size": 32,
              "description": "Register 0 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA1": {
              "offset": "0x60",
              "size": 32,
              "description": "Register 1 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA2": {
              "offset": "0x64",
              "size": 32,
              "description": "Register 2 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA3": {
              "offset": "0x68",
              "size": 32,
              "description": "Register 3 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA4": {
              "offset": "0x6C",
              "size": 32,
              "description": "Register 4 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA5": {
              "offset": "0x70",
              "size": 32,
              "description": "Register 5 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA6": {
              "offset": "0x74",
              "size": 32,
              "description": "Register 6 of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA7": {
              "offset": "0x78",
              "size": 32,
              "description": "Register 7 of BLOCK2 (system)."
            },
            "RD_USR_DATA0": {
              "offset": "0x7C",
              "size": 32,
              "description": "Register 0 of BLOCK3 (user)."
            },
            "RD_USR_DATA1": {
              "offset": "0x80",
              "size": 32,
              "description": "Register 1 of BLOCK3 (user)."
            },
            "RD_USR_DATA2": {
              "offset": "0x84",
              "size": 32,
              "description": "Register 2 of BLOCK3 (user)."
            },
            "RD_USR_DATA3": {
              "offset": "0x88",
              "size": 32,
              "description": "Register 3 of BLOCK3 (user)."
            },
            "RD_USR_DATA4": {
              "offset": "0x8C",
              "size": 32,
              "description": "Register 4 of BLOCK3 (user)."
            },
            "RD_USR_DATA5": {
              "offset": "0x90",
              "size": 32,
              "description": "Register 5 of BLOCK3 (user)."
            },
            "RD_USR_DATA6": {
              "offset": "0x94",
              "size": 32,
              "description": "Register 6 of BLOCK3 (user)."
            },
            "RD_USR_DATA7": {
              "offset": "0x98",
              "size": 32,
              "description": "Register 7 of BLOCK3 (user)."
            },
            "RD_KEY0_DATA0": {
              "offset": "0x9C",
              "size": 32,
              "description": "Register 0 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA1": {
              "offset": "0xA0",
              "size": 32,
              "description": "Register 1 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA2": {
              "offset": "0xA4",
              "size": 32,
              "description": "Register 2 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA3": {
              "offset": "0xA8",
              "size": 32,
              "description": "Register 3 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA4": {
              "offset": "0xAC",
              "size": 32,
              "description": "Register 4 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA5": {
              "offset": "0xB0",
              "size": 32,
              "description": "Register 5 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA6": {
              "offset": "0xB4",
              "size": 32,
              "description": "Register 6 of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA7": {
              "offset": "0xB8",
              "size": 32,
              "description": "Register 7 of BLOCK4 (KEY0)."
            },
            "RD_KEY1_DATA0": {
              "offset": "0xBC",
              "size": 32,
              "description": "Register 0 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA1": {
              "offset": "0xC0",
              "size": 32,
              "description": "Register 1 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA2": {
              "offset": "0xC4",
              "size": 32,
              "description": "Register 2 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA3": {
              "offset": "0xC8",
              "size": 32,
              "description": "Register 3 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA4": {
              "offset": "0xCC",
              "size": 32,
              "description": "Register 4 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA5": {
              "offset": "0xD0",
              "size": 32,
              "description": "Register 5 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA6": {
              "offset": "0xD4",
              "size": 32,
              "description": "Register 6 of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA7": {
              "offset": "0xD8",
              "size": 32,
              "description": "Register 7 of BLOCK5 (KEY1)."
            },
            "RD_KEY2_DATA0": {
              "offset": "0xDC",
              "size": 32,
              "description": "Register 0 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA1": {
              "offset": "0xE0",
              "size": 32,
              "description": "Register 1 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA2": {
              "offset": "0xE4",
              "size": 32,
              "description": "Register 2 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA3": {
              "offset": "0xE8",
              "size": 32,
              "description": "Register 3 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA4": {
              "offset": "0xEC",
              "size": 32,
              "description": "Register 4 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA5": {
              "offset": "0xF0",
              "size": 32,
              "description": "Register 5 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA6": {
              "offset": "0xF4",
              "size": 32,
              "description": "Register 6 of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA7": {
              "offset": "0xF8",
              "size": 32,
              "description": "Register 7 of BLOCK6 (KEY2)."
            },
            "RD_KEY3_DATA0": {
              "offset": "0xFC",
              "size": 32,
              "description": "Register 0 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA1": {
              "offset": "0x100",
              "size": 32,
              "description": "Register 1 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA2": {
              "offset": "0x104",
              "size": 32,
              "description": "Register 2 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA3": {
              "offset": "0x108",
              "size": 32,
              "description": "Register 3 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA4": {
              "offset": "0x10C",
              "size": 32,
              "description": "Register 4 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA5": {
              "offset": "0x110",
              "size": 32,
              "description": "Register 5 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA6": {
              "offset": "0x114",
              "size": 32,
              "description": "Register 6 of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA7": {
              "offset": "0x118",
              "size": 32,
              "description": "Register 7 of BLOCK7 (KEY3)."
            },
            "RD_KEY4_DATA0": {
              "offset": "0x11C",
              "size": 32,
              "description": "Register 0 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA1": {
              "offset": "0x120",
              "size": 32,
              "description": "Register 1 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA2": {
              "offset": "0x124",
              "size": 32,
              "description": "Register 2 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA3": {
              "offset": "0x128",
              "size": 32,
              "description": "Register 3 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA4": {
              "offset": "0x12C",
              "size": 32,
              "description": "Register 4 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA5": {
              "offset": "0x130",
              "size": 32,
              "description": "Register 5 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA6": {
              "offset": "0x134",
              "size": 32,
              "description": "Register 6 of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA7": {
              "offset": "0x138",
              "size": 32,
              "description": "Register 7 of BLOCK8 (KEY4)."
            },
            "RD_KEY5_DATA0": {
              "offset": "0x13C",
              "size": 32,
              "description": "Register 0 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA1": {
              "offset": "0x140",
              "size": 32,
              "description": "Register 1 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA2": {
              "offset": "0x144",
              "size": 32,
              "description": "Register 2 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA3": {
              "offset": "0x148",
              "size": 32,
              "description": "Register 3 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA4": {
              "offset": "0x14C",
              "size": 32,
              "description": "Register 4 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA5": {
              "offset": "0x150",
              "size": 32,
              "description": "Register 5 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA6": {
              "offset": "0x154",
              "size": 32,
              "description": "Register 6 of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA7": {
              "offset": "0x158",
              "size": 32,
              "description": "Register 7 of BLOCK9 (KEY5)."
            },
            "RD_SYS_PART2_DATA0": {
              "offset": "0x15C",
              "size": 32,
              "description": "Register 0 of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA1": {
              "offset": "0x160",
              "size": 32,
              "description": "Register 1 of BLOCK9 (KEY5)."
            },
            "RD_SYS_PART2_DATA2": {
              "offset": "0x164",
              "size": 32,
              "description": "Register 2 of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA3": {
              "offset": "0x168",
              "size": 32,
              "description": "Register 3 of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA4": {
              "offset": "0x16C",
              "size": 32,
              "description": "Register 4 of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA5": {
              "offset": "0x170",
              "size": 32,
              "description": "Register 5 of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA6": {
              "offset": "0x174",
              "size": 32,
              "description": "Register 6 of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA7": {
              "offset": "0x178",
              "size": 32,
              "description": "Register 7 of BLOCK10 (system)."
            },
            "RD_REPEAT_ERR0": {
              "offset": "0x17C",
              "size": 32,
              "description": "Programming error record register 0 of BLOCK0."
            },
            "RD_REPEAT_ERR1": {
              "offset": "0x180",
              "size": 32,
              "description": "Programming error record register 1 of BLOCK0."
            },
            "RD_REPEAT_ERR2": {
              "offset": "0x184",
              "size": 32,
              "description": "Programming error record register 2 of BLOCK0."
            },
            "RD_REPEAT_ERR3": {
              "offset": "0x188",
              "size": 32,
              "description": "Programming error record register 3 of BLOCK0."
            },
            "RD_REPEAT_ERR4": {
              "offset": "0x190",
              "size": 32,
              "description": "Programming error record register 4 of BLOCK0."
            },
            "RD_RS_ERR0": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Programming error record register 0 of BLOCK1-10."
            },
            "RD_RS_ERR1": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Programming error record register 1 of BLOCK1-10."
            },
            "CLK": {
              "offset": "0x1C8",
              "size": 32,
              "description": "eFuse clcok configuration register."
            },
            "CONF": {
              "offset": "0x1CC",
              "size": 32,
              "description": "eFuse operation mode configuraiton register"
            },
            "STATUS": {
              "offset": "0x1D0",
              "size": 32,
              "description": "eFuse status register."
            },
            "CMD": {
              "offset": "0x1D4",
              "size": 32,
              "description": "eFuse command register."
            },
            "INT_RAW": {
              "offset": "0x1D8",
              "size": 32,
              "description": "eFuse raw interrupt register."
            },
            "INT_ST": {
              "offset": "0x1DC",
              "size": 32,
              "description": "eFuse interrupt status register."
            },
            "INT_ENA": {
              "offset": "0x1E0",
              "size": 32,
              "description": "eFuse interrupt enable register."
            },
            "INT_CLR": {
              "offset": "0x1E4",
              "size": 32,
              "description": "eFuse interrupt clear register."
            },
            "DAC_CONF": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Controls the eFuse programming voltage."
            },
            "RD_TIM_CONF": {
              "offset": "0x1EC",
              "size": 32,
              "description": "Configures read timing parameters."
            },
            "WR_TIM_CONF1": {
              "offset": "0x1F4",
              "size": 32,
              "description": "Configurarion register 1 of eFuse programming timing parameters."
            },
            "WR_TIM_CONF2": {
              "offset": "0x1F8",
              "size": 32,
              "description": "Configurarion register 2 of eFuse programming timing parameters."
            },
            "DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "eFuse version register."
            }
          },
          "bits": {
            "PGM_DATA0": {
              "PGM_DATA_0": {
                "bit": 0,
                "description": "The content of the 0th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA1": {
              "PGM_DATA_1": {
                "bit": 0,
                "description": "The content of the 1st 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA2": {
              "PGM_DATA_2": {
                "bit": 0,
                "description": "The content of the 2nd 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA3": {
              "PGM_DATA_3": {
                "bit": 0,
                "description": "The content of the 3rd 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA4": {
              "PGM_DATA_4": {
                "bit": 0,
                "description": "The content of the 4th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA5": {
              "PGM_DATA_5": {
                "bit": 0,
                "description": "The content of the 5th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA6": {
              "PGM_DATA_6": {
                "bit": 0,
                "description": "The content of the 6th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA7": {
              "PGM_DATA_7": {
                "bit": 0,
                "description": "The content of the 7th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_CHECK_VALUE0": {
              "PGM_RS_DATA_0": {
                "bit": 0,
                "description": "The content of the 0th 32-bit RS code to be programmed.",
                "width": 32
              }
            },
            "PGM_CHECK_VALUE1": {
              "PGM_RS_DATA_1": {
                "bit": 0,
                "description": "The content of the 1st 32-bit RS code to be programmed.",
                "width": 32
              }
            },
            "PGM_CHECK_VALUE2": {
              "PGM_RS_DATA_2": {
                "bit": 0,
                "description": "The content of the 2nd 32-bit RS code to be programmed.",
                "width": 32
              }
            },
            "RD_WR_DIS": {
              "WR_DIS": {
                "bit": 0,
                "description": "Disable programming of individual eFuses.",
                "width": 32
              }
            },
            "RD_REPEAT_DATA0": {
              "RD_DIS": {
                "bit": 0,
                "description": "Set this bit to disable reading from BlOCK4-10.",
                "width": 7
              },
              "DIS_RTC_RAM_BOOT": {
                "bit": 7,
                "description": "Set this bit to disable boot from RTC RAM."
              },
              "DIS_ICACHE": {
                "bit": 8,
                "description": "Set this bit to disable Icache."
              },
              "DIS_DCACHE": {
                "bit": 9,
                "description": "Set this bit to disable Dcache."
              },
              "DIS_DOWNLOAD_ICACHE": {
                "bit": 10,
                "description": "Set this bit to disable Icache in download mode (boot_mode[3:0] is 0, 1, 2, 3, 6, 7)."
              },
              "DIS_DOWNLOAD_DCACHE": {
                "bit": 11,
                "description": "Set this bit to disable Dcache in download mode ( boot_mode[3:0] is 0, 1, 2, 3, 6, 7)."
              },
              "DIS_FORCE_DOWNLOAD": {
                "bit": 12,
                "description": "Set this bit to disable the function that forces chip into download mode."
              },
              "DIS_USB": {
                "bit": 13,
                "description": "Set this bit to disable USB function."
              },
              "DIS_CAN": {
                "bit": 14,
                "description": "Set this bit to disable CAN function."
              },
              "DIS_APP_CPU": {
                "bit": 15,
                "description": "Disable app cpu."
              },
              "SOFT_DIS_JTAG": {
                "bit": 16,
                "description": "Set these bits to disable JTAG in the soft way (odd number 1 means disable ). JTAG can be enabled in HMAC module.",
                "width": 3
              },
              "DIS_PAD_JTAG": {
                "bit": 19,
                "description": "Set this bit to disable JTAG in the hard way. JTAG is disabled permanently."
              },
              "DIS_DOWNLOAD_MANUAL_ENCRYPT": {
                "bit": 20,
                "description": "Set this bit to disable flash encryption when in download boot modes."
              },
              "USB_DREFH": {
                "bit": 21,
                "description": "Controls single-end input threshold vrefh, 1.76 V to 2 V with step of 80 mV, stored in eFuse.",
                "width": 2
              },
              "USB_DREFL": {
                "bit": 23,
                "description": "Controls single-end input threshold vrefl, 0.8 V to 1.04 V with step of 80 mV, stored in eFuse.",
                "width": 2
              },
              "USB_EXCHG_PINS": {
                "bit": 25,
                "description": "Set this bit to exchange USB D+ and D- pins."
              },
              "EXT_PHY_ENABLE": {
                "bit": 26,
                "description": "Set this bit to enable external PHY."
              },
              "BTLC_GPIO_ENABLE": {
                "bit": 27,
                "description": "Bluetooth GPIO signal output security level control.",
                "width": 2
              },
              "VDD_SPI_MODECURLIM": {
                "bit": 29,
                "description": "SPI regulator switches current limit mode."
              },
              "VDD_SPI_DREFH": {
                "bit": 30,
                "description": "SPI regulator high voltage reference.",
                "width": 2
              }
            },
            "RD_REPEAT_DATA1": {
              "VDD_SPI_DREFM": {
                "bit": 0,
                "description": "SPI regulator medium voltage reference.",
                "width": 2
              },
              "VDD_SPI_DREFL": {
                "bit": 2,
                "description": "SPI regulator low voltage reference.",
                "width": 2
              },
              "VDD_SPI_XPD": {
                "bit": 4,
                "description": "SPI regulator power up signal."
              },
              "VDD_SPI_TIEH": {
                "bit": 5,
                "description": "SPI regulator output is short connected to VDD3P3_RTC_IO."
              },
              "VDD_SPI_FORCE": {
                "bit": 6,
                "description": "Set this bit and force to use the configuration of eFuse to configure VDD_SPI."
              },
              "VDD_SPI_EN_INIT": {
                "bit": 7,
                "description": "Set SPI regulator to 0 to configure init[1:0]=0."
              },
              "VDD_SPI_ENCURLIM": {
                "bit": 8,
                "description": "Set SPI regulator to 1 to enable output current limit."
              },
              "VDD_SPI_DCURLIM": {
                "bit": 9,
                "description": "Tunes the current limit threshold of SPI regulator when tieh=0, about 800 mA/(8+d).",
                "width": 3
              },
              "VDD_SPI_INIT": {
                "bit": 12,
                "description": "Adds resistor from LDO output to ground. 0: no resistance 1: 6 K 2: 4 K 3: 2 K.",
                "width": 2
              },
              "VDD_SPI_DCAP": {
                "bit": 14,
                "description": "Prevents SPI regulator from overshoot.",
                "width": 2
              },
              "WDT_DELAY_SEL": {
                "bit": 16,
                "description": "Selects RTC watchdog timeout threshold, in unit of slow clock cycle. 0: 40000. 1: 80000. 2: 160000. 3:320000.",
                "width": 2
              },
              "SPI_BOOT_CRYPT_CNT": {
                "bit": 18,
                "description": "Set this bit to enable SPI boot encrypt/decrypt. Odd number of 1: enable. even number of 1: disable.",
                "width": 3
              },
              "SECURE_BOOT_KEY_REVOKE0": {
                "bit": 21,
                "description": "Set this bit to enable revoking first secure boot key."
              },
              "SECURE_BOOT_KEY_REVOKE1": {
                "bit": 22,
                "description": "Set this bit to enable revoking second secure boot key."
              },
              "SECURE_BOOT_KEY_REVOKE2": {
                "bit": 23,
                "description": "Set this bit to enable revoking third secure boot key."
              },
              "KEY_PURPOSE_0": {
                "bit": 24,
                "description": "Purpose of Key0.",
                "width": 4
              },
              "KEY_PURPOSE_1": {
                "bit": 28,
                "description": "Purpose of Key1.",
                "width": 4
              }
            },
            "RD_REPEAT_DATA2": {
              "KEY_PURPOSE_2": {
                "bit": 0,
                "description": "Purpose of Key2.",
                "width": 4
              },
              "KEY_PURPOSE_3": {
                "bit": 4,
                "description": "Purpose of Key3.",
                "width": 4
              },
              "KEY_PURPOSE_4": {
                "bit": 8,
                "description": "Purpose of Key4.",
                "width": 4
              },
              "KEY_PURPOSE_5": {
                "bit": 12,
                "description": "Purpose of Key5.",
                "width": 4
              },
              "RPT4_RESERVED0": {
                "bit": 16,
                "description": "Reserved (used for four backups method).",
                "width": 4
              },
              "SECURE_BOOT_EN": {
                "bit": 20,
                "description": "Set this bit to enable secure boot."
              },
              "SECURE_BOOT_AGGRESSIVE_REVOKE": {
                "bit": 21,
                "description": "Set this bit to enable revoking aggressive secure boot."
              },
              "DIS_USB_JTAG": {
                "bit": 22,
                "description": "Set this bit to disable function of usb switch to jtag in module of usb device."
              },
              "DIS_USB_DEVICE": {
                "bit": 23,
                "description": "Set this bit to disable usb device."
              },
              "STRAP_JTAG_SEL": {
                "bit": 24,
                "description": "Set this bit to enable selection between usb_to_jtag and pad_to_jtag through strapping gpio10 when both reg_dis_usb_jtag and reg_dis_pad_jtag are equal to 0."
              },
              "USB_PHY_SEL": {
                "bit": 25,
                "description": "This bit is used to switch internal PHY and external PHY for USB OTG and USB Device. 0: internal PHY is assigned to USB Device while external PHY is assigned to USB OTG. 1: internal PHY is assigned to USB OTG while external PHY is assigned to USB Device."
              },
              "POWER_GLITCH_DSENSE": {
                "bit": 26,
                "description": "Sample delay configuration of power glitch.",
                "width": 2
              },
              "FLASH_TPUW": {
                "bit": 28,
                "description": "Configures flash waiting time after power-up, in unit of ms. If the value is less than 15, the waiting time is the configurable value.  Otherwise, the waiting time is twice the configurable value.",
                "width": 4
              }
            },
            "RD_REPEAT_DATA3": {
              "DIS_DOWNLOAD_MODE": {
                "bit": 0,
                "description": "Set this bit to disable download mode (boot_mode[3:0] = 0, 1, 2, 3, 6, 7)."
              },
              "DIS_LEGACY_SPI_BOOT": {
                "bit": 1,
                "description": "Set this bit to disable Legacy SPI boot mode (boot_mode[3:0] = 4)."
              },
              "UART_PRINT_CHANNEL": {
                "bit": 2,
                "description": "Selectes the default UART print channel. 0: UART0. 1: UART1."
              },
              "FLASH_ECC_MODE": {
                "bit": 3,
                "description": "Set ECC mode in ROM, 0: ROM would Enable Flash ECC 16to18 byte mode. 1:ROM would use 16to17 byte mode."
              },
              "DIS_USB_DOWNLOAD_MODE": {
                "bit": 4,
                "description": "Set this bit to disable UART download mode through USB."
              },
              "ENABLE_SECURITY_DOWNLOAD": {
                "bit": 5,
                "description": "Set this bit to enable secure UART download mode."
              },
              "UART_PRINT_CONTROL": {
                "bit": 6,
                "description": "Set the default UARTboot message output mode. 00: Enabled. 01: Enabled when GPIO8 is low at reset. 10: Enabled when GPIO8 is high at reset. 11:disabled.",
                "width": 2
              },
              "PIN_POWER_SELECTION": {
                "bit": 8,
                "description": "GPIO33-GPIO37 power supply selection in ROM code. 0: VDD3P3_CPU. 1: VDD_SPI."
              },
              "FLASH_TYPE": {
                "bit": 9,
                "description": "Set the maximum lines of SPI flash. 0: four lines. 1: eight lines."
              },
              "FLASH_PAGE_SIZE": {
                "bit": 10,
                "description": "Set Flash page size.",
                "width": 2
              },
              "FLASH_ECC_EN": {
                "bit": 12,
                "description": "Set 1 to enable ECC for flash boot."
              },
              "FORCE_SEND_RESUME": {
                "bit": 13,
                "description": "Set this bit to force ROM code to send a resume command during SPI boot."
              },
              "SECURE_VERSION": {
                "bit": 14,
                "description": "Secure version (used by ESP-IDF anti-rollback feature).",
                "width": 16
              },
              "POWERGLITCH_EN": {
                "bit": 30,
                "description": "Set this bit to enable power glitch function."
              },
              "RPT4_RESERVED1": {
                "bit": 31,
                "description": "Reserved (used for four backups method)."
              }
            },
            "RD_REPEAT_DATA4": {
              "RPT4_RESERVED2": {
                "bit": 0,
                "description": "Reserved (used for four backups method).",
                "width": 24
              }
            },
            "RD_MAC_SPI_SYS_0": {
              "MAC_0": {
                "bit": 0,
                "description": "Stores the low 32 bits of MAC address.",
                "width": 32
              }
            },
            "RD_MAC_SPI_SYS_1": {
              "MAC_1": {
                "bit": 0,
                "description": "Stores the high 16 bits of MAC address.",
                "width": 16
              },
              "SPI_PAD_CONF_0": {
                "bit": 16,
                "description": "Stores the zeroth part of SPI_PAD_CONF.",
                "width": 16
              }
            },
            "RD_MAC_SPI_SYS_2": {
              "SPI_PAD_CONF_1": {
                "bit": 0,
                "description": "Stores the first part of SPI_PAD_CONF.",
                "width": 32
              }
            },
            "RD_MAC_SPI_SYS_3": {
              "SPI_PAD_CONF_2": {
                "bit": 0,
                "description": "Stores the second part of SPI_PAD_CONF.",
                "width": 18
              },
              "SYS_DATA_PART0_0": {
                "bit": 18,
                "description": "Stores the fist 14 bits of the zeroth part of system data.",
                "width": 14
              }
            },
            "RD_MAC_SPI_SYS_4": {
              "SYS_DATA_PART0_1": {
                "bit": 0,
                "description": "Stores the fist 32 bits of the zeroth part of system data.",
                "width": 32
              }
            },
            "RD_MAC_SPI_SYS_5": {
              "SYS_DATA_PART0_2": {
                "bit": 0,
                "description": "Stores the second 32 bits of the zeroth part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA0": {
              "SYS_DATA_PART1_0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA1": {
              "SYS_DATA_PART1_1": {
                "bit": 0,
                "description": "Stores the first 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA2": {
              "SYS_DATA_PART1_2": {
                "bit": 0,
                "description": "Stores the second 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA3": {
              "SYS_DATA_PART1_3": {
                "bit": 0,
                "description": "Stores the third 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA4": {
              "SYS_DATA_PART1_4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA5": {
              "SYS_DATA_PART1_5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA6": {
              "SYS_DATA_PART1_6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA7": {
              "SYS_DATA_PART1_7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_USR_DATA0": {
              "USR_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA1": {
              "USR_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA2": {
              "USR_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA3": {
              "USR_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA4": {
              "USR_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA5": {
              "USR_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA6": {
              "USR_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA7": {
              "USR_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_KEY0_DATA0": {
              "KEY0_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA1": {
              "KEY0_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA2": {
              "KEY0_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA3": {
              "KEY0_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA4": {
              "KEY0_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA5": {
              "KEY0_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA6": {
              "KEY0_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA7": {
              "KEY0_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY1_DATA0": {
              "KEY1_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA1": {
              "KEY1_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA2": {
              "KEY1_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA3": {
              "KEY1_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA4": {
              "KEY1_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA5": {
              "KEY1_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA6": {
              "KEY1_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA7": {
              "KEY1_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY2_DATA0": {
              "KEY2_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA1": {
              "KEY2_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA2": {
              "KEY2_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA3": {
              "KEY2_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA4": {
              "KEY2_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA5": {
              "KEY2_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA6": {
              "KEY2_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA7": {
              "KEY2_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY3_DATA0": {
              "KEY3_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA1": {
              "KEY3_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA2": {
              "KEY3_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA3": {
              "KEY3_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA4": {
              "KEY3_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA5": {
              "KEY3_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA6": {
              "KEY3_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA7": {
              "KEY3_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY4_DATA0": {
              "KEY4_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA1": {
              "KEY4_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA2": {
              "KEY4_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA3": {
              "KEY4_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA4": {
              "KEY4_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA5": {
              "KEY4_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA6": {
              "KEY4_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA7": {
              "KEY4_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY5_DATA0": {
              "KEY5_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA1": {
              "KEY5_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA2": {
              "KEY5_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA3": {
              "KEY5_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA4": {
              "KEY5_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA5": {
              "KEY5_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA6": {
              "KEY5_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA7": {
              "KEY5_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA0": {
              "SYS_DATA_PART2_0": {
                "bit": 0,
                "description": "Stores the 0th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA1": {
              "SYS_DATA_PART2_1": {
                "bit": 0,
                "description": "Stores the 1st 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA2": {
              "SYS_DATA_PART2_2": {
                "bit": 0,
                "description": "Stores the 2nd 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA3": {
              "SYS_DATA_PART2_3": {
                "bit": 0,
                "description": "Stores the 3rd 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA4": {
              "SYS_DATA_PART2_4": {
                "bit": 0,
                "description": "Stores the 4th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA5": {
              "SYS_DATA_PART2_5": {
                "bit": 0,
                "description": "Stores the 5th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA6": {
              "SYS_DATA_PART2_6": {
                "bit": 0,
                "description": "Stores the 6th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA7": {
              "SYS_DATA_PART2_7": {
                "bit": 0,
                "description": "Stores the 7th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_REPEAT_ERR0": {
              "RD_DIS_ERR": {
                "bit": 0,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 7
              },
              "DIS_RTC_RAM_BOOT_ERR": {
                "bit": 7,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "DIS_ICACHE_ERR": {
                "bit": 8,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "DIS_DCACHE_ERR": {
                "bit": 9,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "DIS_DOWNLOAD_ICACHE_ERR": {
                "bit": 10,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "DIS_DOWNLOAD_DCACHE_ERR": {
                "bit": 11,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "DIS_FORCE_DOWNLOAD_ERR": {
                "bit": 12,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "DIS_USB_ERR": {
                "bit": 13,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "DIS_CAN_ERR": {
                "bit": 14,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "DIS_APP_CPU_ERR": {
                "bit": 15,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "SOFT_DIS_JTAG_ERR": {
                "bit": 16,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 3
              },
              "DIS_PAD_JTAG_ERR": {
                "bit": 19,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR": {
                "bit": 20,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "USB_DREFH_ERR": {
                "bit": 21,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 2
              },
              "USB_DREFL_ERR": {
                "bit": 23,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 2
              },
              "USB_EXCHG_PINS_ERR": {
                "bit": 25,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "EXT_PHY_ENABLE_ERR": {
                "bit": 26,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "BTLC_GPIO_ENABLE_ERR": {
                "bit": 27,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 2
              },
              "VDD_SPI_MODECURLIM_ERR": {
                "bit": 29,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "VDD_SPI_DREFH_ERR": {
                "bit": 30,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 2
              }
            },
            "RD_REPEAT_ERR1": {
              "VDD_SPI_DREFM_ERR": {
                "bit": 0,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 2
              },
              "VDD_SPI_DREFL_ERR": {
                "bit": 2,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 2
              },
              "VDD_SPI_XPD_ERR": {
                "bit": 4,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "VDD_SPI_TIEH_ERR": {
                "bit": 5,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "VDD_SPI_FORCE_ERR": {
                "bit": 6,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "VDD_SPI_EN_INIT_ERR": {
                "bit": 7,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "VDD_SPI_ENCURLIM_ERR": {
                "bit": 8,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "VDD_SPI_DCURLIM_ERR": {
                "bit": 9,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 3
              },
              "VDD_SPI_INIT_ERR": {
                "bit": 12,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 2
              },
              "VDD_SPI_DCAP_ERR": {
                "bit": 14,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 2
              },
              "WDT_DELAY_SEL_ERR": {
                "bit": 16,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 2
              },
              "SPI_BOOT_CRYPT_CNT_ERR": {
                "bit": 18,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 3
              },
              "SECURE_BOOT_KEY_REVOKE0_ERR": {
                "bit": 21,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "SECURE_BOOT_KEY_REVOKE1_ERR": {
                "bit": 22,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "SECURE_BOOT_KEY_REVOKE2_ERR": {
                "bit": 23,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "KEY_PURPOSE_0_ERR": {
                "bit": 24,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 4
              },
              "KEY_PURPOSE_1_ERR": {
                "bit": 28,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 4
              }
            },
            "RD_REPEAT_ERR2": {
              "KEY_PURPOSE_2_ERR": {
                "bit": 0,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 4
              },
              "KEY_PURPOSE_3_ERR": {
                "bit": 4,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 4
              },
              "KEY_PURPOSE_4_ERR": {
                "bit": 8,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 4
              },
              "KEY_PURPOSE_5_ERR": {
                "bit": 12,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 4
              },
              "RPT4_RESERVED0_ERR": {
                "bit": 16,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 4
              },
              "SECURE_BOOT_EN_ERR": {
                "bit": 20,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "SECURE_BOOT_AGGRESSIVE_REVOKE_ERR": {
                "bit": 21,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "DIS_USB_JTAG_ERR": {
                "bit": 22,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "DIS_USB_DEVICE_ERR": {
                "bit": 23,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "STRAP_JTAG_SEL_ERR": {
                "bit": 24,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "USB_PHY_SEL_ERR": {
                "bit": 25,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "POWER_GLITCH_DSENSE_ERR": {
                "bit": 26,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 2
              },
              "FLASH_TPUW_ERR": {
                "bit": 28,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 4
              }
            },
            "RD_REPEAT_ERR3": {
              "DIS_DOWNLOAD_MODE_ERR": {
                "bit": 0,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "DIS_LEGACY_SPI_BOOT_ERR": {
                "bit": 1,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "UART_PRINT_CHANNEL_ERR": {
                "bit": 2,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "FLASH_ECC_MODE_ERR": {
                "bit": 3,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "DIS_USB_DOWNLOAD_MODE_ERR": {
                "bit": 4,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "ENABLE_SECURITY_DOWNLOAD_ERR": {
                "bit": 5,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "UART_PRINT_CONTROL_ERR": {
                "bit": 6,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 2
              },
              "PIN_POWER_SELECTION_ERR": {
                "bit": 8,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "FLASH_TYPE_ERR": {
                "bit": 9,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "FLASH_PAGE_SIZE_ERR": {
                "bit": 10,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 2
              },
              "FLASH_ECC_EN_ERR": {
                "bit": 12,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "FORCE_SEND_RESUME_ERR": {
                "bit": 13,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "SECURE_VERSION_ERR": {
                "bit": 14,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 16
              },
              "POWERGLITCH_EN_ERR": {
                "bit": 30,
                "description": "If any bits in this filed are 1, then it indicates a programming error."
              },
              "RPT4_RESERVED1_ERR": {
                "bit": 31,
                "description": "Reserved."
              }
            },
            "RD_REPEAT_ERR4": {
              "RPT4_RESERVED2_ERR": {
                "bit": 0,
                "description": "If any bits in this filed are 1, then it indicates a programming error.",
                "width": 24
              }
            },
            "RD_RS_ERR0": {
              "MAC_SPI_8M_ERR_NUM": {
                "bit": 0,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "MAC_SPI_8M_FAIL": {
                "bit": 3,
                "description": "0: Means no failure and that the data of MAC_SPI_8M is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              },
              "SYS_PART1_NUM": {
                "bit": 4,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "SYS_PART1_FAIL": {
                "bit": 7,
                "description": "0: Means no failure and that the data of system part1 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              },
              "USR_DATA_ERR_NUM": {
                "bit": 8,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "USR_DATA_FAIL": {
                "bit": 11,
                "description": "0: Means no failure and that the user data is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              },
              "KEY0_ERR_NUM": {
                "bit": 12,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY0_FAIL": {
                "bit": 15,
                "description": "0: Means no failure and that the data of key0 is reliable 1: Means that programming key0 failed and the number of error bytes is over 6."
              },
              "KEY1_ERR_NUM": {
                "bit": 16,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY1_FAIL": {
                "bit": 19,
                "description": "0: Means no failure and that the data of key1 is reliable 1: Means that programming key1 failed and the number of error bytes is over 6."
              },
              "KEY2_ERR_NUM": {
                "bit": 20,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY2_FAIL": {
                "bit": 23,
                "description": "0: Means no failure and that the data of key2 is reliable 1: Means that programming key2 failed and the number of error bytes is over 6."
              },
              "KEY3_ERR_NUM": {
                "bit": 24,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY3_FAIL": {
                "bit": 27,
                "description": "0: Means no failure and that the data of key3 is reliable 1: Means that programming key3 failed and the number of error bytes is over 6."
              },
              "KEY4_ERR_NUM": {
                "bit": 28,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY4_FAIL": {
                "bit": 31,
                "description": "0: Means no failure and that the data of key4 is reliable 1: Means that programming key4 failed and the number of error bytes is over 6."
              }
            },
            "RD_RS_ERR1": {
              "KEY5_ERR_NUM": {
                "bit": 0,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY5_FAIL": {
                "bit": 3,
                "description": "0: Means no failure and that the data of KEY5 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              },
              "SYS_PART2_ERR_NUM": {
                "bit": 4,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "SYS_PART2_FAIL": {
                "bit": 7,
                "description": "0: Means no failure and that the data of system part2 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              }
            },
            "CLK": {
              "EFUSE_MEM_FORCE_PD": {
                "bit": 0,
                "description": "Set this bit to force eFuse SRAM into power-saving mode."
              },
              "MEM_CLK_FORCE_ON": {
                "bit": 1,
                "description": "Set this bit and force to activate clock signal of eFuse SRAM."
              },
              "EFUSE_MEM_FORCE_PU": {
                "bit": 2,
                "description": "Set this bit to force eFuse SRAM into working mode."
              },
              "EN": {
                "bit": 16,
                "description": "Set this bit and force to enable clock signal of eFuse memory."
              }
            },
            "CONF": {
              "OP_CODE": {
                "bit": 0,
                "description": "0x5A5A: Operate programming command 0x5AA5: Operate read command.",
                "width": 16
              }
            },
            "STATUS": {
              "STATE": {
                "bit": 0,
                "description": "Indicates the state of the eFuse state machine.",
                "width": 4
              },
              "OTP_LOAD_SW": {
                "bit": 4,
                "description": "The value of OTP_LOAD_SW."
              },
              "OTP_VDDQ_C_SYNC2": {
                "bit": 5,
                "description": "The value of OTP_VDDQ_C_SYNC2."
              },
              "OTP_STROBE_SW": {
                "bit": 6,
                "description": "The value of OTP_STROBE_SW."
              },
              "OTP_CSB_SW": {
                "bit": 7,
                "description": "The value of OTP_CSB_SW."
              },
              "OTP_PGENB_SW": {
                "bit": 8,
                "description": "The value of OTP_PGENB_SW."
              },
              "OTP_VDDQ_IS_SW": {
                "bit": 9,
                "description": "The value of OTP_VDDQ_IS_SW."
              },
              "REPEAT_ERR_CNT": {
                "bit": 10,
                "description": "Indicates the number of error bits during programming BLOCK0.",
                "width": 8
              }
            },
            "CMD": {
              "READ_CMD": {
                "bit": 0,
                "description": "Set this bit to send read command."
              },
              "PGM_CMD": {
                "bit": 1,
                "description": "Set this bit to send programming command."
              },
              "BLK_NUM": {
                "bit": 2,
                "description": "The serial number of the block to be programmed. Value 0-10 corresponds to block number 0-10, respectively.",
                "width": 4
              }
            },
            "INT_RAW": {
              "READ_DONE_INT_RAW": {
                "bit": 0,
                "description": "The raw bit signal for read_done interrupt."
              },
              "PGM_DONE_INT_RAW": {
                "bit": 1,
                "description": "The raw bit signal for pgm_done interrupt."
              }
            },
            "INT_ST": {
              "READ_DONE_INT_ST": {
                "bit": 0,
                "description": "The status signal for read_done interrupt."
              },
              "PGM_DONE_INT_ST": {
                "bit": 1,
                "description": "The status signal for pgm_done interrupt."
              }
            },
            "INT_ENA": {
              "READ_DONE_INT_ENA": {
                "bit": 0,
                "description": "The enable signal for read_done interrupt."
              },
              "PGM_DONE_INT_ENA": {
                "bit": 1,
                "description": "The enable signal for pgm_done interrupt."
              }
            },
            "INT_CLR": {
              "READ_DONE_INT_CLR": {
                "bit": 0,
                "description": "The clear signal for read_done interrupt."
              },
              "PGM_DONE_INT_CLR": {
                "bit": 1,
                "description": "The clear signal for pgm_done interrupt."
              }
            },
            "DAC_CONF": {
              "DAC_CLK_DIV": {
                "bit": 0,
                "description": "Controls the division factor of the rising clock of the programming voltage.",
                "width": 8
              },
              "DAC_CLK_PAD_SEL": {
                "bit": 8,
                "description": "Don't care."
              },
              "DAC_NUM": {
                "bit": 9,
                "description": "Controls the rising period of the programming voltage.",
                "width": 8
              },
              "OE_CLR": {
                "bit": 17,
                "description": "Reduces the power supply of the programming voltage."
              }
            },
            "RD_TIM_CONF": {
              "READ_INIT_NUM": {
                "bit": 24,
                "description": "Configures the initial read time of eFuse.",
                "width": 8
              }
            },
            "WR_TIM_CONF1": {
              "PWR_ON_NUM": {
                "bit": 8,
                "description": "Configures the power up time for VDDQ.",
                "width": 16
              }
            },
            "WR_TIM_CONF2": {
              "PWR_OFF_NUM": {
                "bit": 0,
                "description": "Configures the power outage time for VDDQ.",
                "width": 16
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Stores eFuse version.",
                "width": 28
              }
            }
          }
        },
        "EXTMEM": {
          "instances": [
            {
              "name": "EXTMEM",
              "base": "0x600C4000"
            }
          ],
          "registers": {
            "DCACHE_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_CTRL1": {
              "offset": "0x04",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_TAG_POWER_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_PRELOCK_CTRL": {
              "offset": "0x0C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_PRELOCK_SCT0_ADDR": {
              "offset": "0x10",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_PRELOCK_SCT1_ADDR": {
              "offset": "0x14",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_PRELOCK_SCT_SIZE": {
              "offset": "0x18",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_LOCK_CTRL": {
              "offset": "0x1C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_LOCK_ADDR": {
              "offset": "0x20",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_LOCK_SIZE": {
              "offset": "0x24",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_SYNC_CTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_SYNC_ADDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_SYNC_SIZE": {
              "offset": "0x30",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_OCCUPY_CTRL": {
              "offset": "0x34",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_OCCUPY_ADDR": {
              "offset": "0x38",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_OCCUPY_SIZE": {
              "offset": "0x3C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_PRELOAD_CTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_PRELOAD_ADDR": {
              "offset": "0x44",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_PRELOAD_SIZE": {
              "offset": "0x48",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_AUTOLOAD_CTRL": {
              "offset": "0x4C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_AUTOLOAD_SCT0_ADDR": {
              "offset": "0x50",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_AUTOLOAD_SCT0_SIZE": {
              "offset": "0x54",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_AUTOLOAD_SCT1_ADDR": {
              "offset": "0x58",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_AUTOLOAD_SCT1_SIZE": {
              "offset": "0x5C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_CTRL": {
              "offset": "0x60",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_CTRL1": {
              "offset": "0x64",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_TAG_POWER_CTRL": {
              "offset": "0x68",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_PRELOCK_CTRL": {
              "offset": "0x6C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_PRELOCK_SCT0_ADDR": {
              "offset": "0x70",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_PRELOCK_SCT1_ADDR": {
              "offset": "0x74",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_PRELOCK_SCT_SIZE": {
              "offset": "0x78",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_LOCK_CTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_LOCK_ADDR": {
              "offset": "0x80",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_LOCK_SIZE": {
              "offset": "0x84",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_SYNC_CTRL": {
              "offset": "0x88",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_SYNC_ADDR": {
              "offset": "0x8C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_SYNC_SIZE": {
              "offset": "0x90",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_PRELOAD_CTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_PRELOAD_ADDR": {
              "offset": "0x98",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_PRELOAD_SIZE": {
              "offset": "0x9C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_AUTOLOAD_CTRL": {
              "offset": "0xA0",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_AUTOLOAD_SCT0_ADDR": {
              "offset": "0xA4",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_AUTOLOAD_SCT0_SIZE": {
              "offset": "0xA8",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_AUTOLOAD_SCT1_ADDR": {
              "offset": "0xAC",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_AUTOLOAD_SCT1_SIZE": {
              "offset": "0xB0",
              "size": 32,
              "description": "******* Description ***********"
            },
            "IBUS_TO_FLASH_START_VADDR": {
              "offset": "0xB4",
              "size": 32,
              "description": "******* Description ***********"
            },
            "IBUS_TO_FLASH_END_VADDR": {
              "offset": "0xB8",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DBUS_TO_FLASH_START_VADDR": {
              "offset": "0xBC",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DBUS_TO_FLASH_END_VADDR": {
              "offset": "0xC0",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_ACS_CNT_CLR": {
              "offset": "0xC4",
              "size": 32,
              "description": "******* Description ***********"
            },
            "IBUS_ACS_MISS_CNT": {
              "offset": "0xC8",
              "size": 32,
              "description": "******* Description ***********"
            },
            "IBUS_ACS_CNT": {
              "offset": "0xCC",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DBUS_ACS_FLASH_MISS_CNT": {
              "offset": "0xD0",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DBUS_ACS_SPIRAM_MISS_CNT": {
              "offset": "0xD4",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DBUS_ACS_CNT": {
              "offset": "0xD8",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_ILG_INT_ENA": {
              "offset": "0xDC",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_ILG_INT_CLR": {
              "offset": "0xE0",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_ILG_INT_ST": {
              "offset": "0xE4",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE0_ACS_CACHE_INT_ENA": {
              "offset": "0xE8",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE0_ACS_CACHE_INT_CLR": {
              "offset": "0xEC",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE0_ACS_CACHE_INT_ST": {
              "offset": "0xF0",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE1_ACS_CACHE_INT_ENA": {
              "offset": "0xF4",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE1_ACS_CACHE_INT_CLR": {
              "offset": "0xF8",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE1_ACS_CACHE_INT_ST": {
              "offset": "0xFC",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE0_DBUS_REJECT_ST": {
              "offset": "0x100",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE0_DBUS_REJECT_VADDR": {
              "offset": "0x104",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE0_IBUS_REJECT_ST": {
              "offset": "0x108",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE0_IBUS_REJECT_VADDR": {
              "offset": "0x10C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE1_DBUS_REJECT_ST": {
              "offset": "0x110",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE1_DBUS_REJECT_VADDR": {
              "offset": "0x114",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE1_IBUS_REJECT_ST": {
              "offset": "0x118",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CORE1_IBUS_REJECT_VADDR": {
              "offset": "0x11C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_MMU_FAULT_CONTENT": {
              "offset": "0x120",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_MMU_FAULT_VADDR": {
              "offset": "0x124",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_WRAP_AROUND_CTRL": {
              "offset": "0x128",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_MMU_POWER_CTRL": {
              "offset": "0x12C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_STATE": {
              "offset": "0x130",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE": {
              "offset": "0x134",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON": {
              "offset": "0x138",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_BRIDGE_ARBITER_CTRL": {
              "offset": "0x13C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_PRELOAD_INT_CTRL": {
              "offset": "0x140",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_SYNC_INT_CTRL": {
              "offset": "0x144",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_MMU_OWNER": {
              "offset": "0x148",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_CONF_MISC": {
              "offset": "0x14C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_FREEZE": {
              "offset": "0x150",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_FREEZE": {
              "offset": "0x154",
              "size": 32,
              "description": "******* Description ***********"
            },
            "ICACHE_ATOMIC_OPERATE_ENA": {
              "offset": "0x158",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DCACHE_ATOMIC_OPERATE_ENA": {
              "offset": "0x15C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_REQUEST": {
              "offset": "0x160",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CLOCK_GATE": {
              "offset": "0x164",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_TAG_OBJECT_CTRL": {
              "offset": "0x180",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_TAG_WAY_OBJECT": {
              "offset": "0x184",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_VADDR": {
              "offset": "0x188",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CACHE_TAG_CONTENT": {
              "offset": "0x18C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "******* Description ***********"
            }
          },
          "bits": {
            "DCACHE_CTRL": {
              "DCACHE_ENABLE": {
                "bit": 0,
                "description": "The bit is used to activate the data cache. 0: disable, 1: enable"
              },
              "DCACHE_SIZE_MODE": {
                "bit": 2,
                "description": "The bit is used to configure cache memory size.0: 32KB, 1: 64KB"
              },
              "DCACHE_BLOCKSIZE_MODE": {
                "bit": 3,
                "description": "The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes,2: 64 bytes",
                "width": 2
              }
            },
            "DCACHE_CTRL1": {
              "DCACHE_SHUT_CORE0_BUS": {
                "bit": 0,
                "description": "The bit is used to disable core0 dbus, 0: enable, 1: disable"
              },
              "DCACHE_SHUT_CORE1_BUS": {
                "bit": 1,
                "description": "The bit is used to disable core1 dbus, 0: enable, 1: disable"
              }
            },
            "DCACHE_TAG_POWER_CTRL": {
              "DCACHE_TAG_MEM_FORCE_ON": {
                "bit": 0,
                "description": "The bit is used to close clock gating of dcache tag memory. 1: close gating, 0: open clock gating."
              },
              "DCACHE_TAG_MEM_FORCE_PD": {
                "bit": 1,
                "description": "The bit is used to power dcache tag memory down, 0: follow  rtc_lslp_pd, 1: power down"
              },
              "DCACHE_TAG_MEM_FORCE_PU": {
                "bit": 2,
                "description": "The bit is used to power dcache tag memory up, 0: follow  rtc_lslp_pd, 1: power up"
              }
            },
            "DCACHE_PRELOCK_CTRL": {
              "DCACHE_PRELOCK_SCT0_EN": {
                "bit": 0,
                "description": "The bit is used to enable the first section of prelock function."
              },
              "DCACHE_PRELOCK_SCT1_EN": {
                "bit": 1,
                "description": "The bit is used to enable the second section of prelock function."
              }
            },
            "DCACHE_PRELOCK_SCT0_ADDR": {
              "DCACHE_PRELOCK_SCT0_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the first start virtual address of data prelock, which is combined with DCACHE_PRELOCK_SCT0_SIZE_REG",
                "width": 32
              }
            },
            "DCACHE_PRELOCK_SCT1_ADDR": {
              "DCACHE_PRELOCK_SCT1_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the second start virtual address of data prelock, which is combined with DCACHE_PRELOCK_SCT1_SIZE_REG",
                "width": 32
              }
            },
            "DCACHE_PRELOCK_SCT_SIZE": {
              "DCACHE_PRELOCK_SCT1_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the second length of data locking, which is combined with DCACHE_PRELOCK_SCT1_ADDR_REG",
                "width": 16
              },
              "DCACHE_PRELOCK_SCT0_SIZE": {
                "bit": 16,
                "description": "The bits are used to configure the first length of data locking, which is combined with DCACHE_PRELOCK_SCT0_ADDR_REG",
                "width": 16
              }
            },
            "DCACHE_LOCK_CTRL": {
              "DCACHE_LOCK_ENA": {
                "bit": 0,
                "description": "The bit is used to enable lock operation. It will be cleared by hardware after lock operation done."
              },
              "DCACHE_UNLOCK_ENA": {
                "bit": 1,
                "description": "The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done."
              },
              "DCACHE_LOCK_DONE": {
                "bit": 2,
                "description": "The bit is used to indicate unlock/lock operation is finished."
              }
            },
            "DCACHE_LOCK_ADDR": {
              "DCACHE_LOCK_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for lock operations. It should be combined with DCACHE_LOCK_SIZE_REG.",
                "width": 32
              }
            },
            "DCACHE_LOCK_SIZE": {
              "DCACHE_LOCK_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for lock operations. The bits are the counts of cache block. It should be combined with DCACHE_LOCK_ADDR_REG.",
                "width": 16
              }
            },
            "DCACHE_SYNC_CTRL": {
              "DCACHE_INVALIDATE_ENA": {
                "bit": 0,
                "description": "The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done."
              },
              "DCACHE_WRITEBACK_ENA": {
                "bit": 1,
                "description": "The bit is used to enable writeback operation. It will be cleared by hardware after writeback operation done."
              },
              "DCACHE_CLEAN_ENA": {
                "bit": 2,
                "description": "The bit is used to enable clean operation. It will be cleared by hardware after clean operation done."
              },
              "DCACHE_SYNC_DONE": {
                "bit": 3,
                "description": "The bit is used to indicate clean/writeback/invalidate operation is finished."
              }
            },
            "DCACHE_SYNC_ADDR": {
              "DCACHE_SYNC_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for clean operations. It should be combined with DCACHE_SYNC_SIZE_REG.",
                "width": 32
              }
            },
            "DCACHE_SYNC_SIZE": {
              "DCACHE_SYNC_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for sync operations. The bits are the counts of cache block. It should be combined with DCACHE_SYNC_ADDR_REG.",
                "width": 23
              }
            },
            "DCACHE_OCCUPY_CTRL": {
              "DCACHE_OCCUPY_ENA": {
                "bit": 0,
                "description": "The bit is used to enable occupy operation. It will be cleared by hardware after issuing Auot-Invalidate Operation."
              },
              "DCACHE_OCCUPY_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate occupy operation is finished."
              }
            },
            "DCACHE_OCCUPY_ADDR": {
              "DCACHE_OCCUPY_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for occupy operation. It should be combined with DCACHE_OCCUPY_SIZE_REG.",
                "width": 32
              }
            },
            "DCACHE_OCCUPY_SIZE": {
              "DCACHE_OCCUPY_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for occupy operation. The bits are the counts of cache block. It should be combined with DCACHE_OCCUPY_ADDR_REG.",
                "width": 16
              }
            },
            "DCACHE_PRELOAD_CTRL": {
              "DCACHE_PRELOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable preload operation. It will be cleared by hardware after preload operation done."
              },
              "DCACHE_PRELOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate preload operation is finished."
              },
              "DCACHE_PRELOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of preload operation. 1: descending, 0: ascending."
              }
            },
            "DCACHE_PRELOAD_ADDR": {
              "DCACHE_PRELOAD_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for preload operation. It should be combined with DCACHE_PRELOAD_SIZE_REG.",
                "width": 32
              }
            },
            "DCACHE_PRELOAD_SIZE": {
              "DCACHE_PRELOAD_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for preload operation. The bits are the counts of cache block. It should be combined with DCACHE_PRELOAD_ADDR_REG..",
                "width": 16
              }
            },
            "DCACHE_AUTOLOAD_CTRL": {
              "DCACHE_AUTOLOAD_SCT0_ENA": {
                "bit": 0,
                "description": "The bits are used to enable the first section for autoload operation."
              },
              "DCACHE_AUTOLOAD_SCT1_ENA": {
                "bit": 1,
                "description": "The bits are used to enable the second section for autoload operation."
              },
              "DCACHE_AUTOLOAD_ENA": {
                "bit": 2,
                "description": "The bit is used to enable and disable autoload operation. It is combined with dcache_autoload_done. 1: enable, 0: disable."
              },
              "DCACHE_AUTOLOAD_DONE": {
                "bit": 3,
                "description": "The bit is used to indicate autoload operation is finished."
              },
              "DCACHE_AUTOLOAD_ORDER": {
                "bit": 4,
                "description": "The bits are used to configure the direction of autoload. 1: descending, 0: ascending."
              },
              "DCACHE_AUTOLOAD_RQST": {
                "bit": 5,
                "description": "The bits are used to configure trigger conditions for autoload. 0/3: cache miss, 1: cache hit, 2: both cache miss and hit.",
                "width": 2
              },
              "DCACHE_AUTOLOAD_SIZE": {
                "bit": 7,
                "description": "The bits are used to configure the numbers of the cache block for the issuing autoload operation.",
                "width": 2
              },
              "DCACHE_AUTOLOAD_BUFFER_CLEAR": {
                "bit": 9,
                "description": "The bit is used to clear autoload buffer in dcache."
              }
            },
            "DCACHE_AUTOLOAD_SCT0_ADDR": {
              "DCACHE_AUTOLOAD_SCT0_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of the first section for autoload operation. It should be combined with dcache_autoload_sct0_ena.",
                "width": 32
              }
            },
            "DCACHE_AUTOLOAD_SCT0_SIZE": {
              "DCACHE_AUTOLOAD_SCT0_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length of the first section for autoload operation. It should be combined with dcache_autoload_sct0_ena.",
                "width": 27
              }
            },
            "DCACHE_AUTOLOAD_SCT1_ADDR": {
              "DCACHE_AUTOLOAD_SCT1_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of the second section for autoload operation. It should be combined with dcache_autoload_sct1_ena.",
                "width": 32
              }
            },
            "DCACHE_AUTOLOAD_SCT1_SIZE": {
              "DCACHE_AUTOLOAD_SCT1_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length of the second section for autoload operation. It should be combined with dcache_autoload_sct1_ena.",
                "width": 27
              }
            },
            "ICACHE_CTRL": {
              "ICACHE_ENABLE": {
                "bit": 0,
                "description": "The bit is used to activate the data cache. 0: disable, 1: enable"
              },
              "ICACHE_WAY_MODE": {
                "bit": 1,
                "description": "The bit is used to configure cache way mode.0: 4-way, 1: 8-way"
              },
              "ICACHE_SIZE_MODE": {
                "bit": 2,
                "description": "The bit is used to configure cache memory size.0: 16KB, 1: 32KB"
              },
              "ICACHE_BLOCKSIZE_MODE": {
                "bit": 3,
                "description": "The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes"
              }
            },
            "ICACHE_CTRL1": {
              "ICACHE_SHUT_CORE0_BUS": {
                "bit": 0,
                "description": "The bit is used to disable core0 ibus, 0: enable, 1: disable"
              },
              "ICACHE_SHUT_CORE1_BUS": {
                "bit": 1,
                "description": "The bit is used to disable core1 ibus, 0: enable, 1: disable"
              }
            },
            "ICACHE_TAG_POWER_CTRL": {
              "ICACHE_TAG_MEM_FORCE_ON": {
                "bit": 0,
                "description": "The bit is used to close clock gating of  icache tag memory. 1: close gating, 0: open clock gating."
              },
              "ICACHE_TAG_MEM_FORCE_PD": {
                "bit": 1,
                "description": "The bit is used to power  icache tag memory down, 0: follow rtc_lslp, 1: power down"
              },
              "ICACHE_TAG_MEM_FORCE_PU": {
                "bit": 2,
                "description": "The bit is used to power  icache tag memory up, 0: follow rtc_lslp, 1: power up"
              }
            },
            "ICACHE_PRELOCK_CTRL": {
              "ICACHE_PRELOCK_SCT0_EN": {
                "bit": 0,
                "description": "The bit is used to enable the first section of prelock function."
              },
              "ICACHE_PRELOCK_SCT1_EN": {
                "bit": 1,
                "description": "The bit is used to enable the second section of prelock function."
              }
            },
            "ICACHE_PRELOCK_SCT0_ADDR": {
              "ICACHE_PRELOCK_SCT0_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the first start virtual address of data prelock, which is combined with ICACHE_PRELOCK_SCT0_SIZE_REG",
                "width": 32
              }
            },
            "ICACHE_PRELOCK_SCT1_ADDR": {
              "ICACHE_PRELOCK_SCT1_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the second start virtual address of data prelock, which is combined with ICACHE_PRELOCK_SCT1_SIZE_REG",
                "width": 32
              }
            },
            "ICACHE_PRELOCK_SCT_SIZE": {
              "ICACHE_PRELOCK_SCT1_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the second length of data locking, which is combined with ICACHE_PRELOCK_SCT1_ADDR_REG",
                "width": 16
              },
              "ICACHE_PRELOCK_SCT0_SIZE": {
                "bit": 16,
                "description": "The bits are used to configure the first length of data locking, which is combined with ICACHE_PRELOCK_SCT0_ADDR_REG",
                "width": 16
              }
            },
            "ICACHE_LOCK_CTRL": {
              "ICACHE_LOCK_ENA": {
                "bit": 0,
                "description": "The bit is used to enable lock operation. It will be cleared by hardware after lock operation done."
              },
              "ICACHE_UNLOCK_ENA": {
                "bit": 1,
                "description": "The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done."
              },
              "ICACHE_LOCK_DONE": {
                "bit": 2,
                "description": "The bit is used to indicate unlock/lock operation is finished."
              }
            },
            "ICACHE_LOCK_ADDR": {
              "ICACHE_LOCK_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for lock operations. It should be combined with ICACHE_LOCK_SIZE_REG.",
                "width": 32
              }
            },
            "ICACHE_LOCK_SIZE": {
              "ICACHE_LOCK_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for lock operations. The bits are the counts of cache block. It should be combined with ICACHE_LOCK_ADDR_REG.",
                "width": 16
              }
            },
            "ICACHE_SYNC_CTRL": {
              "ICACHE_INVALIDATE_ENA": {
                "bit": 0,
                "description": "The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done."
              },
              "ICACHE_SYNC_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate invalidate operation is finished."
              }
            },
            "ICACHE_SYNC_ADDR": {
              "ICACHE_SYNC_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for clean operations. It should be combined with ICACHE_SYNC_SIZE_REG.",
                "width": 32
              }
            },
            "ICACHE_SYNC_SIZE": {
              "ICACHE_SYNC_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for sync operations. The bits are the counts of cache block. It should be combined with ICACHE_SYNC_ADDR_REG.",
                "width": 23
              }
            },
            "ICACHE_PRELOAD_CTRL": {
              "ICACHE_PRELOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable preload operation. It will be cleared by hardware after preload operation done."
              },
              "ICACHE_PRELOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate preload operation is finished."
              },
              "ICACHE_PRELOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of preload operation. 1: descending, 0: ascending."
              }
            },
            "ICACHE_PRELOAD_ADDR": {
              "ICACHE_PRELOAD_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for preload operation. It should be combined with ICACHE_PRELOAD_SIZE_REG.",
                "width": 32
              }
            },
            "ICACHE_PRELOAD_SIZE": {
              "ICACHE_PRELOAD_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for preload operation. The bits are the counts of cache block. It should be combined with ICACHE_PRELOAD_ADDR_REG..",
                "width": 16
              }
            },
            "ICACHE_AUTOLOAD_CTRL": {
              "ICACHE_AUTOLOAD_SCT0_ENA": {
                "bit": 0,
                "description": "The bits are used to enable the first section for autoload operation."
              },
              "ICACHE_AUTOLOAD_SCT1_ENA": {
                "bit": 1,
                "description": "The bits are used to enable the second section for autoload operation."
              },
              "ICACHE_AUTOLOAD_ENA": {
                "bit": 2,
                "description": "The bit is used to enable and disable autoload operation. It is combined with icache_autoload_done. 1: enable, 0: disable."
              },
              "ICACHE_AUTOLOAD_DONE": {
                "bit": 3,
                "description": "The bit is used to indicate autoload operation is finished."
              },
              "ICACHE_AUTOLOAD_ORDER": {
                "bit": 4,
                "description": "The bits are used to configure the direction of autoload. 1: descending, 0: ascending."
              },
              "ICACHE_AUTOLOAD_RQST": {
                "bit": 5,
                "description": "The bits are used to configure trigger conditions for autoload. 0/3: cache miss, 1: cache hit, 2: both cache miss and hit.",
                "width": 2
              },
              "ICACHE_AUTOLOAD_SIZE": {
                "bit": 7,
                "description": "The bits are used to configure the numbers of the cache block for the issuing autoload operation.",
                "width": 2
              },
              "ICACHE_AUTOLOAD_BUFFER_CLEAR": {
                "bit": 9,
                "description": "The bit is used to clear autoload buffer in icache."
              }
            },
            "ICACHE_AUTOLOAD_SCT0_ADDR": {
              "ICACHE_AUTOLOAD_SCT0_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of the first section for autoload operation. It should be combined with icache_autoload_sct0_ena.",
                "width": 32
              }
            },
            "ICACHE_AUTOLOAD_SCT0_SIZE": {
              "ICACHE_AUTOLOAD_SCT0_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length of the first section for autoload operation. It should be combined with icache_autoload_sct0_ena.",
                "width": 27
              }
            },
            "ICACHE_AUTOLOAD_SCT1_ADDR": {
              "ICACHE_AUTOLOAD_SCT1_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of the second section for autoload operation. It should be combined with icache_autoload_sct1_ena.",
                "width": 32
              }
            },
            "ICACHE_AUTOLOAD_SCT1_SIZE": {
              "ICACHE_AUTOLOAD_SCT1_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length of the second section for autoload operation. It should be combined with icache_autoload_sct1_ena.",
                "width": 27
              }
            },
            "IBUS_TO_FLASH_START_VADDR": {
              "IBUS_TO_FLASH_START_VADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of ibus to access flash. The register is used to give constraints to ibus access counter.",
                "width": 32
              }
            },
            "IBUS_TO_FLASH_END_VADDR": {
              "IBUS_TO_FLASH_END_VADDR": {
                "bit": 0,
                "description": "The bits are used to configure the end virtual address of ibus to access flash. The register is used to give constraints to ibus access counter.",
                "width": 32
              }
            },
            "DBUS_TO_FLASH_START_VADDR": {
              "DBUS_TO_FLASH_START_VADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of dbus to access flash. The register is used to give constraints to dbus access counter.",
                "width": 32
              }
            },
            "DBUS_TO_FLASH_END_VADDR": {
              "DBUS_TO_FLASH_END_VADDR": {
                "bit": 0,
                "description": "The bits are used to configure the end virtual address of dbus to access flash. The register is used to give constraints to dbus access counter.",
                "width": 32
              }
            },
            "CACHE_ACS_CNT_CLR": {
              "DCACHE_ACS_CNT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear dcache counter."
              },
              "ICACHE_ACS_CNT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear icache counter."
              }
            },
            "IBUS_ACS_MISS_CNT": {
              "IBUS_ACS_MISS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the cache miss caused by ibus access flash/spiram.",
                "width": 32
              }
            },
            "IBUS_ACS_CNT": {
              "IBUS_ACS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of ibus access flash/spiram through icache.",
                "width": 32
              }
            },
            "DBUS_ACS_FLASH_MISS_CNT": {
              "DBUS_ACS_FLASH_MISS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the cache miss caused by dbus access flash.",
                "width": 32
              }
            },
            "DBUS_ACS_SPIRAM_MISS_CNT": {
              "DBUS_ACS_SPIRAM_MISS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the cache miss caused by dbus access spiram.",
                "width": 32
              }
            },
            "DBUS_ACS_CNT": {
              "DBUS_ACS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of dbus access flash/spiram through dcache.",
                "width": 32
              }
            },
            "CACHE_ILG_INT_ENA": {
              "ICACHE_SYNC_OP_FAULT_INT_ENA": {
                "bit": 0,
                "description": "The bit is used to enable interrupt by sync configurations fault."
              },
              "ICACHE_PRELOAD_OP_FAULT_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable interrupt by preload configurations fault."
              },
              "DCACHE_SYNC_OP_FAULT_INT_ENA": {
                "bit": 2,
                "description": "The bit is used to enable interrupt by sync configurations fault."
              },
              "DCACHE_PRELOAD_OP_FAULT_INT_ENA": {
                "bit": 3,
                "description": "The bit is used to enable interrupt by preload configurations fault."
              },
              "DCACHE_WRITE_FLASH_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable interrupt by dcache trying to write flash."
              },
              "MMU_ENTRY_FAULT_INT_ENA": {
                "bit": 5,
                "description": "The bit is used to enable interrupt by mmu entry fault."
              },
              "DCACHE_OCCUPY_EXC_INT_ENA": {
                "bit": 6,
                "description": "The bit is used to enable interrupt by dcache trying to replace a line whose blocks all have been occupied by occupy-mode."
              },
              "IBUS_CNT_OVF_INT_ENA": {
                "bit": 7,
                "description": "The bit is used to enable interrupt by ibus counter overflow."
              },
              "DBUS_CNT_OVF_INT_ENA": {
                "bit": 8,
                "description": "The bit is used to enable interrupt by dbus counter overflow."
              }
            },
            "CACHE_ILG_INT_CLR": {
              "ICACHE_SYNC_OP_FAULT_INT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear interrupt by sync configurations fault."
              },
              "ICACHE_PRELOAD_OP_FAULT_INT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear interrupt by preload configurations fault."
              },
              "DCACHE_SYNC_OP_FAULT_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear interrupt by sync configurations fault."
              },
              "DCACHE_PRELOAD_OP_FAULT_INT_CLR": {
                "bit": 3,
                "description": "The bit is used to clear interrupt by preload configurations fault."
              },
              "DCACHE_WRITE_FLASH_INT_CLR": {
                "bit": 4,
                "description": "The bit is used to clear interrupt by dcache trying to write flash."
              },
              "MMU_ENTRY_FAULT_INT_CLR": {
                "bit": 5,
                "description": "The bit is used to clear interrupt by mmu entry fault."
              },
              "DCACHE_OCCUPY_EXC_INT_CLR": {
                "bit": 6,
                "description": "The bit is used to clear interrupt by dcache trying to replace a line whose blocks all have been occupied by occupy-mode."
              },
              "IBUS_CNT_OVF_INT_CLR": {
                "bit": 7,
                "description": "The bit is used to clear interrupt by ibus counter overflow."
              },
              "DBUS_CNT_OVF_INT_CLR": {
                "bit": 8,
                "description": "The bit is used to clear interrupt by dbus counter overflow."
              }
            },
            "CACHE_ILG_INT_ST": {
              "ICACHE_SYNC_OP_FAULT_ST": {
                "bit": 0,
                "description": "The bit is used to indicate interrupt by sync configurations fault."
              },
              "ICACHE_PRELOAD_OP_FAULT_ST": {
                "bit": 1,
                "description": "The bit is used to indicate interrupt by preload configurations fault."
              },
              "DCACHE_SYNC_OP_FAULT_ST": {
                "bit": 2,
                "description": "The bit is used to indicate interrupt by sync configurations fault."
              },
              "DCACHE_PRELOAD_OP_FAULT_ST": {
                "bit": 3,
                "description": "The bit is used to indicate interrupt by preload configurations fault."
              },
              "DCACHE_WRITE_FLASH_ST": {
                "bit": 4,
                "description": "The bit is used to indicate interrupt by dcache trying to write flash."
              },
              "MMU_ENTRY_FAULT_ST": {
                "bit": 5,
                "description": "The bit is used to indicate interrupt by mmu entry fault."
              },
              "DCACHE_OCCUPY_EXC_ST": {
                "bit": 6,
                "description": "The bit is used to indicate interrupt by dcache trying to replace a line whose blocks all have been occupied by occupy-mode."
              },
              "IBUS_ACS_CNT_OVF_ST": {
                "bit": 7,
                "description": "The bit is used to indicate interrupt by ibus access flash/spiram counter overflow."
              },
              "IBUS_ACS_MISS_CNT_OVF_ST": {
                "bit": 8,
                "description": "The bit is used to indicate interrupt by ibus access flash/spiram miss counter overflow."
              },
              "DBUS_ACS_CNT_OVF_ST": {
                "bit": 9,
                "description": "The bit is used to indicate interrupt by dbus access flash/spiram counter overflow."
              },
              "DBUS_ACS_FLASH_MISS_CNT_OVF_ST": {
                "bit": 10,
                "description": "The bit is used to indicate interrupt by dbus access flash miss counter overflow."
              },
              "DBUS_ACS_SPIRAM_MISS_CNT_OVF_ST": {
                "bit": 11,
                "description": "The bit is used to indicate interrupt by dbus access spiram miss counter overflow."
              }
            },
            "CORE0_ACS_CACHE_INT_ENA": {
              "CORE0_IBUS_ACS_MSK_IC_INT_ENA": {
                "bit": 0,
                "description": "The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access."
              },
              "CORE0_IBUS_WR_IC_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable interrupt by ibus trying to write icache"
              },
              "CORE0_IBUS_REJECT_INT_ENA": {
                "bit": 2,
                "description": "The bit is used to enable interrupt by authentication fail."
              },
              "CORE0_DBUS_ACS_MSK_DC_INT_ENA": {
                "bit": 3,
                "description": "The bit is used to enable interrupt by cpu access dcache while the corresponding dbus is disabled which include speculative access."
              },
              "CORE0_DBUS_REJECT_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable interrupt by authentication fail."
              }
            },
            "CORE0_ACS_CACHE_INT_CLR": {
              "CORE0_IBUS_ACS_MSK_IC_INT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear interrupt by cpu access icache while the corresponding ibus is disabled or icache is disabled which include speculative access."
              },
              "CORE0_IBUS_WR_IC_INT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear interrupt by ibus trying to write icache"
              },
              "CORE0_IBUS_REJECT_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear interrupt by authentication fail."
              },
              "CORE0_DBUS_ACS_MSK_DC_INT_CLR": {
                "bit": 3,
                "description": "The bit is used to clear interrupt by cpu access dcache while the corresponding dbus is disabled or dcache is disabled which include speculative access."
              },
              "CORE0_DBUS_REJECT_INT_CLR": {
                "bit": 4,
                "description": "The bit is used to clear interrupt by authentication fail."
              }
            },
            "CORE0_ACS_CACHE_INT_ST": {
              "CORE0_IBUS_ACS_MSK_ICACHE_ST": {
                "bit": 0,
                "description": "The bit is used to indicate interrupt by cpu access  icache while the core0_ibus is disabled or icache is disabled which include speculative access."
              },
              "CORE0_IBUS_WR_ICACHE_ST": {
                "bit": 1,
                "description": "The bit is used to indicate interrupt by ibus trying to write icache"
              },
              "CORE0_IBUS_REJECT_ST": {
                "bit": 2,
                "description": "The bit is used to indicate interrupt by authentication fail."
              },
              "CORE0_DBUS_ACS_MSK_DCACHE_ST": {
                "bit": 3,
                "description": "The bit is used to indicate interrupt by cpu access dcache while the core0_dbus is disabled or dcache is disabled which include speculative access."
              },
              "CORE0_DBUS_REJECT_ST": {
                "bit": 4,
                "description": "The bit is used to indicate interrupt by authentication fail."
              }
            },
            "CORE1_ACS_CACHE_INT_ENA": {
              "CORE1_IBUS_ACS_MSK_IC_INT_ENA": {
                "bit": 0,
                "description": "The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access."
              },
              "CORE1_IBUS_WR_IC_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable interrupt by ibus trying to write icache"
              },
              "CORE1_IBUS_REJECT_INT_ENA": {
                "bit": 2,
                "description": "The bit is used to enable interrupt by authentication fail."
              },
              "CORE1_DBUS_ACS_MSK_DC_INT_ENA": {
                "bit": 3,
                "description": "The bit is used to enable interrupt by cpu access dcache while the corresponding dbus is disabled which include speculative access."
              },
              "CORE1_DBUS_REJECT_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable interrupt by authentication fail."
              }
            },
            "CORE1_ACS_CACHE_INT_CLR": {
              "CORE1_IBUS_ACS_MSK_IC_INT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear interrupt by cpu access icache while the corresponding ibus is disabled or icache is disabled which include speculative access."
              },
              "CORE1_IBUS_WR_IC_INT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear interrupt by ibus trying to write icache"
              },
              "CORE1_IBUS_REJECT_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear interrupt by authentication fail."
              },
              "CORE1_DBUS_ACS_MSK_DC_INT_CLR": {
                "bit": 3,
                "description": "The bit is used to clear interrupt by cpu access dcache while the corresponding dbus is disabled or dcache is disabled which include speculative access."
              },
              "CORE1_DBUS_REJECT_INT_CLR": {
                "bit": 4,
                "description": "The bit is used to clear interrupt by authentication fail."
              }
            },
            "CORE1_ACS_CACHE_INT_ST": {
              "CORE1_IBUS_ACS_MSK_ICACHE_ST": {
                "bit": 0,
                "description": "The bit is used to indicate interrupt by cpu access  icache while the core1_ibus is disabled or  icache is disabled which include speculative access."
              },
              "CORE1_IBUS_WR_ICACHE_ST": {
                "bit": 1,
                "description": "The bit is used to indicate interrupt by ibus trying to write icache"
              },
              "CORE1_IBUS_REJECT_ST": {
                "bit": 2,
                "description": "The bit is used to indicate interrupt by authentication fail."
              },
              "CORE1_DBUS_ACS_MSK_DCACHE_ST": {
                "bit": 3,
                "description": "The bit is used to indicate interrupt by cpu access dcache while the core1_dbus is disabled or dcache is disabled which include speculative access."
              },
              "CORE1_DBUS_REJECT_ST": {
                "bit": 4,
                "description": "The bit is used to indicate interrupt by authentication fail."
              }
            },
            "CORE0_DBUS_REJECT_ST": {
              "CORE0_DBUS_TAG_ATTR": {
                "bit": 0,
                "description": "The bits are used to indicate the attribute of data from external memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able.",
                "width": 3
              },
              "CORE0_DBUS_ATTR": {
                "bit": 3,
                "description": "The bits are used to indicate the attribute of CPU access dbus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able.",
                "width": 3
              },
              "CORE0_DBUS_WORLD": {
                "bit": 6,
                "description": "The bit is used to indicate the world of CPU access dbus when authentication fail. 0: WORLD0, 1: WORLD1"
              }
            },
            "CORE0_DBUS_REJECT_VADDR": {
              "CORE0_DBUS_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address of CPU access dbus when authentication fail.",
                "width": 32
              }
            },
            "CORE0_IBUS_REJECT_ST": {
              "CORE0_IBUS_TAG_ATTR": {
                "bit": 0,
                "description": "The bits are used to indicate the attribute of data from external memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able.",
                "width": 3
              },
              "CORE0_IBUS_ATTR": {
                "bit": 3,
                "description": "The bits are used to indicate the attribute of CPU access ibus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able",
                "width": 3
              },
              "CORE0_IBUS_WORLD": {
                "bit": 6,
                "description": "The bit is used to indicate the world of CPU access ibus when authentication fail. 0: WORLD0, 1: WORLD1"
              }
            },
            "CORE0_IBUS_REJECT_VADDR": {
              "CORE0_IBUS_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address of CPU access  ibus when authentication fail.",
                "width": 32
              }
            },
            "CORE1_DBUS_REJECT_ST": {
              "CORE1_DBUS_TAG_ATTR": {
                "bit": 0,
                "description": "The bits are used to indicate the attribute of data from external memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able.",
                "width": 3
              },
              "CORE1_DBUS_ATTR": {
                "bit": 3,
                "description": "The bits are used to indicate the attribute of CPU access dbus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able.",
                "width": 3
              },
              "CORE1_DBUS_WORLD": {
                "bit": 6,
                "description": "The bit is used to indicate the world of CPU access dbus when authentication fail. 0: WORLD0, 1: WORLD1"
              }
            },
            "CORE1_DBUS_REJECT_VADDR": {
              "CORE1_DBUS_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address of CPU access dbus when authentication fail.",
                "width": 32
              }
            },
            "CORE1_IBUS_REJECT_ST": {
              "CORE1_IBUS_TAG_ATTR": {
                "bit": 0,
                "description": "The bits are used to indicate the attribute of data from external memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able.",
                "width": 3
              },
              "CORE1_IBUS_ATTR": {
                "bit": 3,
                "description": "The bits are used to indicate the attribute of CPU access ibus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able",
                "width": 3
              },
              "CORE1_IBUS_WORLD": {
                "bit": 6,
                "description": "The bit is used to indicate the world of CPU access ibus when authentication fail. 0: WORLD0, 1: WORLD1"
              }
            },
            "CORE1_IBUS_REJECT_VADDR": {
              "CORE1_IBUS_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address of CPU access  ibus when authentication fail.",
                "width": 32
              }
            },
            "CACHE_MMU_FAULT_CONTENT": {
              "CACHE_MMU_FAULT_CONTENT": {
                "bit": 0,
                "description": "The bits are used to indicate the content of mmu entry which cause mmu fault..",
                "width": 16
              },
              "CACHE_MMU_FAULT_CODE": {
                "bit": 16,
                "description": "The right-most 3 bits are used to indicate the operations which cause mmu fault occurrence. 0: default, 1: cpu miss, 2: preload miss, 3: writeback, 4: cpu miss evict recovery address, 5: load miss evict recovery address, 6: external dma tx, 7: external dma rx. The most significant bit is used to indicate this operation occurs in which one icache.",
                "width": 4
              }
            },
            "CACHE_MMU_FAULT_VADDR": {
              "CACHE_MMU_FAULT_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address which cause mmu fault..",
                "width": 32
              }
            },
            "CACHE_WRAP_AROUND_CTRL": {
              "CACHE_FLASH_WRAP_AROUND": {
                "bit": 0,
                "description": "The bit is used to enable wrap around mode when read data from flash."
              },
              "CACHE_SRAM_RD_WRAP_AROUND": {
                "bit": 1,
                "description": "The bit is used to enable wrap around mode when read data from spiram."
              }
            },
            "CACHE_MMU_POWER_CTRL": {
              "CACHE_MMU_MEM_FORCE_ON": {
                "bit": 0,
                "description": "The bit is used to enable clock gating to save power when access mmu memory, 0: enable, 1: disable"
              },
              "CACHE_MMU_MEM_FORCE_PD": {
                "bit": 1,
                "description": "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power down"
              },
              "CACHE_MMU_MEM_FORCE_PU": {
                "bit": 2,
                "description": "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power up"
              }
            },
            "CACHE_STATE": {
              "ICACHE_STATE": {
                "bit": 0,
                "description": "The bit is used to indicate whether  icache main fsm is in idle state or not. 1: in idle state,  0: not in idle state",
                "width": 12
              },
              "DCACHE_STATE": {
                "bit": 12,
                "description": "The bit is used to indicate whether dcache main fsm is in idle state or not. 1: in idle state,  0: not in idle state",
                "width": 12
              }
            },
            "CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE": {
              "RECORD_DISABLE_DB_ENCRYPT": {
                "bit": 0,
                "description": "Reserved"
              },
              "RECORD_DISABLE_G0CB_DECRYPT": {
                "bit": 1,
                "description": "Reserved"
              }
            },
            "CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON": {
              "CLK_FORCE_ON_MANUAL_CRYPT": {
                "bit": 0,
                "description": "The bit is used to close clock gating of manual crypt clock. 1: close gating, 0: open clock gating."
              },
              "CLK_FORCE_ON_AUTO_CRYPT": {
                "bit": 1,
                "description": "The bit is used to close clock gating of automatic crypt clock. 1: close gating, 0: open clock gating."
              },
              "CLK_FORCE_ON_CRYPT": {
                "bit": 2,
                "description": "The bit is used to close clock gating of external memory encrypt and decrypt clock. 1: close gating, 0: open clock gating."
              }
            },
            "CACHE_BRIDGE_ARBITER_CTRL": {
              "ALLOC_WB_HOLD_ARBITER": {
                "bit": 0,
                "description": "Reserved"
              }
            },
            "CACHE_PRELOAD_INT_CTRL": {
              "ICACHE_PRELOAD_INT_ST": {
                "bit": 0,
                "description": "The bit is used to indicate the interrupt by  icache pre-load done."
              },
              "ICACHE_PRELOAD_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable the interrupt by  icache pre-load done."
              },
              "ICACHE_PRELOAD_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear the interrupt by  icache pre-load done."
              },
              "DCACHE_PRELOAD_INT_ST": {
                "bit": 3,
                "description": "The bit is used to indicate the interrupt by dcache pre-load done."
              },
              "DCACHE_PRELOAD_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable the interrupt by dcache pre-load done."
              },
              "DCACHE_PRELOAD_INT_CLR": {
                "bit": 5,
                "description": "The bit is used to clear the interrupt by dcache pre-load done."
              }
            },
            "CACHE_SYNC_INT_CTRL": {
              "ICACHE_SYNC_INT_ST": {
                "bit": 0,
                "description": "The bit is used to indicate the interrupt by  icache sync done."
              },
              "ICACHE_SYNC_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable the interrupt by  icache sync done."
              },
              "ICACHE_SYNC_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear the interrupt by  icache sync done."
              },
              "DCACHE_SYNC_INT_ST": {
                "bit": 3,
                "description": "The bit is used to indicate the interrupt by dcache sync done."
              },
              "DCACHE_SYNC_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable the interrupt by dcache sync done."
              },
              "DCACHE_SYNC_INT_CLR": {
                "bit": 5,
                "description": "The bit is used to clear the interrupt by dcache sync done."
              }
            },
            "CACHE_MMU_OWNER": {
              "CACHE_MMU_OWNER": {
                "bit": 0,
                "description": "The bits are used to specify the owner of MMU.bit0: icache, bit1: dcache, bit2: dma, bit3: reserved.",
                "width": 24
              }
            },
            "CACHE_CONF_MISC": {
              "CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT": {
                "bit": 0,
                "description": "The bit is used to disable checking mmu entry fault by preload operation."
              },
              "CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT": {
                "bit": 1,
                "description": "The bit is used to disable checking mmu entry fault by sync operation."
              },
              "CACHE_TRACE_ENA": {
                "bit": 2,
                "description": "The bit is used to enable cache trace function."
              }
            },
            "DCACHE_FREEZE": {
              "ENA": {
                "bit": 0,
                "description": "The bit is used to enable dcache freeze mode"
              },
              "MODE": {
                "bit": 1,
                "description": "The bit is used to configure freeze mode, 0:  assert busy if CPU miss 1: assert hit if CPU miss"
              },
              "DONE": {
                "bit": 2,
                "description": "The bit is used to indicate dcache freeze success"
              }
            },
            "ICACHE_FREEZE": {
              "ENA": {
                "bit": 0,
                "description": "The bit is used to enable icache freeze mode"
              },
              "MODE": {
                "bit": 1,
                "description": "The bit is used to configure freeze mode, 0:  assert busy if CPU miss 1: assert hit if CPU miss"
              },
              "DONE": {
                "bit": 2,
                "description": "The bit is used to indicate icache freeze success"
              }
            },
            "ICACHE_ATOMIC_OPERATE_ENA": {
              "ICACHE_ATOMIC_OPERATE_ENA": {
                "bit": 0,
                "description": "The bit is used to activate icache atomic operation protection. In this case, sync/lock operation can not interrupt miss-work. This feature does not work during invalidateAll operation."
              }
            },
            "DCACHE_ATOMIC_OPERATE_ENA": {
              "DCACHE_ATOMIC_OPERATE_ENA": {
                "bit": 0,
                "description": "The bit is used to activate dcache atomic operation protection. In this case, sync/lock/occupy operation can not interrupt miss-work. This feature does not work during invalidateAll operation."
              }
            },
            "CACHE_REQUEST": {
              "BYPASS": {
                "bit": 0,
                "description": "The bit is used to disable request recording which could cause performance issue"
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "Reserved"
              }
            },
            "CACHE_TAG_OBJECT_CTRL": {
              "ICACHE_TAG_OBJECT": {
                "bit": 0,
                "description": "Set this bit to set icache tag memory as object. This bit should be onehot with the others fields inside this register."
              },
              "DCACHE_TAG_OBJECT": {
                "bit": 1,
                "description": "Set this bit to set dcache tag memory as object. This bit should be onehot with the others fields inside this register."
              }
            },
            "CACHE_TAG_WAY_OBJECT": {
              "CACHE_TAG_WAY_OBJECT": {
                "bit": 0,
                "description": "Set this bits to select which way of the tag-object will be accessed. 0: way0, 1: way1, 2: way2, 3: way3, .., 7: way7.",
                "width": 3
              }
            },
            "CACHE_VADDR": {
              "CACHE_VADDR": {
                "bit": 0,
                "description": "Those bits stores the virtual address which will decide where inside the specified tag memory object will be accessed.",
                "width": 32
              }
            },
            "CACHE_TAG_CONTENT": {
              "CACHE_TAG_CONTENT": {
                "bit": 0,
                "description": "This is a constant place where we can write data to or read data from the tag memory on the specified cache.",
                "width": 32
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "version information.",
                "width": 28
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO",
              "base": "0x60004000",
              "irq": 16
            },
            {
              "name": "GPIO_SD",
              "base": "0x60004F00"
            }
          ],
          "registers": {
            "BT_SELECT": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO bit select register"
            },
            "OUT": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO output register for GPIO0-31"
            },
            "OUT_W1TS": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO output set register for GPIO0-31"
            },
            "OUT_W1TC": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO output clear register for GPIO0-31"
            },
            "OUT1": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO output register for GPIO32-53"
            },
            "OUT1_W1TS": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO output set register for GPIO32-53"
            },
            "OUT1_W1TC": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO output clear register for GPIO32-53"
            },
            "SDIO_SELECT": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO sdio select register"
            },
            "ENABLE": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO output enable register for GPIO0-31"
            },
            "ENABLE_W1TS": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO output enable set register for GPIO0-31"
            },
            "ENABLE_W1TC": {
              "offset": "0x28",
              "size": 32,
              "description": "GPIO output enable clear register for GPIO0-31"
            },
            "ENABLE1": {
              "offset": "0x2C",
              "size": 32,
              "description": "GPIO output enable register for GPIO32-53"
            },
            "ENABLE1_W1TS": {
              "offset": "0x30",
              "size": 32,
              "description": "GPIO output enable set register for GPIO32-53"
            },
            "ENABLE1_W1TC": {
              "offset": "0x34",
              "size": 32,
              "description": "GPIO output enable clear register for GPIO32-53"
            },
            "STRAP": {
              "offset": "0x38",
              "size": 32,
              "description": "pad strapping register"
            },
            "IN": {
              "offset": "0x3C",
              "size": 32,
              "description": "GPIO input register for GPIO0-31"
            },
            "IN1": {
              "offset": "0x40",
              "size": 32,
              "description": "GPIO input register for GPIO32-53"
            },
            "STATUS": {
              "offset": "0x44",
              "size": 32,
              "description": "GPIO interrupt status register for GPIO0-31"
            },
            "STATUS_W1TS": {
              "offset": "0x48",
              "size": 32,
              "description": "GPIO interrupt status set register for GPIO0-31"
            },
            "STATUS_W1TC": {
              "offset": "0x4C",
              "size": 32,
              "description": "GPIO interrupt status clear register for GPIO0-31"
            },
            "STATUS1": {
              "offset": "0x50",
              "size": 32,
              "description": "GPIO interrupt status register for GPIO32-53"
            },
            "STATUS1_W1TS": {
              "offset": "0x54",
              "size": 32,
              "description": "GPIO interrupt status set register for GPIO32-53"
            },
            "STATUS1_W1TC": {
              "offset": "0x58",
              "size": 32,
              "description": "GPIO interrupt status clear register for GPIO32-53"
            },
            "PCPU_INT": {
              "offset": "0x5C",
              "size": 32,
              "description": "GPIO PRO_CPU interrupt status register for GPIO0-31"
            },
            "PCPU_NMI_INT": {
              "offset": "0x60",
              "size": 32,
              "description": "GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-31"
            },
            "CPUSDIO_INT": {
              "offset": "0x64",
              "size": 32,
              "description": "GPIO CPUSDIO interrupt status register for GPIO0-31"
            },
            "PCPU_INT1": {
              "offset": "0x68",
              "size": 32,
              "description": "GPIO PRO_CPU interrupt status register for GPIO32-53"
            },
            "PCPU_NMI_INT1": {
              "offset": "0x6C",
              "size": 32,
              "description": "GPIO PRO_CPU(not shielded) interrupt status register for GPIO32-53"
            },
            "CPUSDIO_INT1": {
              "offset": "0x70",
              "size": 32,
              "description": "GPIO CPUSDIO interrupt status register for GPIO32-53"
            },
            "PIN%s": {
              "offset": "0x74",
              "size": 32,
              "description": "GPIO pin configuration register"
            },
            "STATUS_NEXT": {
              "offset": "0x14C",
              "size": 32,
              "description": "GPIO interrupt source register for GPIO0-31"
            },
            "STATUS_NEXT1": {
              "offset": "0x150",
              "size": 32,
              "description": "GPIO interrupt source register for GPIO32-53"
            },
            "FUNC%s_IN_SEL_CFG": {
              "offset": "0x154",
              "size": 32,
              "description": "GPIO input function configuration register"
            },
            "FUNC%s_OUT_SEL_CFG": {
              "offset": "0x554",
              "size": 32,
              "description": "GPIO output function select register"
            },
            "CLOCK_GATE": {
              "offset": "0x62C",
              "size": 32,
              "description": "GPIO clock gate register"
            },
            "REG_DATE": {
              "offset": "0x6FC",
              "size": 32,
              "description": "GPIO version register"
            }
          },
          "bits": {
            "BT_SELECT": {
              "BT_SEL": {
                "bit": 0,
                "description": "GPIO bit select register",
                "width": 32
              }
            },
            "OUT": {
              "DATA_ORIG": {
                "bit": 0,
                "description": "GPIO output register for GPIO0-31",
                "width": 32
              }
            },
            "OUT_W1TS": {
              "OUT_W1TS": {
                "bit": 0,
                "description": "GPIO output set register for GPIO0-31",
                "width": 32
              }
            },
            "OUT_W1TC": {
              "OUT_W1TC": {
                "bit": 0,
                "description": "GPIO output clear register for GPIO0-31",
                "width": 32
              }
            },
            "OUT1": {
              "DATA_ORIG": {
                "bit": 0,
                "description": "GPIO output register for GPIO32-53",
                "width": 22
              }
            },
            "OUT1_W1TS": {
              "OUT1_W1TS": {
                "bit": 0,
                "description": "GPIO output set register for GPIO32-53",
                "width": 22
              }
            },
            "OUT1_W1TC": {
              "OUT1_W1TC": {
                "bit": 0,
                "description": "GPIO output clear register for GPIO32-53",
                "width": 22
              }
            },
            "SDIO_SELECT": {
              "SDIO_SEL": {
                "bit": 0,
                "description": "GPIO sdio select register",
                "width": 8
              }
            },
            "ENABLE": {
              "DATA": {
                "bit": 0,
                "description": "GPIO output enable register for GPIO0-31",
                "width": 32
              }
            },
            "ENABLE_W1TS": {
              "ENABLE_W1TS": {
                "bit": 0,
                "description": "GPIO output enable set register for GPIO0-31",
                "width": 32
              }
            },
            "ENABLE_W1TC": {
              "ENABLE_W1TC": {
                "bit": 0,
                "description": "GPIO output enable clear register for GPIO0-31",
                "width": 32
              }
            },
            "ENABLE1": {
              "DATA": {
                "bit": 0,
                "description": "GPIO output enable register for GPIO32-53",
                "width": 22
              }
            },
            "ENABLE1_W1TS": {
              "ENABLE1_W1TS": {
                "bit": 0,
                "description": "GPIO output enable set register for GPIO32-53",
                "width": 22
              }
            },
            "ENABLE1_W1TC": {
              "ENABLE1_W1TC": {
                "bit": 0,
                "description": "GPIO output enable clear register for GPIO32-53",
                "width": 22
              }
            },
            "STRAP": {
              "STRAPPING": {
                "bit": 0,
                "description": "pad strapping register",
                "width": 16
              }
            },
            "IN": {
              "DATA_NEXT": {
                "bit": 0,
                "description": "GPIO input register for GPIO0-31",
                "width": 32
              }
            },
            "IN1": {
              "DATA_NEXT": {
                "bit": 0,
                "description": "GPIO input register for GPIO32-53",
                "width": 22
              }
            },
            "STATUS": {
              "INTERRUPT": {
                "bit": 0,
                "description": "GPIO interrupt status register for GPIO0-31",
                "width": 32
              }
            },
            "STATUS_W1TS": {
              "STATUS_W1TS": {
                "bit": 0,
                "description": "GPIO interrupt status set register for GPIO0-31",
                "width": 32
              }
            },
            "STATUS_W1TC": {
              "STATUS_W1TC": {
                "bit": 0,
                "description": "GPIO interrupt status clear register for GPIO0-31",
                "width": 32
              }
            },
            "STATUS1": {
              "INTERRUPT": {
                "bit": 0,
                "description": "GPIO interrupt status register for GPIO32-53",
                "width": 22
              }
            },
            "STATUS1_W1TS": {
              "STATUS1_W1TS": {
                "bit": 0,
                "description": "GPIO interrupt status set register for GPIO32-53",
                "width": 22
              }
            },
            "STATUS1_W1TC": {
              "STATUS1_W1TC": {
                "bit": 0,
                "description": "GPIO interrupt status clear register for GPIO32-53",
                "width": 22
              }
            },
            "PCPU_INT": {
              "PROCPU_INT": {
                "bit": 0,
                "description": "GPIO PRO_CPU interrupt status register for GPIO0-31",
                "width": 32
              }
            },
            "PCPU_NMI_INT": {
              "PROCPU_NMI_INT": {
                "bit": 0,
                "description": "GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-31",
                "width": 32
              }
            },
            "CPUSDIO_INT": {
              "SDIO_INT": {
                "bit": 0,
                "description": "GPIO CPUSDIO interrupt status register for GPIO0-31",
                "width": 32
              }
            },
            "PCPU_INT1": {
              "PROCPU_INT1": {
                "bit": 0,
                "description": "GPIO PRO_CPU interrupt status register for GPIO32-53",
                "width": 22
              }
            },
            "PCPU_NMI_INT1": {
              "PROCPU_NMI_INT1": {
                "bit": 0,
                "description": "GPIO PRO_CPU(not shielded) interrupt status register for GPIO32-53",
                "width": 22
              }
            },
            "CPUSDIO_INT1": {
              "SDIO_INT1": {
                "bit": 0,
                "description": "GPIO CPUSDIO interrupt status register for GPIO32-53",
                "width": 22
              }
            },
            "PIN%s": {
              "SYNC2_BYPASS": {
                "bit": 0,
                "description": "set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge.",
                "width": 2
              },
              "PAD_DRIVER": {
                "bit": 2,
                "description": "set this bit to select pad driver. 1:open-drain. 0:normal."
              },
              "SYNC1_BYPASS": {
                "bit": 3,
                "description": "set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge.",
                "width": 2
              },
              "INT_TYPE": {
                "bit": 7,
                "description": "set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid at high level",
                "width": 3
              },
              "WAKEUP_ENABLE": {
                "bit": 10,
                "description": "set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)"
              },
              "CONFIG": {
                "bit": 11,
                "description": "reserved",
                "width": 2
              },
              "INT_ENA": {
                "bit": 13,
                "description": "set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded) interrupt.",
                "width": 5
              }
            },
            "STATUS_NEXT": {
              "STATUS_INTERRUPT_NEXT": {
                "bit": 0,
                "description": "GPIO interrupt source register for GPIO0-31",
                "width": 32
              }
            },
            "STATUS_NEXT1": {
              "STATUS_INTERRUPT_NEXT1": {
                "bit": 0,
                "description": "GPIO interrupt source register for GPIO32-53",
                "width": 22
              }
            },
            "FUNC%s_IN_SEL_CFG": {
              "IN_SEL": {
                "bit": 0,
                "description": "set this value: s=0-53: connect GPIO[s] to this port. s=0x38: set this port always high level. s=0x3C: set this port always low level.",
                "width": 6
              },
              "IN_INV_SEL": {
                "bit": 6,
                "description": "set this bit to invert input signal. 1:invert. 0:not invert."
              },
              "SEL": {
                "bit": 7,
                "description": "set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO."
              }
            },
            "FUNC%s_OUT_SEL_CFG": {
              "OUT_SEL": {
                "bit": 0,
                "description": "The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-255: output of GPIO[n] equals input of peripheral[s]. s=256: output of GPIO[n] equals GPIO_OUT_REG[n].",
                "width": 9
              },
              "INV_SEL": {
                "bit": 9,
                "description": "set this bit to invert output signal.1:invert.0:not invert."
              },
              "OEN_SEL": {
                "bit": 10,
                "description": "set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output enable signal.0:use peripheral output enable signal."
              },
              "OEN_INV_SEL": {
                "bit": 11,
                "description": "set this bit to invert output enable signal.1:invert.0:not invert."
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "set this bit to enable GPIO clock gate"
              }
            },
            "REG_DATE": {
              "REG_DATE": {
                "bit": 0,
                "description": "version register",
                "width": 28
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x60013000",
              "irq": 11
            },
            {
              "name": "I2C1",
              "base": "0x60027000",
              "irq": 43
            },
            {
              "name": "RTC_I2C",
              "base": "0x60008C00"
            }
          ],
          "registers": {
            "SCL_LOW_PERIOD": {
              "offset": "0x00",
              "size": 32,
              "description": "Configures the low level width of the SCL\nClock"
            },
            "CTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Transmission setting"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "Describe I2C work status."
            },
            "TO": {
              "offset": "0x0C",
              "size": 32,
              "description": "Setting time out control for receiving data."
            },
            "SLAVE_ADDR": {
              "offset": "0x10",
              "size": 32,
              "description": "Local slave address setting"
            },
            "FIFO_ST": {
              "offset": "0x14",
              "size": 32,
              "description": "FIFO status register."
            },
            "FIFO_CONF": {
              "offset": "0x18",
              "size": 32,
              "description": "FIFO configuration register."
            },
            "DATA": {
              "offset": "0x1C",
              "size": 32,
              "description": "Rx FIFO read data."
            },
            "INT_RAW": {
              "offset": "0x20",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_CLR": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "INT_ENA": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_STATUS": {
              "offset": "0x2C",
              "size": 32,
              "description": "Status of captured I2C communication events"
            },
            "SDA_HOLD": {
              "offset": "0x30",
              "size": 32,
              "description": "Configures the hold time after a negative SCL edge."
            },
            "SDA_SAMPLE": {
              "offset": "0x34",
              "size": 32,
              "description": "Configures the sample time after a positive SCL edge."
            },
            "SCL_HIGH_PERIOD": {
              "offset": "0x38",
              "size": 32,
              "description": "Configures the high level width of SCL"
            },
            "SCL_START_HOLD": {
              "offset": "0x40",
              "size": 32,
              "description": "Configures the delay between the SDA and SCL negative edge for a start condition"
            },
            "SCL_RSTART_SETUP": {
              "offset": "0x44",
              "size": 32,
              "description": "Configures the delay between the positive\nedge of SCL and the negative edge of SDA"
            },
            "SCL_STOP_HOLD": {
              "offset": "0x48",
              "size": 32,
              "description": "Configures the delay after the SCL clock\nedge for a stop condition"
            },
            "SCL_STOP_SETUP": {
              "offset": "0x4C",
              "size": 32,
              "description": "Configures the delay between the SDA and\nSCL positive edge for a stop condition"
            },
            "FILTER_CFG": {
              "offset": "0x50",
              "size": 32,
              "description": "SCL and SDA filter configuration register"
            },
            "CLK_CONF": {
              "offset": "0x54",
              "size": 32,
              "description": "I2C CLK configuration register"
            },
            "COMD%s": {
              "offset": "0x58",
              "size": 32,
              "description": "I2C command register %s"
            },
            "SCL_ST_TIME_OUT": {
              "offset": "0x78",
              "size": 32,
              "description": "SCL status time out register"
            },
            "SCL_MAIN_ST_TIME_OUT": {
              "offset": "0x7C",
              "size": 32,
              "description": "SCL main status time out register"
            },
            "SCL_SP_CONF": {
              "offset": "0x80",
              "size": 32,
              "description": "Power configuration register"
            },
            "SCL_STRETCH_CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Set SCL stretch of I2C slave"
            },
            "DATE": {
              "offset": "0xF8",
              "size": 32,
              "description": "Version register"
            },
            "TXFIFO_START_ADDR": {
              "offset": "0x100",
              "size": 32,
              "description": "I2C TXFIFO base address register"
            },
            "RXFIFO_START_ADDR": {
              "offset": "0x180",
              "size": 32,
              "description": "I2C RXFIFO base address register"
            }
          },
          "bits": {
            "SCL_LOW_PERIOD": {
              "SCL_LOW_PERIOD": {
                "bit": 0,
                "description": "This register is used to configure for how long SCL remains low in master mode, in I2C module clock cycles.",
                "width": 9
              }
            },
            "CTR": {
              "SDA_FORCE_OUT": {
                "bit": 0,
                "description": "0: direct output; 1: open drain output."
              },
              "SCL_FORCE_OUT": {
                "bit": 1,
                "description": "0: direct output; 1: open drain output."
              },
              "SAMPLE_SCL_LEVEL": {
                "bit": 2,
                "description": "This register is used to select the sample mode.\n1: sample SDA data on the SCL low level.\n0: sample SDA data on the SCL high level."
              },
              "RX_FULL_ACK_LEVEL": {
                "bit": 3,
                "description": "This register is used to configure the ACK value that need to sent by master when the rx_fifo_cnt has reached the threshold."
              },
              "MS_MODE": {
                "bit": 4,
                "description": "Set this bit to configure the module as an I2C Master. Clear this bit to configure the\nmodule as an I2C Slave."
              },
              "TRANS_START": {
                "bit": 5,
                "description": "Set this bit to start sending the data in txfifo."
              },
              "TX_LSB_FIRST": {
                "bit": 6,
                "description": "This bit is used to control the sending mode for data needing to be sent. \n1: send data from the least significant bit;\n0: send data from the most significant bit."
              },
              "RX_LSB_FIRST": {
                "bit": 7,
                "description": "This bit is used to control the storage mode for received data.\n1: receive data from the least significant bit;\n0: receive data from the most significant bit."
              },
              "CLK_EN": {
                "bit": 8,
                "description": "Reserved"
              },
              "ARBITRATION_EN": {
                "bit": 9,
                "description": "This is the enable bit for arbitration_lost."
              },
              "FSM_RST": {
                "bit": 10,
                "description": "This register is used to reset the scl FMS."
              },
              "CONF_UPGATE": {
                "bit": 11,
                "description": "synchronization bit"
              },
              "SLV_TX_AUTO_START_EN": {
                "bit": 12,
                "description": "This is the enable bit for slave to send data automatically"
              },
              "ADDR_10BIT_RW_CHECK_EN": {
                "bit": 13,
                "description": "This is the enable bit to check if the r/w bit of 10bit addressing consists with I2C protocol"
              },
              "ADDR_BROADCASTING_EN": {
                "bit": 14,
                "description": "This is the enable bit to support the 7bit general call function."
              }
            },
            "SR": {
              "RESP_REC": {
                "bit": 0,
                "description": "The received ACK value in master mode or slave mode. 0: ACK, 1: NACK."
              },
              "SLAVE_RW": {
                "bit": 1,
                "description": "When in slave mode, 1: master reads from slave; 0: master writes to slave."
              },
              "ARB_LOST": {
                "bit": 3,
                "description": "When the I2C controller loses control of SCL line, this register changes to 1."
              },
              "BUS_BUSY": {
                "bit": 4,
                "description": "1: the I2C bus is busy transferring data; 0: the I2C bus is in idle state."
              },
              "SLAVE_ADDRESSED": {
                "bit": 5,
                "description": "When configured as an I2C Slave, and the address sent by the master is\nequal to the address of the slave, then this bit will be of high level."
              },
              "RXFIFO_CNT": {
                "bit": 8,
                "description": "This field represents the amount of data needed to be sent.",
                "width": 6
              },
              "STRETCH_CAUSE": {
                "bit": 14,
                "description": "The cause of stretching SCL low in slave mode. 0:  stretching SCL low at the beginning of I2C read data state. 1: stretching SCL low when I2C Tx FIFO is empty in slave mode. 2: stretching SCL low when I2C Rx FIFO is full in slave mode.",
                "width": 2
              },
              "TXFIFO_CNT": {
                "bit": 18,
                "description": "This field stores the amount of received data in RAM.",
                "width": 6
              },
              "SCL_MAIN_STATE_LAST": {
                "bit": 24,
                "description": "This field indicates the states of the I2C module state machine. \n0: Idle; 1: Address shift; 2: ACK address; 3: Rx data; 4: Tx data; 5: Send ACK; 6: Wait ACK",
                "width": 3
              },
              "SCL_STATE_LAST": {
                "bit": 28,
                "description": "This field indicates the states of the state machine used to produce SCL.\n0: Idle; 1: Start; 2: Negative edge; 3: Low; 4: Positive edge; 5: High; 6: Stop",
                "width": 3
              }
            },
            "TO": {
              "TIME_OUT_VALUE": {
                "bit": 0,
                "description": "This register is used to configure the timeout for receiving a data bit in APB\nclock cycles.",
                "width": 5
              },
              "TIME_OUT_EN": {
                "bit": 5,
                "description": "This is the enable bit for time out control."
              }
            },
            "SLAVE_ADDR": {
              "SLAVE_ADDR": {
                "bit": 0,
                "description": "When configured as an I2C Slave, this field is used to configure the slave address.",
                "width": 15
              },
              "ADDR_10BIT_EN": {
                "bit": 31,
                "description": "This field is used to enable the slave 10-bit addressing mode in master mode."
              }
            },
            "FIFO_ST": {
              "RXFIFO_RADDR": {
                "bit": 0,
                "description": "This is the offset address of the APB reading from rxfifo",
                "width": 5
              },
              "RXFIFO_WADDR": {
                "bit": 5,
                "description": "This is the offset address of i2c module receiving data and writing to rxfifo.",
                "width": 5
              },
              "TXFIFO_RADDR": {
                "bit": 10,
                "description": "This is the offset address of i2c module reading from txfifo.",
                "width": 5
              },
              "TXFIFO_WADDR": {
                "bit": 15,
                "description": "This is the offset address of APB bus writing to txfifo.",
                "width": 5
              },
              "SLAVE_RW_POINT": {
                "bit": 22,
                "description": "The received data in I2C slave mode.",
                "width": 8
              }
            },
            "FIFO_CONF": {
              "RXFIFO_WM_THRHD": {
                "bit": 0,
                "description": "The water mark threshold of rx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than reg_rxfifo_wm_thrhd[4:0], reg_rxfifo_wm_int_raw bit will be valid.",
                "width": 5
              },
              "TXFIFO_WM_THRHD": {
                "bit": 5,
                "description": "The water mark threshold of tx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than reg_txfifo_wm_thrhd[4:0], reg_txfifo_wm_int_raw bit will be valid.",
                "width": 5
              },
              "NONFIFO_EN": {
                "bit": 10,
                "description": "Set this bit to enable APB nonfifo access."
              },
              "FIFO_ADDR_CFG_EN": {
                "bit": 11,
                "description": "When this bit is set to 1, the byte received after the I2C address byte represents the offset address in the I2C Slave RAM."
              },
              "RX_FIFO_RST": {
                "bit": 12,
                "description": "Set this bit to reset rx-fifo."
              },
              "TX_FIFO_RST": {
                "bit": 13,
                "description": "Set this bit to reset tx-fifo."
              },
              "FIFO_PRT_EN": {
                "bit": 14,
                "description": "The control enable bit of FIFO pointer in non-fifo access mode. This bit controls the valid bits and the interrupts of tx/rx_fifo overflow, underflow, full and empty."
              }
            },
            "DATA": {
              "FIFO_RDATA": {
                "bit": 0,
                "description": "The value of rx FIFO read data.",
                "width": 8
              }
            },
            "INT_RAW": {
              "RXFIFO_WM_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt."
              },
              "TXFIFO_WM_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt."
              },
              "RXFIFO_OVF_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt."
              },
              "END_DETECT_INT_RAW": {
                "bit": 3,
                "description": "The raw interrupt bit for the I2C_END_DETECT_INT interrupt."
              },
              "BYTE_TRANS_DONE_INT_RAW": {
                "bit": 4,
                "description": "The raw interrupt bit for the I2C_END_DETECT_INT interrupt."
              },
              "ARBITRATION_LOST_INT_RAW": {
                "bit": 5,
                "description": "The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt."
              },
              "MST_TXFIFO_UDF_INT_RAW": {
                "bit": 6,
                "description": "The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TRANS_COMPLETE_INT_RAW": {
                "bit": 7,
                "description": "The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TIME_OUT_INT_RAW": {
                "bit": 8,
                "description": "The raw interrupt bit for the I2C_TIME_OUT_INT interrupt."
              },
              "TRANS_START_INT_RAW": {
                "bit": 9,
                "description": "The raw interrupt bit for the I2C_TRANS_START_INT interrupt."
              },
              "NACK_INT_RAW": {
                "bit": 10,
                "description": "The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt."
              },
              "TXFIFO_OVF_INT_RAW": {
                "bit": 11,
                "description": "The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt."
              },
              "RXFIFO_UDF_INT_RAW": {
                "bit": 12,
                "description": "The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt."
              },
              "SCL_ST_TO_INT_RAW": {
                "bit": 13,
                "description": "The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt."
              },
              "SCL_MAIN_ST_TO_INT_RAW": {
                "bit": 14,
                "description": "The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt."
              },
              "DET_START_INT_RAW": {
                "bit": 15,
                "description": "The raw interrupt bit for I2C_DET_START_INT interrupt."
              },
              "SLAVE_STRETCH_INT_RAW": {
                "bit": 16,
                "description": "The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt."
              },
              "GENERAL_CALL_INT_RAW": {
                "bit": 17,
                "description": "The raw interrupt bit for I2C_GENARAL_CALL_INT interrupt."
              }
            },
            "INT_CLR": {
              "RXFIFO_WM_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear I2C_RXFIFO_WM_INT interrupt."
              },
              "TXFIFO_WM_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear I2C_TXFIFO_WM_INT interrupt."
              },
              "RXFIFO_OVF_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear I2C_RXFIFO_OVF_INT interrupt."
              },
              "END_DETECT_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the I2C_END_DETECT_INT interrupt."
              },
              "BYTE_TRANS_DONE_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear the I2C_END_DETECT_INT interrupt."
              },
              "ARBITRATION_LOST_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt."
              },
              "MST_TXFIFO_UDF_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TRANS_COMPLETE_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TIME_OUT_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear the I2C_TIME_OUT_INT interrupt."
              },
              "TRANS_START_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear the I2C_TRANS_START_INT interrupt."
              },
              "NACK_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt."
              },
              "TXFIFO_OVF_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear I2C_TXFIFO_OVF_INT interrupt."
              },
              "RXFIFO_UDF_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt."
              },
              "SCL_ST_TO_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear I2C_SCL_ST_TO_INT interrupt."
              },
              "SCL_MAIN_ST_TO_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt."
              },
              "DET_START_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear I2C_DET_START_INT interrupt."
              },
              "SLAVE_STRETCH_INT_CLR": {
                "bit": 16,
                "description": "Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt."
              },
              "GENERAL_CALL_INT_CLR": {
                "bit": 17,
                "description": "Set this bit for I2C_GENARAL_CALL_INT interrupt."
              }
            },
            "INT_ENA": {
              "RXFIFO_WM_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit for I2C_RXFIFO_WM_INT interrupt."
              },
              "TXFIFO_WM_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit for I2C_TXFIFO_WM_INT interrupt."
              },
              "RXFIFO_OVF_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit for I2C_RXFIFO_OVF_INT interrupt."
              },
              "END_DETECT_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit for the I2C_END_DETECT_INT interrupt."
              },
              "BYTE_TRANS_DONE_INT_ENA": {
                "bit": 4,
                "description": "The interrupt enable bit for the I2C_END_DETECT_INT interrupt."
              },
              "ARBITRATION_LOST_INT_ENA": {
                "bit": 5,
                "description": "The interrupt enable bit for the I2C_ARBITRATION_LOST_INT interrupt."
              },
              "MST_TXFIFO_UDF_INT_ENA": {
                "bit": 6,
                "description": "The interrupt enable bit for I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TRANS_COMPLETE_INT_ENA": {
                "bit": 7,
                "description": "The interrupt enable bit for the I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TIME_OUT_INT_ENA": {
                "bit": 8,
                "description": "The interrupt enable bit for the I2C_TIME_OUT_INT interrupt."
              },
              "TRANS_START_INT_ENA": {
                "bit": 9,
                "description": "The interrupt enable bit for the I2C_TRANS_START_INT interrupt."
              },
              "NACK_INT_ENA": {
                "bit": 10,
                "description": "The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt."
              },
              "TXFIFO_OVF_INT_ENA": {
                "bit": 11,
                "description": "The interrupt enable bit for I2C_TXFIFO_OVF_INT interrupt."
              },
              "RXFIFO_UDF_INT_ENA": {
                "bit": 12,
                "description": "The interrupt enable bit for I2C_RXFIFO_UDF_INT  interrupt."
              },
              "SCL_ST_TO_INT_ENA": {
                "bit": 13,
                "description": "The interrupt enable bit for I2C_SCL_ST_TO_INT interrupt."
              },
              "SCL_MAIN_ST_TO_INT_ENA": {
                "bit": 14,
                "description": "The interrupt enable bit for I2C_SCL_MAIN_ST_TO_INT interrupt."
              },
              "DET_START_INT_ENA": {
                "bit": 15,
                "description": "The interrupt enable bit for I2C_DET_START_INT interrupt."
              },
              "SLAVE_STRETCH_INT_ENA": {
                "bit": 16,
                "description": "The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt."
              },
              "GENERAL_CALL_INT_ENA": {
                "bit": 17,
                "description": "The interrupt enable bit for I2C_GENARAL_CALL_INT interrupt."
              }
            },
            "INT_STATUS": {
              "RXFIFO_WM_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt."
              },
              "TXFIFO_WM_INT_ST": {
                "bit": 1,
                "description": "The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt."
              },
              "RXFIFO_OVF_INT_ST": {
                "bit": 2,
                "description": "The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt."
              },
              "END_DETECT_INT_ST": {
                "bit": 3,
                "description": "The masked interrupt status bit for the I2C_END_DETECT_INT interrupt."
              },
              "BYTE_TRANS_DONE_INT_ST": {
                "bit": 4,
                "description": "The masked interrupt status bit for the I2C_END_DETECT_INT interrupt."
              },
              "ARBITRATION_LOST_INT_ST": {
                "bit": 5,
                "description": "The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT interrupt."
              },
              "MST_TXFIFO_UDF_INT_ST": {
                "bit": 6,
                "description": "The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TRANS_COMPLETE_INT_ST": {
                "bit": 7,
                "description": "The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TIME_OUT_INT_ST": {
                "bit": 8,
                "description": "The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt."
              },
              "TRANS_START_INT_ST": {
                "bit": 9,
                "description": "The masked interrupt status bit for the I2C_TRANS_START_INT interrupt."
              },
              "NACK_INT_ST": {
                "bit": 10,
                "description": "The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt."
              },
              "TXFIFO_OVF_INT_ST": {
                "bit": 11,
                "description": "The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt."
              },
              "RXFIFO_UDF_INT_ST": {
                "bit": 12,
                "description": "The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt."
              },
              "SCL_ST_TO_INT_ST": {
                "bit": 13,
                "description": "The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt."
              },
              "SCL_MAIN_ST_TO_INT_ST": {
                "bit": 14,
                "description": "The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt."
              },
              "DET_START_INT_ST": {
                "bit": 15,
                "description": "The masked interrupt status bit for I2C_DET_START_INT interrupt."
              },
              "SLAVE_STRETCH_INT_ST": {
                "bit": 16,
                "description": "The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt."
              },
              "GENERAL_CALL_INT_ST": {
                "bit": 17,
                "description": "The masked interrupt status bit for I2C_GENARAL_CALL_INT interrupt."
              }
            },
            "SDA_HOLD": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the time to hold the data after the negative\nedge of SCL, in I2C module clock cycles.",
                "width": 9
              }
            },
            "SDA_SAMPLE": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure for how long SDA is sampled, in I2C module clock cycles.",
                "width": 9
              }
            },
            "SCL_HIGH_PERIOD": {
              "SCL_HIGH_PERIOD": {
                "bit": 0,
                "description": "This register is used to configure for how long SCL remains high in master mode, in I2C module clock cycles.",
                "width": 9
              },
              "SCL_WAIT_HIGH_PERIOD": {
                "bit": 9,
                "description": "This register is used to configure for the SCL_FSM's waiting period for SCL high level in master mode, in I2C module clock cycles.",
                "width": 7
              }
            },
            "SCL_START_HOLD": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the time between the negative edge\nof SDA and the negative edge of SCL for a START condition, in I2C module clock cycles.",
                "width": 9
              }
            },
            "SCL_RSTART_SETUP": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the time between the positive\nedge of SCL and the negative edge of SDA for a RESTART condition, in I2C module clock cycles.",
                "width": 9
              }
            },
            "SCL_STOP_HOLD": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the delay after the STOP condition,\nin I2C module clock cycles.",
                "width": 9
              }
            },
            "SCL_STOP_SETUP": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the time between the positive edge\nof SCL and the positive edge of SDA, in I2C module clock cycles.",
                "width": 9
              }
            },
            "FILTER_CFG": {
              "SCL_FILTER_THRES": {
                "bit": 0,
                "description": "When a pulse on the SCL input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse.",
                "width": 4
              },
              "SDA_FILTER_THRES": {
                "bit": 4,
                "description": "When a pulse on the SDA input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse.",
                "width": 4
              },
              "SCL_FILTER_EN": {
                "bit": 8,
                "description": "This is the filter enable bit for SCL."
              },
              "SDA_FILTER_EN": {
                "bit": 9,
                "description": "This is the filter enable bit for SDA."
              }
            },
            "CLK_CONF": {
              "SCLK_DIV_NUM": {
                "bit": 0,
                "description": "the integral part of the fractional divisor for i2c module",
                "width": 8
              },
              "SCLK_DIV_A": {
                "bit": 8,
                "description": "the numerator of the fractional part of the fractional divisor for i2c module",
                "width": 6
              },
              "SCLK_DIV_B": {
                "bit": 14,
                "description": "the denominator of the fractional part of the fractional divisor for i2c module",
                "width": 6
              },
              "SCLK_SEL": {
                "bit": 20,
                "description": "The clock selection for i2c module:0-XTAL;1-CLK_8MHz."
              },
              "SCLK_ACTIVE": {
                "bit": 21,
                "description": "The clock switch for i2c module"
              }
            },
            "COMD%s": {
              "COMMAND": {
                "bit": 0,
                "description": "This is the content of command 0. It consists of three parts: \nop_code is the command, 0: RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation.",
                "width": 14
              },
              "COMMAND_DONE": {
                "bit": 31,
                "description": "When command 0 is done in I2C Master mode, this bit changes to high\nlevel."
              }
            },
            "SCL_ST_TIME_OUT": {
              "SCL_ST_TO_I2C": {
                "bit": 0,
                "description": "The threshold value of SCL_FSM state unchanged period. It should be o more than 23",
                "width": 5
              }
            },
            "SCL_MAIN_ST_TIME_OUT": {
              "SCL_MAIN_ST_TO_I2C": {
                "bit": 0,
                "description": "The threshold value of SCL_MAIN_FSM state unchanged period.nIt should be o more than 23",
                "width": 5
              }
            },
            "SCL_SP_CONF": {
              "SCL_RST_SLV_EN": {
                "bit": 0,
                "description": "When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses equals to reg_scl_rst_slv_num[4:0]."
              },
              "SCL_RST_SLV_NUM": {
                "bit": 1,
                "description": "Configure the pulses of SCL generated in I2C master mode. Valid when reg_scl_rst_slv_en is 1.",
                "width": 5
              },
              "SCL_PD_EN": {
                "bit": 6,
                "description": "The power down enable bit for the I2C output SCL line. 1: Power down. 0: Not power down. Set reg_scl_force_out and reg_scl_pd_en to 1 to stretch SCL low."
              },
              "SDA_PD_EN": {
                "bit": 7,
                "description": "The power down enable bit for the I2C output SDA line. 1: Power down. 0: Not power down. Set reg_sda_force_out and reg_sda_pd_en to 1 to stretch SDA low."
              }
            },
            "SCL_STRETCH_CONF": {
              "STRETCH_PROTECT_NUM": {
                "bit": 0,
                "description": "Configure the period of I2C slave stretching SCL line.",
                "width": 10
              },
              "SLAVE_SCL_STRETCH_EN": {
                "bit": 10,
                "description": "The enable bit for slave SCL stretch function. 1: Enable. 0: Disable. The SCL output line will be stretched low when reg_slave_scl_stretch_en is 1 and stretch event happens. The stretch cause can be seen in reg_stretch_cause."
              },
              "SLAVE_SCL_STRETCH_CLR": {
                "bit": 11,
                "description": "Set this bit to clear the I2C slave SCL stretch function."
              },
              "SLAVE_BYTE_ACK_CTL_EN": {
                "bit": 12,
                "description": "The enable bit for slave to control ACK level function."
              },
              "SLAVE_BYTE_ACK_LVL": {
                "bit": 13,
                "description": "Set the ACK level when slave controlling ACK level function enables."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the the version register.",
                "width": 32
              }
            },
            "TXFIFO_START_ADDR": {
              "TXFIFO_START_ADDR": {
                "bit": 0,
                "description": "This is the I2C txfifo first address.",
                "width": 32
              }
            },
            "RXFIFO_START_ADDR": {
              "RXFIFO_START_ADDR": {
                "bit": 0,
                "description": "This is the I2C rxfifo first address.",
                "width": 32
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S0",
              "base": "0x6000F000",
              "irq": 25
            },
            {
              "name": "I2S1",
              "base": "0x6002D000",
              "irq": 26
            }
          ],
          "registers": {
            "INT_RAW": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2S interrupt raw register, valid in level."
            },
            "INT_ST": {
              "offset": "0x10",
              "size": 32,
              "description": "I2S interrupt status register."
            },
            "INT_ENA": {
              "offset": "0x14",
              "size": 32,
              "description": "I2S interrupt enable register."
            },
            "INT_CLR": {
              "offset": "0x18",
              "size": 32,
              "description": "I2S interrupt clear register."
            },
            "RX_CONF": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S RX configure register"
            },
            "TX_CONF": {
              "offset": "0x24",
              "size": 32,
              "description": "I2S TX configure register"
            },
            "RX_CONF1": {
              "offset": "0x28",
              "size": 32,
              "description": "I2S RX configure register 1"
            },
            "TX_CONF1": {
              "offset": "0x2C",
              "size": 32,
              "description": "I2S TX configure register 1"
            },
            "RX_CLKM_CONF": {
              "offset": "0x30",
              "size": 32,
              "description": "I2S RX clock configure register"
            },
            "TX_CLKM_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "I2S TX clock configure register"
            },
            "RX_CLKM_DIV_CONF": {
              "offset": "0x38",
              "size": 32,
              "description": "I2S RX module clock divider configure register"
            },
            "TX_CLKM_DIV_CONF": {
              "offset": "0x3C",
              "size": 32,
              "description": "I2S TX module clock divider configure register"
            },
            "TX_PCM2PDM_CONF": {
              "offset": "0x40",
              "size": 32,
              "description": "I2S TX PCM2PDM configuration register"
            },
            "TX_PCM2PDM_CONF1": {
              "offset": "0x44",
              "size": 32,
              "description": "I2S TX PCM2PDM configuration register"
            },
            "RX_TDM_CTRL": {
              "offset": "0x50",
              "size": 32,
              "description": "I2S TX TDM mode control register"
            },
            "TX_TDM_CTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "I2S TX TDM mode control register"
            },
            "RX_TIMING": {
              "offset": "0x58",
              "size": 32,
              "description": "I2S RX timing control register"
            },
            "TX_TIMING": {
              "offset": "0x5C",
              "size": 32,
              "description": "I2S TX timing control register"
            },
            "LC_HUNG_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "I2S HUNG configure register."
            },
            "RXEOF_NUM": {
              "offset": "0x64",
              "size": 32,
              "description": "I2S RX data number control register."
            },
            "CONF_SIGLE_DATA": {
              "offset": "0x68",
              "size": 32,
              "description": "I2S signal data register"
            },
            "STATE": {
              "offset": "0x6C",
              "size": 32,
              "description": "I2S TX status register"
            },
            "DATE": {
              "offset": "0x80",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "INT_RAW": {
              "RX_DONE_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt status bit  for the i2s_rx_done_int interrupt"
              },
              "TX_DONE_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt status bit  for the i2s_tx_done_int interrupt"
              },
              "RX_HUNG_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt status bit  for the i2s_rx_hung_int interrupt"
              },
              "TX_HUNG_INT_RAW": {
                "bit": 3,
                "description": "The raw interrupt status bit  for the i2s_tx_hung_int interrupt"
              }
            },
            "INT_ST": {
              "RX_DONE_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status bit  for the i2s_rx_done_int interrupt"
              },
              "TX_DONE_INT_ST": {
                "bit": 1,
                "description": "The masked interrupt status bit  for the i2s_tx_done_int interrupt"
              },
              "RX_HUNG_INT_ST": {
                "bit": 2,
                "description": "The masked interrupt status bit  for the i2s_rx_hung_int interrupt"
              },
              "TX_HUNG_INT_ST": {
                "bit": 3,
                "description": "The masked interrupt status bit  for the i2s_tx_hung_int interrupt"
              }
            },
            "INT_ENA": {
              "RX_DONE_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit  for the i2s_rx_done_int interrupt"
              },
              "TX_DONE_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit  for the i2s_tx_done_int interrupt"
              },
              "RX_HUNG_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit  for the i2s_rx_hung_int interrupt"
              },
              "TX_HUNG_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit  for the i2s_tx_hung_int interrupt"
              }
            },
            "INT_CLR": {
              "RX_DONE_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the i2s_rx_done_int interrupt"
              },
              "TX_DONE_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the i2s_tx_done_int interrupt"
              },
              "RX_HUNG_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the i2s_rx_hung_int interrupt"
              },
              "TX_HUNG_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the i2s_tx_hung_int interrupt"
              }
            },
            "RX_CONF": {
              "RX_RESET": {
                "bit": 0,
                "description": "Set this bit to reset receiver"
              },
              "RX_FIFO_RESET": {
                "bit": 1,
                "description": "Set this bit to reset Rx AFIFO"
              },
              "RX_START": {
                "bit": 2,
                "description": "Set this bit to start receiving data"
              },
              "RX_SLAVE_MOD": {
                "bit": 3,
                "description": "Set this bit to enable slave receiver mode"
              },
              "RX_MONO": {
                "bit": 5,
                "description": "Set this bit to enable receiver  in mono mode"
              },
              "RX_BIG_ENDIAN": {
                "bit": 7,
                "description": "I2S Rx byte endian, 1: low addr value to high addr. 0: low addr with low addr value."
              },
              "RX_UPDATE": {
                "bit": 8,
                "description": "Set 1 to update I2S RX registers from APB clock domain to I2S RX clock domain. This bit will be cleared by hardware after update register done."
              },
              "RX_MONO_FST_VLD": {
                "bit": 9,
                "description": "1: The first channel data value is valid in I2S RX mono mode.   0: The second channel data value is valid in I2S RX mono mode."
              },
              "RX_PCM_CONF": {
                "bit": 10,
                "description": "I2S RX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &",
                "width": 2
              },
              "RX_PCM_BYPASS": {
                "bit": 12,
                "description": "Set this bit to bypass Compress/Decompress module for received data."
              },
              "RX_STOP_MODE": {
                "bit": 13,
                "description": "0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start is 0 or RX FIFO is full.",
                "width": 2
              },
              "RX_LEFT_ALIGN": {
                "bit": 15,
                "description": "1: I2S RX left alignment mode. 0: I2S RX right alignment mode."
              },
              "RX_24_FILL_EN": {
                "bit": 16,
                "description": "1: store 24 channel bits to 32 bits. 0:store 24 channel bits to 24 bits."
              },
              "RX_WS_IDLE_POL": {
                "bit": 17,
                "description": "0: WS should be 0 when receiving left channel data, and WS is 1in right channel.  1: WS should be 1 when receiving left channel data, and WS is 0in right channel."
              },
              "RX_BIT_ORDER": {
                "bit": 18,
                "description": "I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big endian, the MSB is received first."
              },
              "RX_TDM_EN": {
                "bit": 19,
                "description": "1: Enable I2S TDM Rx mode . 0: Disable."
              },
              "RX_PDM_EN": {
                "bit": 20,
                "description": "1: Enable I2S PDM Rx mode . 0: Disable."
              },
              "RX_PDM2PCM_EN": {
                "bit": 21,
                "description": "1: Enable PDM2PCM RX mode. 0: DIsable."
              },
              "RX_PDM_SINC_DSR_16_EN": {
                "bit": 22,
                "description": "Configure the down sampling rate of PDM RX filter group1 module. 1: The  down sampling rate is 128. 0: down sampling rate is 64."
              }
            },
            "TX_CONF": {
              "TX_RESET": {
                "bit": 0,
                "description": "Set this bit to reset transmitter"
              },
              "TX_FIFO_RESET": {
                "bit": 1,
                "description": "Set this bit to reset Tx AFIFO"
              },
              "TX_START": {
                "bit": 2,
                "description": "Set this bit to start transmitting data"
              },
              "TX_SLAVE_MOD": {
                "bit": 3,
                "description": "Set this bit to enable slave transmitter mode"
              },
              "TX_MONO": {
                "bit": 5,
                "description": "Set this bit to enable transmitter in mono mode"
              },
              "TX_CHAN_EQUAL": {
                "bit": 6,
                "description": "1: The value of Left channel data is equal to the value of right channel data in I2S TX mono mode or TDM channel select mode. 0: The invalid channel data is reg_i2s_single_data in I2S TX mono mode or TDM channel select mode."
              },
              "TX_BIG_ENDIAN": {
                "bit": 7,
                "description": "I2S Tx byte endian, 1: low addr value to high addr.  0: low addr with low addr value."
              },
              "TX_UPDATE": {
                "bit": 8,
                "description": "Set 1 to update I2S TX registers from APB clock domain to I2S TX clock domain. This bit will be cleared by hardware after update register done."
              },
              "TX_MONO_FST_VLD": {
                "bit": 9,
                "description": "1: The first channel data value is valid in I2S TX mono mode.   0: The second channel data value is valid in I2S TX mono mode."
              },
              "TX_PCM_CONF": {
                "bit": 10,
                "description": "I2S TX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &",
                "width": 2
              },
              "TX_PCM_BYPASS": {
                "bit": 12,
                "description": "Set this bit to bypass  Compress/Decompress module for transmitted data."
              },
              "TX_STOP_EN": {
                "bit": 13,
                "description": "Set this bit to stop disable output BCK signal and WS signal when tx FIFO is emtpy"
              },
              "TX_LEFT_ALIGN": {
                "bit": 15,
                "description": "1: I2S TX left alignment mode. 0: I2S TX right alignment mode."
              },
              "TX_24_FILL_EN": {
                "bit": 16,
                "description": "1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24 channel bits mode"
              },
              "TX_WS_IDLE_POL": {
                "bit": 17,
                "description": "0: WS should be 0 when sending left channel data, and WS is 1in right channel.  1: WS should be 1 when sending left channel data, and WS is 0in right channel."
              },
              "TX_BIT_ORDER": {
                "bit": 18,
                "description": "I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big endian, the MSB is sent first."
              },
              "TX_TDM_EN": {
                "bit": 19,
                "description": "1: Enable I2S TDM Tx mode . 0: Disable."
              },
              "TX_PDM_EN": {
                "bit": 20,
                "description": "1: Enable I2S PDM Tx mode . 0: Disable."
              },
              "TX_CHAN_MOD": {
                "bit": 24,
                "description": "I2S transmitter channel mode configuration bits.",
                "width": 3
              },
              "SIG_LOOPBACK": {
                "bit": 27,
                "description": "Enable signal loop back mode with transmitter module and receiver module sharing the same WS and BCK signals."
              }
            },
            "RX_CONF1": {
              "RX_TDM_WS_WIDTH": {
                "bit": 0,
                "description": "The width of rx_ws_out in TDM mode is (I2S_RX_TDM_WS_WIDTH[6:0] +1) * T_bck",
                "width": 7
              },
              "RX_BCK_DIV_NUM": {
                "bit": 7,
                "description": "Bit clock configuration bits in receiver mode.",
                "width": 6
              },
              "RX_BITS_MOD": {
                "bit": 13,
                "description": "Set the bits to configure the valid data bit length of I2S receiver channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode.",
                "width": 5
              },
              "RX_HALF_SAMPLE_BITS": {
                "bit": 18,
                "description": "I2S Rx half sample bits -1.",
                "width": 6
              },
              "RX_TDM_CHAN_BITS": {
                "bit": 24,
                "description": "The Rx bit number for each channel minus 1in TDM mode.",
                "width": 5
              },
              "RX_MSB_SHIFT": {
                "bit": 29,
                "description": "Set this bit to enable receiver in Phillips standard mode"
              }
            },
            "TX_CONF1": {
              "TX_TDM_WS_WIDTH": {
                "bit": 0,
                "description": "The width of tx_ws_out in TDM mode is (I2S_TX_TDM_WS_WIDTH[6:0] +1) * T_bck",
                "width": 7
              },
              "TX_BCK_DIV_NUM": {
                "bit": 7,
                "description": "Bit clock configuration bits in transmitter mode.",
                "width": 6
              },
              "TX_BITS_MOD": {
                "bit": 13,
                "description": "Set the bits to configure the valid data bit length of I2S transmitter channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode.",
                "width": 5
              },
              "TX_HALF_SAMPLE_BITS": {
                "bit": 18,
                "description": "I2S Tx half sample bits -1.",
                "width": 6
              },
              "TX_TDM_CHAN_BITS": {
                "bit": 24,
                "description": "The Tx bit number for each channel minus 1in TDM mode.",
                "width": 5
              },
              "TX_MSB_SHIFT": {
                "bit": 29,
                "description": "Set this bit to enable transmitter in Phillips standard mode"
              },
              "TX_BCK_NO_DLY": {
                "bit": 30,
                "description": "1: BCK is not delayed to generate pos/neg edge in master mode. 0: BCK is delayed to generate pos/neg edge in master mode."
              }
            },
            "RX_CLKM_CONF": {
              "RX_CLKM_DIV_NUM": {
                "bit": 0,
                "description": "Integral I2S clock divider value",
                "width": 8
              },
              "RX_CLK_ACTIVE": {
                "bit": 26,
                "description": "I2S Rx module clock enable signal."
              },
              "RX_CLK_SEL": {
                "bit": 27,
                "description": "Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.",
                "width": 2
              },
              "MCLK_SEL": {
                "bit": 29,
                "description": "0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module clock as I2S_MCLK_OUT."
              }
            },
            "TX_CLKM_CONF": {
              "TX_CLKM_DIV_NUM": {
                "bit": 0,
                "description": "Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <= a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2, z * [n-div + x * (n+1)-div] + y * (n+1)-div.",
                "width": 8
              },
              "TX_CLK_ACTIVE": {
                "bit": 26,
                "description": "I2S Tx module clock enable signal."
              },
              "TX_CLK_SEL": {
                "bit": 27,
                "description": "Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.",
                "width": 2
              },
              "CLK_EN": {
                "bit": 29,
                "description": "Set this bit to enable clk gate"
              }
            },
            "RX_CLKM_DIV_CONF": {
              "RX_CLKM_DIV_Z": {
                "bit": 0,
                "description": "For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_RX_CLKM_DIV_Z is (a-b).",
                "width": 9
              },
              "RX_CLKM_DIV_Y": {
                "bit": 9,
                "description": "For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_RX_CLKM_DIV_Y is (a%(a-b)).",
                "width": 9
              },
              "RX_CLKM_DIV_X": {
                "bit": 18,
                "description": "For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1.",
                "width": 9
              },
              "RX_CLKM_DIV_YN1": {
                "bit": 27,
                "description": "For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_RX_CLKM_DIV_YN1 is 1."
              }
            },
            "TX_CLKM_DIV_CONF": {
              "TX_CLKM_DIV_Z": {
                "bit": 0,
                "description": "For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_TX_CLKM_DIV_Z is (a-b).",
                "width": 9
              },
              "TX_CLKM_DIV_Y": {
                "bit": 9,
                "description": "For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b)).",
                "width": 9
              },
              "TX_CLKM_DIV_X": {
                "bit": 18,
                "description": "For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1.",
                "width": 9
              },
              "TX_CLKM_DIV_YN1": {
                "bit": 27,
                "description": "For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_TX_CLKM_DIV_YN1 is 1."
              }
            },
            "TX_PCM2PDM_CONF": {
              "TX_PDM_HP_BYPASS": {
                "bit": 0,
                "description": "I2S TX PDM bypass hp filter or not. The option has been removed."
              },
              "TX_PDM_SINC_OSR2": {
                "bit": 1,
                "description": "I2S TX PDM OSR2 value",
                "width": 4
              },
              "TX_PDM_PRESCALE": {
                "bit": 5,
                "description": "I2S TX PDM prescale for sigmadelta",
                "width": 8
              },
              "TX_PDM_HP_IN_SHIFT": {
                "bit": 13,
                "description": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4",
                "width": 2
              },
              "TX_PDM_LP_IN_SHIFT": {
                "bit": 15,
                "description": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4",
                "width": 2
              },
              "TX_PDM_SINC_IN_SHIFT": {
                "bit": 17,
                "description": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4",
                "width": 2
              },
              "TX_PDM_SIGMADELTA_IN_SHIFT": {
                "bit": 19,
                "description": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4",
                "width": 2
              },
              "TX_PDM_SIGMADELTA_DITHER2": {
                "bit": 21,
                "description": "I2S TX PDM sigmadelta dither2 value"
              },
              "TX_PDM_SIGMADELTA_DITHER": {
                "bit": 22,
                "description": "I2S TX PDM sigmadelta dither value"
              },
              "TX_PDM_DAC_2OUT_EN": {
                "bit": 23,
                "description": "I2S TX PDM dac mode enable"
              },
              "TX_PDM_DAC_MODE_EN": {
                "bit": 24,
                "description": "I2S TX PDM dac 2channel enable"
              },
              "PCM2PDM_CONV_EN": {
                "bit": 25,
                "description": "I2S TX PDM Converter enable"
              }
            },
            "TX_PCM2PDM_CONF1": {
              "TX_PDM_FP": {
                "bit": 0,
                "description": "I2S TX PDM Fp",
                "width": 10
              },
              "TX_PDM_FS": {
                "bit": 10,
                "description": "I2S TX PDM Fs",
                "width": 10
              },
              "TX_IIR_HP_MULT12_5": {
                "bit": 20,
                "description": "The fourth parameter of PDM TX IIR_HP filter stage 2 is (504 + I2S_TX_IIR_HP_MULT12_5[2:0])",
                "width": 3
              },
              "TX_IIR_HP_MULT12_0": {
                "bit": 23,
                "description": "The fourth parameter of PDM TX IIR_HP filter stage 1 is (504 + I2S_TX_IIR_HP_MULT12_0[2:0])",
                "width": 3
              }
            },
            "RX_TDM_CTRL": {
              "RX_TDM_PDM_CHAN0_EN": {
                "bit": 0,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 0. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN1_EN": {
                "bit": 1,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 1. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN2_EN": {
                "bit": 2,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 2. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN3_EN": {
                "bit": 3,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 3. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN4_EN": {
                "bit": 4,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 4. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN5_EN": {
                "bit": 5,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 5. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN6_EN": {
                "bit": 6,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 6. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN7_EN": {
                "bit": 7,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 7. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN8_EN": {
                "bit": 8,
                "description": "1: Enable the valid data input of I2S RX TDM channel 8. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN9_EN": {
                "bit": 9,
                "description": "1: Enable the valid data input of I2S RX TDM channel 9. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN10_EN": {
                "bit": 10,
                "description": "1: Enable the valid data input of I2S RX TDM channel 10. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN11_EN": {
                "bit": 11,
                "description": "1: Enable the valid data input of I2S RX TDM channel 11. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN12_EN": {
                "bit": 12,
                "description": "1: Enable the valid data input of I2S RX TDM channel 12. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN13_EN": {
                "bit": 13,
                "description": "1: Enable the valid data input of I2S RX TDM channel 13. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN14_EN": {
                "bit": 14,
                "description": "1: Enable the valid data input of I2S RX TDM channel 14. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN15_EN": {
                "bit": 15,
                "description": "1: Enable the valid data input of I2S RX TDM channel 15. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_TOT_CHAN_NUM": {
                "bit": 16,
                "description": "The total channel number of I2S TX TDM mode.",
                "width": 4
              }
            },
            "TX_TDM_CTRL": {
              "TX_TDM_CHAN0_EN": {
                "bit": 0,
                "description": "1: Enable the valid data output of I2S TX TDM channel 0. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN1_EN": {
                "bit": 1,
                "description": "1: Enable the valid data output of I2S TX TDM channel 1. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN2_EN": {
                "bit": 2,
                "description": "1: Enable the valid data output of I2S TX TDM channel 2. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN3_EN": {
                "bit": 3,
                "description": "1: Enable the valid data output of I2S TX TDM channel 3. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN4_EN": {
                "bit": 4,
                "description": "1: Enable the valid data output of I2S TX TDM channel 4. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN5_EN": {
                "bit": 5,
                "description": "1: Enable the valid data output of I2S TX TDM channel 5. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN6_EN": {
                "bit": 6,
                "description": "1: Enable the valid data output of I2S TX TDM channel 6. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN7_EN": {
                "bit": 7,
                "description": "1: Enable the valid data output of I2S TX TDM channel 7. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN8_EN": {
                "bit": 8,
                "description": "1: Enable the valid data output of I2S TX TDM channel 8. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN9_EN": {
                "bit": 9,
                "description": "1: Enable the valid data output of I2S TX TDM channel 9. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN10_EN": {
                "bit": 10,
                "description": "1: Enable the valid data output of I2S TX TDM channel 10. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN11_EN": {
                "bit": 11,
                "description": "1: Enable the valid data output of I2S TX TDM channel 11. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN12_EN": {
                "bit": 12,
                "description": "1: Enable the valid data output of I2S TX TDM channel 12. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN13_EN": {
                "bit": 13,
                "description": "1: Enable the valid data output of I2S TX TDM channel 13. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN14_EN": {
                "bit": 14,
                "description": "1: Enable the valid data output of I2S TX TDM channel 14. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN15_EN": {
                "bit": 15,
                "description": "1: Enable the valid data output of I2S TX TDM channel 15. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_TOT_CHAN_NUM": {
                "bit": 16,
                "description": "The total channel number of I2S TX TDM mode.",
                "width": 4
              },
              "TX_TDM_SKIP_MSK_EN": {
                "bit": 20,
                "description": "When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM + 1)  channels, and only the data of the enabled channels is sent, then this bit should be set. Clear it when all the data stored in DMA TX buffer is for enabled channels."
              }
            },
            "RX_TIMING": {
              "RX_SD_IN_DM": {
                "bit": 0,
                "description": "The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_SD1_IN_DM": {
                "bit": 4,
                "description": "The delay mode of I2S Rx SD1 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_SD2_IN_DM": {
                "bit": 8,
                "description": "The delay mode of I2S Rx SD2 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_SD3_IN_DM": {
                "bit": 12,
                "description": "The delay mode of I2S Rx SD3 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_WS_OUT_DM": {
                "bit": 16,
                "description": "The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_BCK_OUT_DM": {
                "bit": 20,
                "description": "The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_WS_IN_DM": {
                "bit": 24,
                "description": "The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_BCK_IN_DM": {
                "bit": 28,
                "description": "The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              }
            },
            "TX_TIMING": {
              "TX_SD_OUT_DM": {
                "bit": 0,
                "description": "The delay mode of I2S TX SD output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_SD1_OUT_DM": {
                "bit": 4,
                "description": "The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_WS_OUT_DM": {
                "bit": 16,
                "description": "The delay mode of I2S TX WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_BCK_OUT_DM": {
                "bit": 20,
                "description": "The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_WS_IN_DM": {
                "bit": 24,
                "description": "The delay mode of I2S TX WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_BCK_IN_DM": {
                "bit": 28,
                "description": "The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              }
            },
            "LC_HUNG_CONF": {
              "LC_FIFO_TIMEOUT": {
                "bit": 0,
                "description": "the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt will be triggered when fifo hung counter is equal to this value",
                "width": 8
              },
              "LC_FIFO_TIMEOUT_SHIFT": {
                "bit": 8,
                "description": "The bits are used to scale tick counter threshold. The tick counter is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift",
                "width": 3
              },
              "LC_FIFO_TIMEOUT_ENA": {
                "bit": 11,
                "description": "The enable bit for FIFO timeout"
              }
            },
            "RXEOF_NUM": {
              "RX_EOF_NUM": {
                "bit": 0,
                "description": "The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0] + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel.",
                "width": 12
              }
            },
            "CONF_SIGLE_DATA": {
              "SINGLE_DATA": {
                "bit": 0,
                "description": "The configured constant channel data to be sent out.",
                "width": 32
              }
            },
            "STATE": {
              "TX_IDLE": {
                "bit": 0,
                "description": "1: i2s_tx is idle state. 0: i2s_tx is working."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "I2S version control register",
                "width": 28
              }
            }
          }
        },
        "INTERRUPT": {
          "instances": [
            {
              "name": "INTERRUPT_CORE0",
              "base": "0x600C2000",
              "irq": 0
            },
            {
              "name": "INTERRUPT_CORE1",
              "base": "0x600C2000",
              "irq": 89
            }
          ],
          "registers": {
            "PRO_MAC_INTR_MAP": {
              "offset": "0x00",
              "size": 32,
              "description": "mac interrupt configuration register"
            },
            "MAC_NMI_MAP": {
              "offset": "0x04",
              "size": 32,
              "description": "mac_nmi interrupt configuration register"
            },
            "PWR_INTR_MAP": {
              "offset": "0x08",
              "size": 32,
              "description": "pwr interrupt configuration register"
            },
            "BB_INT_MAP": {
              "offset": "0x0C",
              "size": 32,
              "description": "bb interrupt configuration register"
            },
            "BT_MAC_INT_MAP": {
              "offset": "0x10",
              "size": 32,
              "description": "bb_mac interrupt configuration register"
            },
            "BT_BB_INT_MAP": {
              "offset": "0x14",
              "size": 32,
              "description": "bt_bb interrupt configuration register"
            },
            "BT_BB_NMI_MAP": {
              "offset": "0x18",
              "size": 32,
              "description": "bt_bb_nmi interrupt configuration register"
            },
            "RWBT_IRQ_MAP": {
              "offset": "0x1C",
              "size": 32,
              "description": "rwbt_irq interrupt configuration register"
            },
            "RWBLE_IRQ_MAP": {
              "offset": "0x20",
              "size": 32,
              "description": "rwble_irq interrupt configuration register"
            },
            "RWBT_NMI_MAP": {
              "offset": "0x24",
              "size": 32,
              "description": "rwbt_nmi interrupt configuration register"
            },
            "RWBLE_NMI_MAP": {
              "offset": "0x28",
              "size": 32,
              "description": "rwble_nmi interrupt configuration register"
            },
            "I2C_MST_INT_MAP": {
              "offset": "0x2C",
              "size": 32,
              "description": "i2c_mst interrupt configuration register"
            },
            "SLC0_INTR_MAP": {
              "offset": "0x30",
              "size": 32,
              "description": "slc0 interrupt configuration register"
            },
            "SLC1_INTR_MAP": {
              "offset": "0x34",
              "size": 32,
              "description": "slc1 interrupt configuration register"
            },
            "UHCI0_INTR_MAP": {
              "offset": "0x38",
              "size": 32,
              "description": "uhci0 interrupt configuration register"
            },
            "UHCI1_INTR_MAP": {
              "offset": "0x3C",
              "size": 32,
              "description": "uhci1 interrupt configuration register"
            },
            "GPIO_INTERRUPT_PRO_MAP": {
              "offset": "0x40",
              "size": 32,
              "description": "gpio_interrupt_pro interrupt configuration register"
            },
            "GPIO_INTERRUPT_PRO_NMI_MAP": {
              "offset": "0x44",
              "size": 32,
              "description": "gpio_interrupt_pro_nmi interrupt configuration register"
            },
            "GPIO_INTERRUPT_APP_MAP": {
              "offset": "0x48",
              "size": 32,
              "description": "gpio_interrupt_app interrupt configuration register"
            },
            "GPIO_INTERRUPT_APP_NMI_MAP": {
              "offset": "0x4C",
              "size": 32,
              "description": "gpio_interrupt_app_nmi interrupt configuration register"
            },
            "SPI_INTR_1_MAP": {
              "offset": "0x50",
              "size": 32,
              "description": "spi_intr_1 interrupt configuration register"
            },
            "SPI_INTR_2_MAP": {
              "offset": "0x54",
              "size": 32,
              "description": "spi_intr_2 interrupt configuration register"
            },
            "SPI_INTR_3_MAP": {
              "offset": "0x58",
              "size": 32,
              "description": "spi_intr_3 interrupt configuration register"
            },
            "SPI_INTR_4_MAP": {
              "offset": "0x5C",
              "size": 32,
              "description": "spi_intr_4 interrupt configuration register"
            },
            "LCD_CAM_INT_MAP": {
              "offset": "0x60",
              "size": 32,
              "description": "lcd_cam interrupt configuration register"
            },
            "I2S0_INT_MAP": {
              "offset": "0x64",
              "size": 32,
              "description": "i2s0 interrupt configuration register"
            },
            "I2S1_INT_MAP": {
              "offset": "0x68",
              "size": 32,
              "description": "i2s1 interrupt configuration register"
            },
            "UART_INTR_MAP": {
              "offset": "0x6C",
              "size": 32,
              "description": "uart interrupt configuration register"
            },
            "UART1_INTR_MAP": {
              "offset": "0x70",
              "size": 32,
              "description": "uart1 interrupt configuration register"
            },
            "UART2_INTR_MAP": {
              "offset": "0x74",
              "size": 32,
              "description": "uart2 interrupt configuration register"
            },
            "SDIO_HOST_INTERRUPT_MAP": {
              "offset": "0x78",
              "size": 32,
              "description": "sdio_host interrupt configuration register"
            },
            "PWM0_INTR_MAP": {
              "offset": "0x7C",
              "size": 32,
              "description": "pwm0 interrupt configuration register"
            },
            "PWM1_INTR_MAP": {
              "offset": "0x80",
              "size": 32,
              "description": "pwm1 interrupt configuration register"
            },
            "PWM2_INTR_MAP": {
              "offset": "0x84",
              "size": 32,
              "description": "pwm2 interrupt configuration register"
            },
            "PWM3_INTR_MAP": {
              "offset": "0x88",
              "size": 32,
              "description": "pwm3 interrupt configuration register"
            },
            "LEDC_INT_MAP": {
              "offset": "0x8C",
              "size": 32,
              "description": "ledc interrupt configuration register"
            },
            "EFUSE_INT_MAP": {
              "offset": "0x90",
              "size": 32,
              "description": "efuse interrupt configuration register"
            },
            "CAN_INT_MAP": {
              "offset": "0x94",
              "size": 32,
              "description": "can interrupt configuration register"
            },
            "USB_INTR_MAP": {
              "offset": "0x98",
              "size": 32,
              "description": "usb interrupt configuration register"
            },
            "RTC_CORE_INTR_MAP": {
              "offset": "0x9C",
              "size": 32,
              "description": "rtc_core interrupt configuration register"
            },
            "RMT_INTR_MAP": {
              "offset": "0xA0",
              "size": 32,
              "description": "rmt interrupt configuration register"
            },
            "PCNT_INTR_MAP": {
              "offset": "0xA4",
              "size": 32,
              "description": "pcnt interrupt configuration register"
            },
            "I2C_EXT0_INTR_MAP": {
              "offset": "0xA8",
              "size": 32,
              "description": "i2c_ext0 interrupt configuration register"
            },
            "I2C_EXT1_INTR_MAP": {
              "offset": "0xAC",
              "size": 32,
              "description": "i2c_ext1 interrupt configuration register"
            },
            "SPI2_DMA_INT_MAP": {
              "offset": "0xB0",
              "size": 32,
              "description": "spi2_dma interrupt configuration register"
            },
            "SPI3_DMA_INT_MAP": {
              "offset": "0xB4",
              "size": 32,
              "description": "spi3_dma interrupt configuration register"
            },
            "SPI4_DMA_INT_MAP": {
              "offset": "0xB8",
              "size": 32,
              "description": "spi4_dma interrupt configuration register"
            },
            "WDG_INT_MAP": {
              "offset": "0xBC",
              "size": 32,
              "description": "wdg interrupt configuration register"
            },
            "TIMER_INT1_MAP": {
              "offset": "0xC0",
              "size": 32,
              "description": "timer_int1 interrupt configuration register"
            },
            "TIMER_INT2_MAP": {
              "offset": "0xC4",
              "size": 32,
              "description": "timer_int2 interrupt configuration register"
            },
            "TG_T0_INT_MAP": {
              "offset": "0xC8",
              "size": 32,
              "description": "tg_t0 interrupt configuration register"
            },
            "TG_T1_INT_MAP": {
              "offset": "0xCC",
              "size": 32,
              "description": "tg_t1 interrupt configuration register"
            },
            "TG_WDT_INT_MAP": {
              "offset": "0xD0",
              "size": 32,
              "description": "tg_wdt interrupt configuration register"
            },
            "TG1_T0_INT_MAP": {
              "offset": "0xD4",
              "size": 32,
              "description": "tg1_t0 interrupt configuration register"
            },
            "TG1_T1_INT_MAP": {
              "offset": "0xD8",
              "size": 32,
              "description": "tg1_t1 interrupt configuration register"
            },
            "TG1_WDT_INT_MAP": {
              "offset": "0xDC",
              "size": 32,
              "description": "tg1_wdt interrupt configuration register"
            },
            "CACHE_IA_INT_MAP": {
              "offset": "0xE0",
              "size": 32,
              "description": "cache_ia interrupt configuration register"
            },
            "SYSTIMER_TARGET0_INT_MAP": {
              "offset": "0xE4",
              "size": 32,
              "description": "systimer_target0 interrupt configuration register"
            },
            "SYSTIMER_TARGET1_INT_MAP": {
              "offset": "0xE8",
              "size": 32,
              "description": "systimer_target1 interrupt configuration register"
            },
            "SYSTIMER_TARGET2_INT_MAP": {
              "offset": "0xEC",
              "size": 32,
              "description": "systimer_target2 interrupt configuration register"
            },
            "SPI_MEM_REJECT_INTR_MAP": {
              "offset": "0xF0",
              "size": 32,
              "description": "spi_mem_reject interrupt configuration register"
            },
            "DCACHE_PRELOAD_INT_MAP": {
              "offset": "0xF4",
              "size": 32,
              "description": "dcache_prelaod interrupt configuration register"
            },
            "ICACHE_PRELOAD_INT_MAP": {
              "offset": "0xF8",
              "size": 32,
              "description": "icache_preload interrupt configuration register"
            },
            "DCACHE_SYNC_INT_MAP": {
              "offset": "0xFC",
              "size": 32,
              "description": "dcache_sync interrupt configuration register"
            },
            "ICACHE_SYNC_INT_MAP": {
              "offset": "0x100",
              "size": 32,
              "description": "icache_sync interrupt configuration register"
            },
            "APB_ADC_INT_MAP": {
              "offset": "0x104",
              "size": 32,
              "description": "apb_adc interrupt configuration register"
            },
            "DMA_IN_CH0_INT_MAP": {
              "offset": "0x108",
              "size": 32,
              "description": "dma_in_ch0 interrupt configuration register"
            },
            "DMA_IN_CH1_INT_MAP": {
              "offset": "0x10C",
              "size": 32,
              "description": "dma_in_ch1 interrupt configuration register"
            },
            "DMA_IN_CH2_INT_MAP": {
              "offset": "0x110",
              "size": 32,
              "description": "dma_in_ch2 interrupt configuration register"
            },
            "DMA_IN_CH3_INT_MAP": {
              "offset": "0x114",
              "size": 32,
              "description": "dma_in_ch3 interrupt configuration register"
            },
            "DMA_IN_CH4_INT_MAP": {
              "offset": "0x118",
              "size": 32,
              "description": "dma_in_ch4 interrupt configuration register"
            },
            "DMA_OUT_CH0_INT_MAP": {
              "offset": "0x11C",
              "size": 32,
              "description": "dma_out_ch0 interrupt configuration register"
            },
            "DMA_OUT_CH1_INT_MAP": {
              "offset": "0x120",
              "size": 32,
              "description": "dma_out_ch1 interrupt configuration register"
            },
            "DMA_OUT_CH2_INT_MAP": {
              "offset": "0x124",
              "size": 32,
              "description": "dma_out_ch2 interrupt configuration register"
            },
            "DMA_OUT_CH3_INT_MAP": {
              "offset": "0x128",
              "size": 32,
              "description": "dma_out_ch3 interrupt configuration register"
            },
            "DMA_OUT_CH4_INT_MAP": {
              "offset": "0x12C",
              "size": 32,
              "description": "dma_out_ch4 interrupt configuration register"
            },
            "RSA_INT_MAP": {
              "offset": "0x130",
              "size": 32,
              "description": "rsa interrupt configuration register"
            },
            "AES_INT_MAP": {
              "offset": "0x134",
              "size": 32,
              "description": "aes interrupt configuration register"
            },
            "SHA_INT_MAP": {
              "offset": "0x138",
              "size": 32,
              "description": "sha interrupt configuration register"
            },
            "CPU_INTR_FROM_CPU_0_MAP": {
              "offset": "0x13C",
              "size": 32,
              "description": "cpu_intr_from_cpu_0 interrupt configuration register"
            },
            "CPU_INTR_FROM_CPU_1_MAP": {
              "offset": "0x140",
              "size": 32,
              "description": "cpu_intr_from_cpu_1 interrupt configuration register"
            },
            "CPU_INTR_FROM_CPU_2_MAP": {
              "offset": "0x144",
              "size": 32,
              "description": "cpu_intr_from_cpu_2 interrupt configuration register"
            },
            "CPU_INTR_FROM_CPU_3_MAP": {
              "offset": "0x148",
              "size": 32,
              "description": "cpu_intr_from_cpu_3 interrupt configuration register"
            },
            "ASSIST_DEBUG_INTR_MAP": {
              "offset": "0x14C",
              "size": 32,
              "description": "assist_debug interrupt configuration register"
            },
            "DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "offset": "0x150",
              "size": 32,
              "description": "dma_pms_monitor_violatile interrupt configuration register"
            },
            "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "offset": "0x154",
              "size": 32,
              "description": "core0_IRam0_pms_monitor_violatile interrupt configuration register"
            },
            "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "offset": "0x158",
              "size": 32,
              "description": "core0_DRam0_pms_monitor_violatile interrupt configuration register"
            },
            "CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "offset": "0x15C",
              "size": 32,
              "description": "core0_PIF_pms_monitor_violatile interrupt configuration register"
            },
            "CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP": {
              "offset": "0x160",
              "size": 32,
              "description": "core0_PIF_pms_monitor_violatile_size interrupt configuration register"
            },
            "CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "offset": "0x164",
              "size": 32,
              "description": "core1_IRam0_pms_monitor_violatile interrupt configuration register"
            },
            "CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "offset": "0x168",
              "size": 32,
              "description": "core1_DRam0_pms_monitor_violatile interrupt configuration register"
            },
            "CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "offset": "0x16C",
              "size": 32,
              "description": "core1_PIF_pms_monitor_violatile interrupt configuration register"
            },
            "CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP": {
              "offset": "0x170",
              "size": 32,
              "description": "core1_PIF_pms_monitor_violatile_size interrupt configuration register"
            },
            "BACKUP_PMS_VIOLATE_INTR_MAP": {
              "offset": "0x174",
              "size": 32,
              "description": "backup_pms_monitor_violatile interrupt configuration register"
            },
            "CACHE_CORE0_ACS_INT_MAP": {
              "offset": "0x178",
              "size": 32,
              "description": "cache_core0_acs interrupt configuration register"
            },
            "CACHE_CORE1_ACS_INT_MAP": {
              "offset": "0x17C",
              "size": 32,
              "description": "cache_core1_acs interrupt configuration register"
            },
            "USB_DEVICE_INT_MAP": {
              "offset": "0x180",
              "size": 32,
              "description": "usb_device interrupt configuration register"
            },
            "PERI_BACKUP_INT_MAP": {
              "offset": "0x184",
              "size": 32,
              "description": "peri_backup interrupt configuration register"
            },
            "DMA_EXTMEM_REJECT_INT_MAP": {
              "offset": "0x188",
              "size": 32,
              "description": "dma_extmem_reject interrupt configuration register"
            },
            "PRO_INTR_STATUS_0": {
              "offset": "0x18C",
              "size": 32,
              "description": "interrupt status register"
            },
            "PRO_INTR_STATUS_1": {
              "offset": "0x190",
              "size": 32,
              "description": "interrupt status register"
            },
            "PRO_INTR_STATUS_2": {
              "offset": "0x194",
              "size": 32,
              "description": "interrupt status register"
            },
            "PRO_INTR_STATUS_3": {
              "offset": "0x198",
              "size": 32,
              "description": "interrupt status register"
            },
            "CLOCK_GATE": {
              "offset": "0x19C",
              "size": 32,
              "description": "clock gate register"
            },
            "DATE": {
              "offset": "0x7FC",
              "size": 32,
              "description": "version register"
            }
          },
          "bits": {
            "PRO_MAC_INTR_MAP": {
              "MAC_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map mac interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "MAC_NMI_MAP": {
              "MAC_NMI_MAP": {
                "bit": 0,
                "description": "this register used to map_nmi interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "PWR_INTR_MAP": {
              "PWR_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map pwr interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "BB_INT_MAP": {
              "BB_INT_MAP": {
                "bit": 0,
                "description": "this register used to map bb interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "BT_MAC_INT_MAP": {
              "BT_MAC_INT_MAP": {
                "bit": 0,
                "description": "this register used to map bb_mac interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "BT_BB_INT_MAP": {
              "BT_BB_INT_MAP": {
                "bit": 0,
                "description": "this register used to map bt_bb interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "BT_BB_NMI_MAP": {
              "BT_BB_NMI_MAP": {
                "bit": 0,
                "description": "this register used to map bb_bt_nmi interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "RWBT_IRQ_MAP": {
              "RWBT_IRQ_MAP": {
                "bit": 0,
                "description": "this register used to map rwbt_irq interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "RWBLE_IRQ_MAP": {
              "RWBLE_IRQ_MAP": {
                "bit": 0,
                "description": "this register used to map rwble_irq interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "RWBT_NMI_MAP": {
              "RWBT_NMI_MAP": {
                "bit": 0,
                "description": "this register used to map mac rwbt_nmi to one of core0's external interrupt",
                "width": 5
              }
            },
            "RWBLE_NMI_MAP": {
              "RWBLE_NMI_MAP": {
                "bit": 0,
                "description": "this register used to map rwble_nmi interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "I2C_MST_INT_MAP": {
              "I2C_MST_INT_MAP": {
                "bit": 0,
                "description": "this register used to map i2c_mst interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SLC0_INTR_MAP": {
              "SLC0_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map slc0 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SLC1_INTR_MAP": {
              "SLC1_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map slc1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "UHCI0_INTR_MAP": {
              "UHCI0_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map uhci0 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "UHCI1_INTR_MAP": {
              "UHCI1_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map uhci1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "GPIO_INTERRUPT_PRO_MAP": {
              "GPIO_INTERRUPT_PRO_MAP": {
                "bit": 0,
                "description": "this register used to map gpio_interrupt_pro interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "GPIO_INTERRUPT_PRO_NMI_MAP": {
              "GPIO_INTERRUPT_PRO_NMI_MAP": {
                "bit": 0,
                "description": "this register used to map gpio_interrupt_pro_nmi interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "GPIO_INTERRUPT_APP_MAP": {
              "GPIO_INTERRUPT_APP_MAP": {
                "bit": 0,
                "description": "this register used to map gpio_interrupt_app interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "GPIO_INTERRUPT_APP_NMI_MAP": {
              "GPIO_INTERRUPT_APP_NMI_MAP": {
                "bit": 0,
                "description": "this register used to map gpio_interrupt_app_nmi interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SPI_INTR_1_MAP": {
              "SPI_INTR_1_MAP": {
                "bit": 0,
                "description": "this register used to map spi_intr_1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SPI_INTR_2_MAP": {
              "SPI_INTR_2_MAP": {
                "bit": 0,
                "description": "this register used to map spi_intr_2 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SPI_INTR_3_MAP": {
              "SPI_INTR_3_MAP": {
                "bit": 0,
                "description": "this register used to map spi_intr_3 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SPI_INTR_4_MAP": {
              "SPI_INTR_4_MAP": {
                "bit": 0,
                "description": "this register used to map spi_intr_4 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "LCD_CAM_INT_MAP": {
              "LCD_CAM_INT_MAP": {
                "bit": 0,
                "description": "this register used to map lcd_cam interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "I2S0_INT_MAP": {
              "I2S0_INT_MAP": {
                "bit": 0,
                "description": "this register used to map i2s0 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "I2S1_INT_MAP": {
              "I2S1_INT_MAP": {
                "bit": 0,
                "description": "this register used to map i2s1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "UART_INTR_MAP": {
              "UART_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map uart interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "UART1_INTR_MAP": {
              "UART1_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map uart1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "UART2_INTR_MAP": {
              "UART2_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map uart2 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SDIO_HOST_INTERRUPT_MAP": {
              "SDIO_HOST_INTERRUPT_MAP": {
                "bit": 0,
                "description": "this register used to map sdio_host interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "PWM0_INTR_MAP": {
              "PWM0_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map pwm0 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "PWM1_INTR_MAP": {
              "PWM1_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map pwm1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "PWM2_INTR_MAP": {
              "PWM2_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map pwm2 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "PWM3_INTR_MAP": {
              "PWM3_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map pwm3 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "LEDC_INT_MAP": {
              "LEDC_INT_MAP": {
                "bit": 0,
                "description": "this register used to map ledc interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "EFUSE_INT_MAP": {
              "EFUSE_INT_MAP": {
                "bit": 0,
                "description": "this register used to map efuse interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CAN_INT_MAP": {
              "CAN_INT_MAP": {
                "bit": 0,
                "description": "this register used to map can interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "USB_INTR_MAP": {
              "USB_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map usb interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "RTC_CORE_INTR_MAP": {
              "RTC_CORE_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map rtc_core interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "RMT_INTR_MAP": {
              "RMT_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map rmt interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "PCNT_INTR_MAP": {
              "PCNT_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map pcnt interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "I2C_EXT0_INTR_MAP": {
              "I2C_EXT0_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map i2c_ext0 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "I2C_EXT1_INTR_MAP": {
              "I2C_EXT1_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map i2c_ext1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SPI2_DMA_INT_MAP": {
              "SPI2_DMA_INT_MAP": {
                "bit": 0,
                "description": "this register used to map spi2_dma interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SPI3_DMA_INT_MAP": {
              "SPI3_DMA_INT_MAP": {
                "bit": 0,
                "description": "this register used to map spi3_dma interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SPI4_DMA_INT_MAP": {
              "SPI4_DMA_INT_MAP": {
                "bit": 0,
                "description": "this register used to map spi4_dma interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "WDG_INT_MAP": {
              "WDG_INT_MAP": {
                "bit": 0,
                "description": "this register used to map wdg interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "TIMER_INT1_MAP": {
              "TIMER_INT1_MAP": {
                "bit": 0,
                "description": "this register used to map timer_int1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "TIMER_INT2_MAP": {
              "TIMER_INT2_MAP": {
                "bit": 0,
                "description": "this register used to map timer_int2 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "TG_T0_INT_MAP": {
              "TG_T0_INT_MAP": {
                "bit": 0,
                "description": "this register used to map tg_t0 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "TG_T1_INT_MAP": {
              "TG_T1_INT_MAP": {
                "bit": 0,
                "description": "this register used to map tg_t1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "TG_WDT_INT_MAP": {
              "TG_WDT_INT_MAP": {
                "bit": 0,
                "description": "this register used to map rg_wdt interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "TG1_T0_INT_MAP": {
              "TG1_T0_INT_MAP": {
                "bit": 0,
                "description": "this register used to map tg1_t0 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "TG1_T1_INT_MAP": {
              "TG1_T1_INT_MAP": {
                "bit": 0,
                "description": "this register used to map tg1_t1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "TG1_WDT_INT_MAP": {
              "TG1_WDT_INT_MAP": {
                "bit": 0,
                "description": "this register used to map tg1_wdt interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CACHE_IA_INT_MAP": {
              "CACHE_IA_INT_MAP": {
                "bit": 0,
                "description": "this register used to map cache_ia interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SYSTIMER_TARGET0_INT_MAP": {
              "SYSTIMER_TARGET0_INT_MAP": {
                "bit": 0,
                "description": "this register used to map systimer_target0 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SYSTIMER_TARGET1_INT_MAP": {
              "SYSTIMER_TARGET1_INT_MAP": {
                "bit": 0,
                "description": "this register used to map systimer_target1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SYSTIMER_TARGET2_INT_MAP": {
              "SYSTIMER_TARGET2_INT_MAP": {
                "bit": 0,
                "description": "this register used to map systimer_target2 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SPI_MEM_REJECT_INTR_MAP": {
              "SPI_MEM_REJECT_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map spi_mem_reject interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DCACHE_PRELOAD_INT_MAP": {
              "DCACHE_PRELOAD_INT_MAP": {
                "bit": 0,
                "description": "this register used to map dcache_prelaod interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "ICACHE_PRELOAD_INT_MAP": {
              "ICACHE_PRELOAD_INT_MAP": {
                "bit": 0,
                "description": "this register used to map icache_preload interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DCACHE_SYNC_INT_MAP": {
              "DCACHE_SYNC_INT_MAP": {
                "bit": 0,
                "description": "this register used to map dcache_sync interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "ICACHE_SYNC_INT_MAP": {
              "ICACHE_SYNC_INT_MAP": {
                "bit": 0,
                "description": "this register used to map icache_sync interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "APB_ADC_INT_MAP": {
              "APB_ADC_INT_MAP": {
                "bit": 0,
                "description": "this register used to map apb_adc interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DMA_IN_CH0_INT_MAP": {
              "DMA_IN_CH0_INT_MAP": {
                "bit": 0,
                "description": "this register used to map dma_in_ch0 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DMA_IN_CH1_INT_MAP": {
              "DMA_IN_CH1_INT_MAP": {
                "bit": 0,
                "description": "this register used to map dma_in_ch1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DMA_IN_CH2_INT_MAP": {
              "DMA_IN_CH2_INT_MAP": {
                "bit": 0,
                "description": "this register used to map dma_in_ch2 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DMA_IN_CH3_INT_MAP": {
              "DMA_IN_CH3_INT_MAP": {
                "bit": 0,
                "description": "this register used to map dma_in_ch3 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DMA_IN_CH4_INT_MAP": {
              "DMA_IN_CH4_INT_MAP": {
                "bit": 0,
                "description": "this register used to map dma_in_ch4 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DMA_OUT_CH0_INT_MAP": {
              "DMA_OUT_CH0_INT_MAP": {
                "bit": 0,
                "description": "this register used to map dma_out_ch0 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DMA_OUT_CH1_INT_MAP": {
              "DMA_OUT_CH1_INT_MAP": {
                "bit": 0,
                "description": "this register used to map dma_out_ch1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DMA_OUT_CH2_INT_MAP": {
              "DMA_OUT_CH2_INT_MAP": {
                "bit": 0,
                "description": "this register used to map dma_out_ch2 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DMA_OUT_CH3_INT_MAP": {
              "DMA_OUT_CH3_INT_MAP": {
                "bit": 0,
                "description": "this register used to map dma_out_ch3 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DMA_OUT_CH4_INT_MAP": {
              "DMA_OUT_CH4_INT_MAP": {
                "bit": 0,
                "description": "this register used to map dma_out_ch4 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "RSA_INT_MAP": {
              "RSA_INT_MAP": {
                "bit": 0,
                "description": "this register used to map rsa interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "AES_INT_MAP": {
              "AES_INT_MAP": {
                "bit": 0,
                "description": "this register used to map aes interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "SHA_INT_MAP": {
              "SHA_INT_MAP": {
                "bit": 0,
                "description": "this register used to map sha interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CPU_INTR_FROM_CPU_0_MAP": {
              "CPU_INTR_FROM_CPU_0_MAP": {
                "bit": 0,
                "description": "this register used to map cpu_intr_from_cpu_0 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CPU_INTR_FROM_CPU_1_MAP": {
              "CPU_INTR_FROM_CPU_1_MAP": {
                "bit": 0,
                "description": "this register used to map cpu_intr_from_cpu_1 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CPU_INTR_FROM_CPU_2_MAP": {
              "CPU_INTR_FROM_CPU_2_MAP": {
                "bit": 0,
                "description": "this register used to map cpu_intr_from_cpu_2 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CPU_INTR_FROM_CPU_3_MAP": {
              "CPU_INTR_FROM_CPU_3_MAP": {
                "bit": 0,
                "description": "this register used to map cpu_intr_from_cpu_3 interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "ASSIST_DEBUG_INTR_MAP": {
              "ASSIST_DEBUG_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map assist_debug interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map dma_pms_monitor_violatile interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map core0_IRam0_pms_monitor_violatile interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map core0_DRam0_pms_monitor_violatile interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map core0_PIF_pms_monitor_violatile interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP": {
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map core0_PIF_pms_monitor_violatile_size interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map core1_IRam0_pms_monitor_violatile interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map core1_DRam0_pms_monitor_violatile interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP": {
              "CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map core1_PIF_pms_monitor_violatile interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP": {
              "CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map core1_PIF_pms_monitor_violatile_size interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "BACKUP_PMS_VIOLATE_INTR_MAP": {
              "BACKUP_PMS_VIOLATE_INTR_MAP": {
                "bit": 0,
                "description": "this register used to map backup_pms_monitor_violatile interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CACHE_CORE0_ACS_INT_MAP": {
              "CACHE_CORE0_ACS_INT_MAP": {
                "bit": 0,
                "description": "this register used to map cache_core0_acs interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "CACHE_CORE1_ACS_INT_MAP": {
              "CACHE_CORE1_ACS_INT_MAP": {
                "bit": 0,
                "description": "this register used to map cache_core1_acs interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "USB_DEVICE_INT_MAP": {
              "USB_DEVICE_INT_MAP": {
                "bit": 0,
                "description": "this register used to map usb_device interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "PERI_BACKUP_INT_MAP": {
              "PERI_BACKUP_INT_MAP": {
                "bit": 0,
                "description": "this register used to map peri_backup interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "DMA_EXTMEM_REJECT_INT_MAP": {
              "DMA_EXTMEM_REJECT_INT_MAP": {
                "bit": 0,
                "description": "this register used to map dma_extmem_reject interrupt to one of core0's external interrupt",
                "width": 5
              }
            },
            "PRO_INTR_STATUS_0": {
              "INTR_STATUS_0": {
                "bit": 0,
                "description": "this register store the status of the first 32 interrupt source",
                "width": 32
              }
            },
            "PRO_INTR_STATUS_1": {
              "INTR_STATUS_1": {
                "bit": 0,
                "description": "this register store the status of the first 32 interrupt source",
                "width": 32
              }
            },
            "PRO_INTR_STATUS_2": {
              "INTR_STATUS_2": {
                "bit": 0,
                "description": "this register store the status of the first 32 interrupt source",
                "width": 32
              }
            },
            "PRO_INTR_STATUS_3": {
              "INTR_STATUS_3": {
                "bit": 0,
                "description": "this register store the status of the first 32 interrupt source",
                "width": 32
              }
            },
            "CLOCK_GATE": {
              "REG_CLK_EN": {
                "bit": 0,
                "description": "this register uesd to control clock-gating interupt martrix"
              }
            },
            "DATE": {
              "INTERRUPT_REG_DATE": {
                "bit": 0,
                "description": "version register",
                "width": 28
              }
            }
          }
        },
        "IO": {
          "instances": [
            {
              "name": "IO_MUX",
              "base": "0x60009000"
            }
          ],
          "registers": {
            "PIN_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock Output Configuration Register"
            },
            "GPIO%s": {
              "offset": "0x04",
              "size": 32,
              "description": "IO MUX Configure Register for pad GPIO0"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "IO MUX Version Control Register"
            }
          },
          "bits": {
            "PIN_CTRL": {
              "CLK_OUT1": {
                "bit": 0,
                "description": "If you want to output clock for I2S to CLK_OUT_out1, set this register to 0x0. CLK_OUT_out1 can be found in peripheral output signals.",
                "width": 4
              },
              "CLK_OUT2": {
                "bit": 4,
                "description": "If you want to output clock for I2S to CLK_OUT_out2, set this register to 0x0. CLK_OUT_out2 can be found in peripheral output signals.",
                "width": 4
              },
              "CLK_OUT3": {
                "bit": 8,
                "description": "If you want to output clock for I2S to CLK_OUT_out3, set this register to 0x0. CLK_OUT_out3 can be found in peripheral output signals.",
                "width": 4
              }
            },
            "GPIO%s": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pad in sleep mode. 1: output enabled; 0: output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pad. Set to 1 to put the pad in pad mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pad in sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pad. 1: internal pull-down enabled; 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pad. 1: input enabled; 0: input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA; 3: ~40mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1; 1: Select Function 2; etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled; 2: Filter disabled."
              }
            },
            "DATE": {
              "REG_DATE": {
                "bit": 0,
                "description": "Version control register",
                "width": 28
              }
            }
          }
        },
        "LCD": {
          "instances": [
            {
              "name": "LCD_CAM",
              "base": "0x60041000",
              "irq": 24
            }
          ],
          "registers": {
            "LCD_CLOCK": {
              "offset": "0x00",
              "size": 32,
              "description": "LCD clock register"
            },
            "CAM_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "Camera configuration register"
            },
            "CAM_CTRL1": {
              "offset": "0x08",
              "size": 32,
              "description": "Camera configuration register"
            },
            "CAM_RGB_YUV": {
              "offset": "0x0C",
              "size": 32,
              "description": "Camera configuration register"
            },
            "LCD_RGB_YUV": {
              "offset": "0x10",
              "size": 32,
              "description": "LCD configuration register"
            },
            "LCD_USER": {
              "offset": "0x14",
              "size": 32,
              "description": "LCD configuration register"
            },
            "LCD_MISC": {
              "offset": "0x18",
              "size": 32,
              "description": "LCD configuration register"
            },
            "LCD_CTRL": {
              "offset": "0x1C",
              "size": 32,
              "description": "LCD configuration register"
            },
            "LCD_CTRL1": {
              "offset": "0x20",
              "size": 32,
              "description": "LCD configuration register"
            },
            "LCD_CTRL2": {
              "offset": "0x24",
              "size": 32,
              "description": "LCD configuration register"
            },
            "LCD_CMD_VAL": {
              "offset": "0x28",
              "size": 32,
              "description": "LCD configuration register"
            },
            "LCD_DLY_MODE": {
              "offset": "0x30",
              "size": 32,
              "description": "LCD configuration register"
            },
            "LCD_DATA_DOUT_MODE": {
              "offset": "0x38",
              "size": 32,
              "description": "LCD configuration register"
            },
            "LC_DMA_INT_ENA": {
              "offset": "0x64",
              "size": 32,
              "description": "LCD_camera DMA inturrupt enable register"
            },
            "LC_DMA_INT_RAW": {
              "offset": "0x68",
              "size": 32,
              "description": "LCD_camera DMA raw inturrupt status register"
            },
            "LC_DMA_INT_ST": {
              "offset": "0x6C",
              "size": 32,
              "description": "LCD_camera DMA masked inturrupt status register"
            },
            "LC_DMA_INT_CLR": {
              "offset": "0x70",
              "size": 32,
              "description": "LCD_camera DMA inturrupt clear register"
            },
            "LC_REG_DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "Version register"
            }
          },
          "bits": {
            "LCD_CLOCK": {
              "LCD_CLKCNT_N": {
                "bit": 0,
                "description": "f_LCD_PCLK = f_LCD_CLK / (reg_clkcnt_N + 1) when reg_clk_equ_sysclk is 0.",
                "width": 6
              },
              "LCD_CLK_EQU_SYSCLK": {
                "bit": 6,
                "description": "1: f_LCD_PCLK = f_LCD_CLK. 0: f_LCD_PCLK = f_LCD_CLK / (reg_clkcnt_N + 1)."
              },
              "LCD_CK_IDLE_EDGE": {
                "bit": 7,
                "description": "1: LCD_PCLK line is high when idle     0: LCD_PCLK line is low when idle."
              },
              "LCD_CK_OUT_EDGE": {
                "bit": 8,
                "description": "1: LCD_PCLK high in first half clock cycle. 0: LCD_PCLK low in first half clock cycle."
              },
              "LCD_CLKM_DIV_NUM": {
                "bit": 9,
                "description": "Integral LCD clock divider value",
                "width": 8
              },
              "LCD_CLKM_DIV_B": {
                "bit": 17,
                "description": "Fractional clock divider numerator value",
                "width": 6
              },
              "LCD_CLKM_DIV_A": {
                "bit": 23,
                "description": "Fractional clock divider denominator value",
                "width": 6
              },
              "LCD_CLK_SEL": {
                "bit": 29,
                "description": "Select LCD module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: no clock.",
                "width": 2
              },
              "CLK_EN": {
                "bit": 31,
                "description": "Set this bit to enable clk gate"
              }
            },
            "CAM_CTRL": {
              "CAM_STOP_EN": {
                "bit": 0,
                "description": "Camera stop enable signal, 1: camera stops when DMA Rx FIFO is full. 0: Not stop."
              },
              "CAM_VSYNC_FILTER_THRES": {
                "bit": 1,
                "description": "Filter threshold value for CAM_VSYNC signal.",
                "width": 3
              },
              "CAM_UPDATE": {
                "bit": 4,
                "description": "1: Update Camera registers, will be cleared by hardware. 0 : Not care."
              },
              "CAM_BYTE_ORDER": {
                "bit": 5,
                "description": "1: Change data bit order, change CAM_DATA_in[7:0] to CAM_DATA_in[0:7] in one byte mode, and bits[15:0] to bits[0:15] in two byte mode.  0: Not change."
              },
              "CAM_BIT_ORDER": {
                "bit": 6,
                "description": "1: invert data byte order, only valid in 2 byte mode. 0: Not change."
              },
              "CAM_LINE_INT_EN": {
                "bit": 7,
                "description": "1: Enable to generate CAM_HS_INT. 0: Disable."
              },
              "CAM_VS_EOF_EN": {
                "bit": 8,
                "description": "1: CAM_VSYNC to generate in_suc_eof. 0: in_suc_eof is controlled by reg_cam_rec_data_cyclelen."
              },
              "CAM_CLKM_DIV_NUM": {
                "bit": 9,
                "description": "Integral Camera clock divider value",
                "width": 8
              },
              "CAM_CLKM_DIV_B": {
                "bit": 17,
                "description": "Fractional clock divider numerator value",
                "width": 6
              },
              "CAM_CLKM_DIV_A": {
                "bit": 23,
                "description": "Fractional clock divider denominator value",
                "width": 6
              },
              "CAM_CLK_SEL": {
                "bit": 29,
                "description": "Select Camera module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: no clock.",
                "width": 2
              }
            },
            "CAM_CTRL1": {
              "CAM_REC_DATA_BYTELEN": {
                "bit": 0,
                "description": "Camera receive data byte length minus 1 to set DMA in_suc_eof_int.",
                "width": 16
              },
              "CAM_LINE_INT_NUM": {
                "bit": 16,
                "description": "The line number minus 1 to generate cam_hs_int.",
                "width": 6
              },
              "CAM_CLK_INV": {
                "bit": 22,
                "description": "1: Invert  the input signal CAM_PCLK. 0: Not invert."
              },
              "CAM_VSYNC_FILTER_EN": {
                "bit": 23,
                "description": "1: Enable CAM_VSYNC filter function. 0: bypass."
              },
              "CAM_2BYTE_EN": {
                "bit": 24,
                "description": "1: The bit number of input data is 9~16.  0: The bit number of input data is 0~8."
              },
              "CAM_DE_INV": {
                "bit": 25,
                "description": "CAM_DE invert enable signal, valid in high level."
              },
              "CAM_HSYNC_INV": {
                "bit": 26,
                "description": "CAM_HSYNC invert enable signal, valid in high level."
              },
              "CAM_VSYNC_INV": {
                "bit": 27,
                "description": "CAM_VSYNC invert enable signal, valid in high level."
              },
              "CAM_VH_DE_MODE_EN": {
                "bit": 28,
                "description": "1: Input control signals are CAM_DE CAM_HSYNC and CAM_VSYNC is 1. 0: Input control signals are CAM_DE and CAM_VSYNC. CAM_HSYNC and CAM_DE are all 1 the the same time."
              },
              "CAM_START": {
                "bit": 29,
                "description": "Camera module start signal."
              },
              "CAM_RESET": {
                "bit": 30,
                "description": "Camera module reset signal."
              },
              "CAM_AFIFO_RESET": {
                "bit": 31,
                "description": "Camera AFIFO reset signal."
              }
            },
            "CAM_RGB_YUV": {
              "CAM_CONV_8BITS_DATA_INV": {
                "bit": 21,
                "description": "1:invert every two 8bits input data. 2. disabled."
              },
              "CAM_CONV_YUV2YUV_MODE": {
                "bit": 22,
                "description": "0: to yuv422. 1: to yuv420. 2: to yuv411. 3: disabled.  To enable yuv2yuv mode, trans_mode must be set to 1.",
                "width": 2
              },
              "CAM_CONV_YUV_MODE": {
                "bit": 24,
                "description": "0: yuv422. 1: yuv420. 2: yuv411. When in yuv2yuv mode, yuv_mode decides the yuv mode of Data_in",
                "width": 2
              },
              "CAM_CONV_PROTOCOL_MODE": {
                "bit": 26,
                "description": "0:BT601. 1:BT709."
              },
              "CAM_CONV_DATA_OUT_MODE": {
                "bit": 27,
                "description": "LIMIT or FULL mode of Data out. 0: limit. 1: full"
              },
              "CAM_CONV_DATA_IN_MODE": {
                "bit": 28,
                "description": "LIMIT or FULL mode of Data in. 0: limit. 1: full"
              },
              "CAM_CONV_MODE_8BITS_ON": {
                "bit": 29,
                "description": "0: 16bits mode. 1: 8bits mode."
              },
              "CAM_CONV_TRANS_MODE": {
                "bit": 30,
                "description": "0: YUV to RGB. 1: RGB to YUV."
              },
              "CAM_CONV_BYPASS": {
                "bit": 31,
                "description": "0: Bypass converter. 1: Enable converter."
              }
            },
            "LCD_RGB_YUV": {
              "LCD_CONV_8BITS_DATA_INV": {
                "bit": 20,
                "description": "1:invert every two 8bits input data. 2. disabled."
              },
              "LCD_CONV_TXTORX": {
                "bit": 21,
                "description": "0: txtorx mode off. 1: txtorx mode on."
              },
              "LCD_CONV_YUV2YUV_MODE": {
                "bit": 22,
                "description": "0: to yuv422. 1: to yuv420. 2: to yuv411. 3: disabled.  To enable yuv2yuv mode, trans_mode must be set to 1.",
                "width": 2
              },
              "LCD_CONV_YUV_MODE": {
                "bit": 24,
                "description": "0: yuv422. 1: yuv420. 2: yuv411. When in yuv2yuv mode, yuv_mode decides the yuv mode of Data_in",
                "width": 2
              },
              "LCD_CONV_PROTOCOL_MODE": {
                "bit": 26,
                "description": "0:BT601. 1:BT709."
              },
              "LCD_CONV_DATA_OUT_MODE": {
                "bit": 27,
                "description": "LIMIT or FULL mode of Data out. 0: limit. 1: full"
              },
              "LCD_CONV_DATA_IN_MODE": {
                "bit": 28,
                "description": "LIMIT or FULL mode of Data in. 0: limit. 1: full"
              },
              "LCD_CONV_MODE_8BITS_ON": {
                "bit": 29,
                "description": "0: 16bits mode. 1: 8bits mode."
              },
              "LCD_CONV_TRANS_MODE": {
                "bit": 30,
                "description": "0: YUV to RGB. 1: RGB to YUV."
              },
              "LCD_CONV_BYPASS": {
                "bit": 31,
                "description": "0: Bypass converter. 1: Enable converter."
              }
            },
            "LCD_USER": {
              "LCD_DOUT_CYCLELEN": {
                "bit": 0,
                "description": "The output data cycles minus 1 of LCD module.",
                "width": 13
              },
              "LCD_ALWAYS_OUT_EN": {
                "bit": 13,
                "description": "LCD always output when LCD is in LCD_DOUT state, unless reg_lcd_start is cleared or reg_lcd_reset is set."
              },
              "LCD_8BITS_ORDER": {
                "bit": 19,
                "description": "1: invert every two data byte, valid in 1 byte mode. 0: Not change."
              },
              "LCD_UPDATE": {
                "bit": 20,
                "description": "1: Update LCD registers, will be cleared by hardware. 0 : Not care."
              },
              "LCD_BIT_ORDER": {
                "bit": 21,
                "description": "1: Change data bit order, change LCD_DATA_out[7:0] to LCD_DATA_out[0:7] in one byte mode, and bits[15:0] to bits[0:15] in two byte mode.  0: Not change."
              },
              "LCD_BYTE_ORDER": {
                "bit": 22,
                "description": "1: invert data byte order, only valid in 2 byte mode. 0: Not change."
              },
              "LCD_2BYTE_EN": {
                "bit": 23,
                "description": "1: The bit number of output LCD data is 9~16.  0: The bit number of output LCD data is 0~8."
              },
              "LCD_DOUT": {
                "bit": 24,
                "description": "1: Be able to send data out in LCD sequence when LCD starts. 0: Disable."
              },
              "LCD_DUMMY": {
                "bit": 25,
                "description": "1: Enable DUMMY phase in LCD sequence when LCD starts. 0: Disable."
              },
              "LCD_CMD": {
                "bit": 26,
                "description": "1: Be able to send command in LCD sequence when LCD starts. 0: Disable."
              },
              "LCD_START": {
                "bit": 27,
                "description": "LCD start sending data enable signal, valid in high level."
              },
              "LCD_RESET": {
                "bit": 28,
                "description": "The value of  command."
              },
              "LCD_DUMMY_CYCLELEN": {
                "bit": 29,
                "description": "The dummy cycle length minus 1.",
                "width": 2
              },
              "LCD_CMD_2_CYCLE_EN": {
                "bit": 31,
                "description": "The cycle length of command phase.  1: 2 cycles. 0: 1 cycle."
              }
            },
            "LCD_MISC": {
              "LCD_AFIFO_THRESHOLD_NUM": {
                "bit": 1,
                "description": "The awfull threshold number of lcd_afifo.",
                "width": 5
              },
              "LCD_VFK_CYCLELEN": {
                "bit": 6,
                "description": "The setup cycle length minus 1 in LCD non-RGB mode.",
                "width": 6
              },
              "LCD_VBK_CYCLELEN": {
                "bit": 12,
                "description": "The vertical back blank region cycle length minus 1 in LCD RGB mode, or the hold time cycle length in LCD non-RGB mode.",
                "width": 13
              },
              "LCD_NEXT_FRAME_EN": {
                "bit": 25,
                "description": "1: Send the next frame data when the current frame is sent out. 0: LCD stops when the current frame is sent out."
              },
              "LCD_BK_EN": {
                "bit": 26,
                "description": "1: Enable blank region when LCD sends data out. 0: No blank region."
              },
              "LCD_AFIFO_RESET": {
                "bit": 27,
                "description": "LCD AFIFO reset signal."
              },
              "LCD_CD_DATA_SET": {
                "bit": 28,
                "description": "1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_DOUT state.  0: LCD_CD = reg_cd_idle_edge."
              },
              "LCD_CD_DUMMY_SET": {
                "bit": 29,
                "description": "1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_DUMMY state.  0: LCD_CD = reg_cd_idle_edge."
              },
              "LCD_CD_CMD_SET": {
                "bit": 30,
                "description": "1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_CMD state.  0: LCD_CD = reg_cd_idle_edge."
              },
              "LCD_CD_IDLE_EDGE": {
                "bit": 31,
                "description": "The default value of LCD_CD."
              }
            },
            "LCD_CTRL": {
              "LCD_HB_FRONT": {
                "bit": 0,
                "description": "It is the horizontal blank front porch of a frame.",
                "width": 11
              },
              "LCD_VA_HEIGHT": {
                "bit": 11,
                "description": "It is the vertical active height of a frame.",
                "width": 10
              },
              "LCD_VT_HEIGHT": {
                "bit": 21,
                "description": "It is the vertical total height of a frame.",
                "width": 10
              },
              "LCD_RGB_MODE_EN": {
                "bit": 31,
                "description": "1: Enable reg mode input vsync, hsync, de. 0: Disable."
              }
            },
            "LCD_CTRL1": {
              "LCD_VB_FRONT": {
                "bit": 0,
                "description": "It is the vertical blank front porch of a frame.",
                "width": 8
              },
              "LCD_HA_WIDTH": {
                "bit": 8,
                "description": "It is the horizontal active width of a frame.",
                "width": 12
              },
              "LCD_HT_WIDTH": {
                "bit": 20,
                "description": "It is the horizontal total width of a frame.",
                "width": 12
              }
            },
            "LCD_CTRL2": {
              "LCD_VSYNC_WIDTH": {
                "bit": 0,
                "description": "It is the position of LCD_VSYNC active pulse in a line.",
                "width": 7
              },
              "LCD_VSYNC_IDLE_POL": {
                "bit": 7,
                "description": "It is the idle value of LCD_VSYNC."
              },
              "LCD_DE_IDLE_POL": {
                "bit": 8,
                "description": "It is the idle value of LCD_DE."
              },
              "LCD_HS_BLANK_EN": {
                "bit": 9,
                "description": "1: The pulse of LCD_HSYNC is out in vertical blanking lines RGB mode. 0: LCD_HSYNC pulse is valid only in active region lines in RGB mode."
              },
              "LCD_HSYNC_WIDTH": {
                "bit": 16,
                "description": "It is the position of LCD_HSYNC active pulse in a line.",
                "width": 7
              },
              "LCD_HSYNC_IDLE_POL": {
                "bit": 23,
                "description": "It is the idle value of LCD_HSYNC."
              },
              "LCD_HSYNC_POSITION": {
                "bit": 24,
                "description": "It is the position of LCD_HSYNC active pulse in a line.",
                "width": 8
              }
            },
            "LCD_CMD_VAL": {
              "LCD_CMD_VALUE": {
                "bit": 0,
                "description": "The LCD write command value.",
                "width": 32
              }
            },
            "LCD_DLY_MODE": {
              "LCD_CD_MODE": {
                "bit": 0,
                "description": "The output LCD_CD is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "LCD_DE_MODE": {
                "bit": 2,
                "description": "The output LCD_DE is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "LCD_HSYNC_MODE": {
                "bit": 4,
                "description": "The output LCD_HSYNC is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "LCD_VSYNC_MODE": {
                "bit": 6,
                "description": "The output LCD_VSYNC is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              }
            },
            "LCD_DATA_DOUT_MODE": {
              "DOUT0_MODE": {
                "bit": 0,
                "description": "The output data bit 0 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT1_MODE": {
                "bit": 2,
                "description": "The output data bit 2 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT2_MODE": {
                "bit": 4,
                "description": "The output data bit 4 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT3_MODE": {
                "bit": 6,
                "description": "The output data bit 6 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT4_MODE": {
                "bit": 8,
                "description": "The output data bit 8 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT5_MODE": {
                "bit": 10,
                "description": "The output data bit 10 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT6_MODE": {
                "bit": 12,
                "description": "The output data bit 12 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT7_MODE": {
                "bit": 14,
                "description": "The output data bit 14 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT8_MODE": {
                "bit": 16,
                "description": "The output data bit 16 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT9_MODE": {
                "bit": 18,
                "description": "The output data bit 18 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT10_MODE": {
                "bit": 20,
                "description": "The output data bit 20 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT11_MODE": {
                "bit": 22,
                "description": "The output data bit 22 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT12_MODE": {
                "bit": 24,
                "description": "The output data bit 24 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT13_MODE": {
                "bit": 26,
                "description": "The output data bit 26 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT14_MODE": {
                "bit": 28,
                "description": "The output data bit 28 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT15_MODE": {
                "bit": 30,
                "description": "The output data bit 30 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              }
            },
            "LC_DMA_INT_ENA": {
              "LCD_VSYNC_INT_ENA": {
                "bit": 0,
                "description": "The enable bit for LCD frame end interrupt."
              },
              "LCD_TRANS_DONE_INT_ENA": {
                "bit": 1,
                "description": "The enable bit for lcd transfer end interrupt."
              },
              "CAM_VSYNC_INT_ENA": {
                "bit": 2,
                "description": "The enable bit for Camera frame end interrupt."
              },
              "CAM_HS_INT_ENA": {
                "bit": 3,
                "description": "The enable bit for Camera line interrupt."
              }
            },
            "LC_DMA_INT_RAW": {
              "LCD_VSYNC_INT_RAW": {
                "bit": 0,
                "description": "The raw bit for LCD frame end interrupt."
              },
              "LCD_TRANS_DONE_INT_RAW": {
                "bit": 1,
                "description": "The raw bit for lcd transfer end interrupt."
              },
              "CAM_VSYNC_INT_RAW": {
                "bit": 2,
                "description": "The raw bit for Camera frame end interrupt."
              },
              "CAM_HS_INT_RAW": {
                "bit": 3,
                "description": "The raw bit for Camera line interrupt."
              }
            },
            "LC_DMA_INT_ST": {
              "LCD_VSYNC_INT_ST": {
                "bit": 0,
                "description": "The status bit for LCD frame end interrupt."
              },
              "LCD_TRANS_DONE_INT_ST": {
                "bit": 1,
                "description": "The status bit for lcd transfer end interrupt."
              },
              "CAM_VSYNC_INT_ST": {
                "bit": 2,
                "description": "The status bit for Camera frame end interrupt."
              },
              "CAM_HS_INT_ST": {
                "bit": 3,
                "description": "The status bit for Camera transfer end interrupt."
              }
            },
            "LC_DMA_INT_CLR": {
              "LCD_VSYNC_INT_CLR": {
                "bit": 0,
                "description": "The clear bit for LCD frame end interrupt."
              },
              "LCD_TRANS_DONE_INT_CLR": {
                "bit": 1,
                "description": "The clear bit for lcd transfer end interrupt."
              },
              "CAM_VSYNC_INT_CLR": {
                "bit": 2,
                "description": "The clear bit for Camera frame end interrupt."
              },
              "CAM_HS_INT_CLR": {
                "bit": 3,
                "description": "The clear bit for Camera line interrupt."
              }
            },
            "LC_REG_DATE": {
              "LC_DATE": {
                "bit": 0,
                "description": "LCD_CAM version control register",
                "width": 28
              }
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "LEDC",
              "base": "0x60019000",
              "irq": 35
            },
            {
              "name": "MCPWM0",
              "base": "0x6001E000",
              "irq": 31
            },
            {
              "name": "MCPWM1",
              "base": "0x6002C000",
              "irq": 32
            }
          ],
          "registers": {
            "CH%s_CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration register 0 for channel %s"
            },
            "CH%s_HPOINT": {
              "offset": "0x04",
              "size": 32,
              "description": "High point register for channel %s"
            },
            "CH%s_DUTY": {
              "offset": "0x08",
              "size": 32,
              "description": "Initial duty cycle for channel %s"
            },
            "CH%s_CONF1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Configuration register 1 for channel %s"
            },
            "CH%s_DUTY_R": {
              "offset": "0x10",
              "size": 32,
              "description": "Current duty cycle for channel %s"
            },
            "TIMER%s_CONF": {
              "offset": "0xA0",
              "size": 32,
              "description": "Timer %s configuration"
            },
            "TIMER%s_VALUE": {
              "offset": "0xA4",
              "size": 32,
              "description": "Timer %s current counter value"
            },
            "INT_RAW": {
              "offset": "0xC0",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0xC4",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0xC8",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0xCC",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "CONF": {
              "offset": "0xD0",
              "size": 32,
              "description": "Global ledc configuration register"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "CH%s_CONF0": {
              "TIMER_SEL": {
                "bit": 0,
                "description": "This field is used to select one of timers for channel %s.\n\n0: select timer0\n\n1: select timer1\n\n2: select timer2\n\n3: select timer3",
                "width": 2
              },
              "SIG_OUT_EN": {
                "bit": 2,
                "description": "Set this bit to enable signal output on channel %s."
              },
              "IDLE_LV": {
                "bit": 3,
                "description": "This bit is used to control the output value when channel %s is inactive (when LEDC_SIG_OUT_EN_CH%s is 0)."
              },
              "PARA_UP": {
                "bit": 4,
                "description": "This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s, LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s, LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields for channel %s, and will be automatically cleared by hardware."
              },
              "OVF_NUM": {
                "bit": 5,
                "description": "This register is used to configure the maximum times of overflow minus 1.\n\nThe LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.",
                "width": 10
              },
              "OVF_CNT_EN": {
                "bit": 15,
                "description": "This bit is used to enable the ovf_cnt of channel %s."
              },
              "OVF_CNT_RESET": {
                "bit": 16,
                "description": "Set this bit to reset the ovf_cnt of channel %s."
              },
              "OVF_CNT_RESET_ST": {
                "bit": 17,
                "description": "This is the status bit of LEDC_OVF_CNT_RESET_CH%s."
              }
            },
            "CH%s_HPOINT": {
              "HPOINT": {
                "bit": 0,
                "description": "The output value changes to high when the selected timers has reached the value specified by this register.",
                "width": 14
              }
            },
            "CH%s_DUTY": {
              "DUTY": {
                "bit": 0,
                "description": "This register is used to change the output duty by controlling the Lpoint.\n\nThe output value turns to low when the selected timers has reached the Lpoint.",
                "width": 19
              }
            },
            "CH%s_CONF1": {
              "DUTY_SCALE": {
                "bit": 0,
                "description": "This register is used to configure the changing step scale of duty on channel %s.",
                "width": 10
              },
              "DUTY_CYCLE": {
                "bit": 10,
                "description": "The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.",
                "width": 10
              },
              "DUTY_NUM": {
                "bit": 20,
                "description": "This register is used to control the number of times the duty cycle will be changed.",
                "width": 10
              },
              "DUTY_INC": {
                "bit": 30,
                "description": "This register is used to increase or decrease the duty of output signal on channel %s. 1: Increase; 0: Decrease."
              },
              "DUTY_START": {
                "bit": 31,
                "description": "Other configured fields in LEDC_CH%s_CONF1_REG will start to take effect when this bit is set to 1."
              }
            },
            "CH%s_DUTY_R": {
              "DUTY_R": {
                "bit": 0,
                "description": "This register stores the current duty of output signal on channel %s.",
                "width": 19
              }
            },
            "TIMER%s_CONF": {
              "DUTY_RES": {
                "bit": 0,
                "description": "This register is used to control the range of the counter in timer %s.",
                "width": 4
              },
              "CLK_DIV": {
                "bit": 4,
                "description": "This register is used to configure the divisor for the divider in timer %s.\n\nThe least significant eight bits represent the fractional part.",
                "width": 18
              },
              "PAUSE": {
                "bit": 22,
                "description": "This bit is used to suspend the counter in timer %s."
              },
              "RST": {
                "bit": 23,
                "description": "This bit is used to reset timer %s. The counter will show 0 after reset."
              },
              "TICK_SEL": {
                "bit": 24,
                "description": "This bit is used to select clock for timer %s. When this bit is set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may be not accurate.\n\n1'h0: SLOW_CLK 1'h1: REF_TICK"
              },
              "PARA_UP": {
                "bit": 25,
                "description": "Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES."
              }
            },
            "TIMER%s_VALUE": {
              "CNT": {
                "bit": 0,
                "description": "This register stores the current counter value of timer %s.",
                "width": 14
              }
            },
            "INT_RAW": {
              "TIMER0_OVF_INT_RAW": {
                "bit": 0,
                "description": "Triggered when the timer0 has reached its maximum counter value."
              },
              "TIMER1_OVF_INT_RAW": {
                "bit": 1,
                "description": "Triggered when the timer1 has reached its maximum counter value."
              },
              "TIMER2_OVF_INT_RAW": {
                "bit": 2,
                "description": "Triggered when the timer2 has reached its maximum counter value."
              },
              "TIMER3_OVF_INT_RAW": {
                "bit": 3,
                "description": "Triggered when the timer3 has reached its maximum counter value."
              },
              "DUTY_CHNG_END_CH0_INT_RAW": {
                "bit": 4,
                "description": "Interrupt raw bit for channel 0. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH1_INT_RAW": {
                "bit": 5,
                "description": "Interrupt raw bit for channel 1. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH2_INT_RAW": {
                "bit": 6,
                "description": "Interrupt raw bit for channel 2. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH3_INT_RAW": {
                "bit": 7,
                "description": "Interrupt raw bit for channel 3. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH4_INT_RAW": {
                "bit": 8,
                "description": "Interrupt raw bit for channel 4. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH5_INT_RAW": {
                "bit": 9,
                "description": "Interrupt raw bit for channel 5. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH6_INT_RAW": {
                "bit": 10,
                "description": "Interrupt raw bit for channel 6. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH7_INT_RAW": {
                "bit": 11,
                "description": "Interrupt raw bit for channel 7. Triggered when the gradual change of duty has finished."
              },
              "OVF_CNT_CH0_INT_RAW": {
                "bit": 12,
                "description": "Interrupt raw bit for channel 0. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH0."
              },
              "OVF_CNT_CH1_INT_RAW": {
                "bit": 13,
                "description": "Interrupt raw bit for channel 1. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH1."
              },
              "OVF_CNT_CH2_INT_RAW": {
                "bit": 14,
                "description": "Interrupt raw bit for channel 2. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH2."
              },
              "OVF_CNT_CH3_INT_RAW": {
                "bit": 15,
                "description": "Interrupt raw bit for channel 3. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH3."
              },
              "OVF_CNT_CH4_INT_RAW": {
                "bit": 16,
                "description": "Interrupt raw bit for channel 4. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH4."
              },
              "OVF_CNT_CH5_INT_RAW": {
                "bit": 17,
                "description": "Interrupt raw bit for channel 5. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH5."
              },
              "OVF_CNT_CH6_INT_RAW": {
                "bit": 18,
                "description": "Interrupt raw bit for channel 6. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH6."
              },
              "OVF_CNT_CH7_INT_RAW": {
                "bit": 19,
                "description": "Interrupt raw bit for channel 7. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH7."
              }
            },
            "INT_ST": {
              "TIMER0_OVF_INT_ST": {
                "bit": 0,
                "description": "This is the masked interrupt status bit for the LEDC_TIMER0_OVF_INT interrupt when LEDC_TIMER0_OVF_INT_ENA is set to 1."
              },
              "TIMER1_OVF_INT_ST": {
                "bit": 1,
                "description": "This is the masked interrupt status bit for the LEDC_TIMER1_OVF_INT interrupt when LEDC_TIMER1_OVF_INT_ENA is set to 1."
              },
              "TIMER2_OVF_INT_ST": {
                "bit": 2,
                "description": "This is the masked interrupt status bit for the LEDC_TIMER2_OVF_INT interrupt when LEDC_TIMER2_OVF_INT_ENA is set to 1."
              },
              "TIMER3_OVF_INT_ST": {
                "bit": 3,
                "description": "This is the masked interrupt status bit for the LEDC_TIMER3_OVF_INT interrupt when LEDC_TIMER3_OVF_INT_ENA is set to 1."
              },
              "DUTY_CHNG_END_CH0_INT_ST": {
                "bit": 4,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt when LEDC_DUTY_CHNG_END_CH0_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH1_INT_ST": {
                "bit": 5,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt when LEDC_DUTY_CHNG_END_CH1_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH2_INT_ST": {
                "bit": 6,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt when LEDC_DUTY_CHNG_END_CH2_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH3_INT_ST": {
                "bit": 7,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt when LEDC_DUTY_CHNG_END_CH3_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH4_INT_ST": {
                "bit": 8,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt when LEDC_DUTY_CHNG_END_CH4_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH5_INT_ST": {
                "bit": 9,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt when LEDC_DUTY_CHNG_END_CH5_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH6_INT_ST": {
                "bit": 10,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH6_INT interrupt when LEDC_DUTY_CHNG_END_CH6_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH7_INT_ST": {
                "bit": 11,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH7_INT interrupt when LEDC_DUTY_CHNG_END_CH7_INT_ENAIS set to 1."
              },
              "OVF_CNT_CH0_INT_ST": {
                "bit": 12,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH0_INT interrupt when LEDC_OVF_CNT_CH0_INT_ENA is set to 1."
              },
              "OVF_CNT_CH1_INT_ST": {
                "bit": 13,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH1_INT interrupt when LEDC_OVF_CNT_CH1_INT_ENA is set to 1."
              },
              "OVF_CNT_CH2_INT_ST": {
                "bit": 14,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH2_INT interrupt when LEDC_OVF_CNT_CH2_INT_ENA is set to 1."
              },
              "OVF_CNT_CH3_INT_ST": {
                "bit": 15,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH3_INT interrupt when LEDC_OVF_CNT_CH3_INT_ENA is set to 1."
              },
              "OVF_CNT_CH4_INT_ST": {
                "bit": 16,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH4_INT interrupt when LEDC_OVF_CNT_CH4_INT_ENA is set to 1."
              },
              "OVF_CNT_CH5_INT_ST": {
                "bit": 17,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH5_INT interrupt when LEDC_OVF_CNT_CH5_INT_ENA is set to 1."
              },
              "OVF_CNT_CH6_INT_ST": {
                "bit": 18,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH6_INT interrupt when LEDC_OVF_CNT_CH6_INT_ENA is set to 1."
              },
              "OVF_CNT_CH7_INT_ST": {
                "bit": 19,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH7_INT interrupt when LEDC_OVF_CNT_CH7_INT_ENA is set to 1."
              }
            },
            "INT_ENA": {
              "TIMER0_OVF_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit for the LEDC_TIMER0_OVF_INT interrupt."
              },
              "TIMER1_OVF_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit for the LEDC_TIMER1_OVF_INT interrupt."
              },
              "TIMER2_OVF_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit for the LEDC_TIMER2_OVF_INT interrupt."
              },
              "TIMER3_OVF_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit for the LEDC_TIMER3_OVF_INT interrupt."
              },
              "DUTY_CHNG_END_CH0_INT_ENA": {
                "bit": 4,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt."
              },
              "DUTY_CHNG_END_CH1_INT_ENA": {
                "bit": 5,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt."
              },
              "DUTY_CHNG_END_CH2_INT_ENA": {
                "bit": 6,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt."
              },
              "DUTY_CHNG_END_CH3_INT_ENA": {
                "bit": 7,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt."
              },
              "DUTY_CHNG_END_CH4_INT_ENA": {
                "bit": 8,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt."
              },
              "DUTY_CHNG_END_CH5_INT_ENA": {
                "bit": 9,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt."
              },
              "DUTY_CHNG_END_CH6_INT_ENA": {
                "bit": 10,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH6_INT interrupt."
              },
              "DUTY_CHNG_END_CH7_INT_ENA": {
                "bit": 11,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH7_INT interrupt."
              },
              "OVF_CNT_CH0_INT_ENA": {
                "bit": 12,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH0_INT interrupt."
              },
              "OVF_CNT_CH1_INT_ENA": {
                "bit": 13,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH1_INT interrupt."
              },
              "OVF_CNT_CH2_INT_ENA": {
                "bit": 14,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH2_INT interrupt."
              },
              "OVF_CNT_CH3_INT_ENA": {
                "bit": 15,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH3_INT interrupt."
              },
              "OVF_CNT_CH4_INT_ENA": {
                "bit": 16,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH4_INT interrupt."
              },
              "OVF_CNT_CH5_INT_ENA": {
                "bit": 17,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH5_INT interrupt."
              },
              "OVF_CNT_CH6_INT_ENA": {
                "bit": 18,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH6_INT interrupt."
              },
              "OVF_CNT_CH7_INT_ENA": {
                "bit": 19,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH7_INT interrupt."
              }
            },
            "INT_CLR": {
              "TIMER0_OVF_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the LEDC_TIMER0_OVF_INT interrupt."
              },
              "TIMER1_OVF_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the LEDC_TIMER1_OVF_INT interrupt."
              },
              "TIMER2_OVF_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the LEDC_TIMER2_OVF_INT interrupt."
              },
              "TIMER3_OVF_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the LEDC_TIMER3_OVF_INT interrupt."
              },
              "DUTY_CHNG_END_CH0_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH0_INT interrupt."
              },
              "DUTY_CHNG_END_CH1_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH1_INT interrupt."
              },
              "DUTY_CHNG_END_CH2_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH2_INT interrupt."
              },
              "DUTY_CHNG_END_CH3_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH3_INT interrupt."
              },
              "DUTY_CHNG_END_CH4_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH4_INT interrupt."
              },
              "DUTY_CHNG_END_CH5_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH5_INT interrupt."
              },
              "DUTY_CHNG_END_CH6_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH6_INT interrupt."
              },
              "DUTY_CHNG_END_CH7_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH7_INT interrupt."
              },
              "OVF_CNT_CH0_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH0_INT interrupt."
              },
              "OVF_CNT_CH1_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH1_INT interrupt."
              },
              "OVF_CNT_CH2_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH2_INT interrupt."
              },
              "OVF_CNT_CH3_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH3_INT interrupt."
              },
              "OVF_CNT_CH4_INT_CLR": {
                "bit": 16,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH4_INT interrupt."
              },
              "OVF_CNT_CH5_INT_CLR": {
                "bit": 17,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH5_INT interrupt."
              },
              "OVF_CNT_CH6_INT_CLR": {
                "bit": 18,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH6_INT interrupt."
              },
              "OVF_CNT_CH7_INT_CLR": {
                "bit": 19,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH7_INT interrupt."
              }
            },
            "CONF": {
              "APB_CLK_SEL": {
                "bit": 0,
                "description": "This bit is used to select clock source for the 4 timers .\n\n2'd1: APB_CLK 2'd2: RTC8M_CLK 2'd3: XTAL_CLK",
                "width": 2
              },
              "CLK_EN": {
                "bit": 31,
                "description": "This bit is used to control clock.\n\n1'b1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the version control register.",
                "width": 32
              }
            }
          }
        },
        "PCNT": {
          "instances": [
            {
              "name": "PCNT",
              "base": "0x60017000",
              "irq": 41
            }
          ],
          "registers": {
            "U%s_CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration register 0 for unit %s"
            },
            "U%s_CONF1": {
              "offset": "0x04",
              "size": 32,
              "description": "Configuration register 1 for unit %s"
            },
            "U%s_CONF2": {
              "offset": "0x08",
              "size": 32,
              "description": "Configuration register 2 for unit %s"
            },
            "U%s_CNT": {
              "offset": "0x30",
              "size": 32,
              "description": "Counter value for unit %s"
            },
            "INT_RAW": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt raw status register"
            },
            "INT_ST": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt status register"
            },
            "INT_ENA": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt enable register"
            },
            "INT_CLR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt clear register"
            },
            "U%s_STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "PNCT UNIT%s status register"
            },
            "CTRL": {
              "offset": "0x60",
              "size": 32,
              "description": "Control register for all counters"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "PCNT version control register"
            }
          },
          "bits": {
            "U%s_CONF0": {
              "FILTER_THRES": {
                "bit": 0,
                "description": "This sets the maximum threshold, in APB_CLK cycles, for the filter.\n\nAny pulses with width less than this will be ignored when the filter is enabled.",
                "width": 10
              },
              "FILTER_EN": {
                "bit": 10,
                "description": "This is the enable bit for unit %s's input filter."
              },
              "THR_ZERO_EN": {
                "bit": 11,
                "description": "This is the enable bit for unit %s's zero comparator."
              },
              "THR_H_LIM_EN": {
                "bit": 12,
                "description": "This is the enable bit for unit %s's thr_h_lim comparator."
              },
              "THR_L_LIM_EN": {
                "bit": 13,
                "description": "This is the enable bit for unit %s's thr_l_lim comparator."
              },
              "THR_THRES0_EN": {
                "bit": 14,
                "description": "This is the enable bit for unit %s's thres0 comparator."
              },
              "THR_THRES1_EN": {
                "bit": 15,
                "description": "This is the enable bit for unit %s's thres1 comparator."
              },
              "CH0_NEG_MODE": {
                "bit": 16,
                "description": "This register sets the behavior when the signal input of channel 0 detects a negative edge.\n\n1: Increase the counter;2: Decrease the counter;0, 3: No effect on counter",
                "width": 2
              },
              "CH0_POS_MODE": {
                "bit": 18,
                "description": "This register sets the behavior when the signal input of channel 0 detects a positive edge.\n\n1: Increase the counter;2: Decrease the counter;0, 3: No effect on counter",
                "width": 2
              },
              "CH0_HCTRL_MODE": {
                "bit": 20,
                "description": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n\n0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2, 3: Inhibit counter modification",
                "width": 2
              },
              "CH0_LCTRL_MODE": {
                "bit": 22,
                "description": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n\n0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2, 3: Inhibit counter modification",
                "width": 2
              },
              "CH1_NEG_MODE": {
                "bit": 24,
                "description": "This register sets the behavior when the signal input of channel 1 detects a negative edge.\n\n1: Increment the counter;2: Decrement the counter;0, 3: No effect on counter",
                "width": 2
              },
              "CH1_POS_MODE": {
                "bit": 26,
                "description": "This register sets the behavior when the signal input of channel 1 detects a positive edge.\n\n1: Increment the counter;2: Decrement the counter;0, 3: No effect on counter",
                "width": 2
              },
              "CH1_HCTRL_MODE": {
                "bit": 28,
                "description": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n\n0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2, 3: Inhibit counter modification",
                "width": 2
              },
              "CH1_LCTRL_MODE": {
                "bit": 30,
                "description": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n\n0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2, 3: Inhibit counter modification",
                "width": 2
              }
            },
            "U%s_CONF1": {
              "CNT_THRES0": {
                "bit": 0,
                "description": "This register is used to configure the thres0 value for unit %s.",
                "width": 16
              },
              "CNT_THRES1": {
                "bit": 16,
                "description": "This register is used to configure the thres1 value for unit %s.",
                "width": 16
              }
            },
            "U%s_CONF2": {
              "CNT_H_LIM": {
                "bit": 0,
                "description": "This register is used to configure the thr_h_lim value for unit %s.",
                "width": 16
              },
              "CNT_L_LIM": {
                "bit": 16,
                "description": "This register is used to configure the thr_l_lim value for unit %s.",
                "width": 16
              }
            },
            "U%s_CNT": {
              "CNT": {
                "bit": 0,
                "description": "This register stores the current pulse count value for unit %s.",
                "width": 16
              }
            },
            "INT_RAW": {
              "CNT_THR_EVENT_U0": {
                "bit": 0,
                "description": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt."
              },
              "CNT_THR_EVENT_U1": {
                "bit": 1,
                "description": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt."
              },
              "CNT_THR_EVENT_U2": {
                "bit": 2,
                "description": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt."
              },
              "CNT_THR_EVENT_U3": {
                "bit": 3,
                "description": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt."
              }
            },
            "INT_ST": {
              "CNT_THR_EVENT_U0": {
                "bit": 0,
                "description": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt."
              },
              "CNT_THR_EVENT_U1": {
                "bit": 1,
                "description": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt."
              },
              "CNT_THR_EVENT_U2": {
                "bit": 2,
                "description": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt."
              },
              "CNT_THR_EVENT_U3": {
                "bit": 3,
                "description": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt."
              }
            },
            "INT_ENA": {
              "CNT_THR_EVENT_U0": {
                "bit": 0,
                "description": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt."
              },
              "CNT_THR_EVENT_U1": {
                "bit": 1,
                "description": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt."
              },
              "CNT_THR_EVENT_U2": {
                "bit": 2,
                "description": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt."
              },
              "CNT_THR_EVENT_U3": {
                "bit": 3,
                "description": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt."
              }
            },
            "INT_CLR": {
              "CNT_THR_EVENT_U0": {
                "bit": 0,
                "description": "Set this bit to clear the PCNT_CNT_THR_EVENT_U0_INT interrupt."
              },
              "CNT_THR_EVENT_U1": {
                "bit": 1,
                "description": "Set this bit to clear the PCNT_CNT_THR_EVENT_U1_INT interrupt."
              },
              "CNT_THR_EVENT_U2": {
                "bit": 2,
                "description": "Set this bit to clear the PCNT_CNT_THR_EVENT_U2_INT interrupt."
              },
              "CNT_THR_EVENT_U3": {
                "bit": 3,
                "description": "Set this bit to clear the PCNT_CNT_THR_EVENT_U3_INT interrupt."
              }
            },
            "U%s_STATUS": {
              "ZERO_MODE": {
                "bit": 0,
                "description": "The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse counter decreases from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter is negative. 3: pulse counter is positive.",
                "width": 2
              },
              "THRES1": {
                "bit": 2,
                "description": "The latched value of thres1 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0: others"
              },
              "THRES0": {
                "bit": 3,
                "description": "The latched value of thres0 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0: others"
              },
              "L_LIM": {
                "bit": 4,
                "description": "The latched value of low limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_l_lim and low limit event is valid. 0: others"
              },
              "H_LIM": {
                "bit": 5,
                "description": "The latched value of high limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_h_lim and high limit event is valid. 0: others"
              },
              "ZERO": {
                "bit": 6,
                "description": "The latched value of zero threshold event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to 0 and zero threshold event is valid. 0: others"
              }
            },
            "CTRL": {
              "CNT_RST_U0": {
                "bit": 0,
                "description": "Set this bit to clear unit 0's counter."
              },
              "CNT_PAUSE_U0": {
                "bit": 1,
                "description": "Set this bit to freeze unit 0's counter."
              },
              "CNT_RST_U1": {
                "bit": 2,
                "description": "Set this bit to clear unit 1's counter."
              },
              "CNT_PAUSE_U1": {
                "bit": 3,
                "description": "Set this bit to freeze unit 1's counter."
              },
              "CNT_RST_U2": {
                "bit": 4,
                "description": "Set this bit to clear unit 2's counter."
              },
              "CNT_PAUSE_U2": {
                "bit": 5,
                "description": "Set this bit to freeze unit 2's counter."
              },
              "CNT_RST_U3": {
                "bit": 6,
                "description": "Set this bit to clear unit 3's counter."
              },
              "CNT_PAUSE_U3": {
                "bit": 7,
                "description": "Set this bit to freeze unit 3's counter."
              },
              "CLK_EN": {
                "bit": 16,
                "description": "The registers clock gate enable signal of PCNT module. 1: the registers can be read and written by application. 0: the registers can not be read or written by application"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the PCNT version control register.",
                "width": 32
              }
            }
          }
        },
        "PERI": {
          "instances": [
            {
              "name": "PERI_BACKUP",
              "base": "0x6002A000",
              "irq": 97
            }
          ],
          "registers": {
            "CONFIG": {
              "offset": "0x00",
              "size": 32,
              "description": "x"
            },
            "APB_ADDR": {
              "offset": "0x04",
              "size": 32,
              "description": "x"
            },
            "MEM_ADDR": {
              "offset": "0x08",
              "size": 32,
              "description": "x"
            },
            "REG_MAP0": {
              "offset": "0x0C",
              "size": 32,
              "description": "x"
            },
            "REG_MAP1": {
              "offset": "0x10",
              "size": 32,
              "description": "x"
            },
            "REG_MAP2": {
              "offset": "0x14",
              "size": 32,
              "description": "x"
            },
            "REG_MAP3": {
              "offset": "0x18",
              "size": 32,
              "description": "x"
            },
            "INT_RAW": {
              "offset": "0x1C",
              "size": 32,
              "description": "x"
            },
            "INT_ST": {
              "offset": "0x20",
              "size": 32,
              "description": "x"
            },
            "INT_ENA": {
              "offset": "0x24",
              "size": 32,
              "description": "x"
            },
            "INT_CLR": {
              "offset": "0x28",
              "size": 32,
              "description": "x"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "x"
            }
          },
          "bits": {
            "CONFIG": {
              "FLOW_ERR": {
                "bit": 0,
                "description": "x",
                "width": 3
              },
              "ADDR_MAP_MODE": {
                "bit": 3,
                "description": "x"
              },
              "BURST_LIMIT": {
                "bit": 4,
                "description": "x",
                "width": 5
              },
              "TOUT_THRES": {
                "bit": 9,
                "description": "x",
                "width": 10
              },
              "SIZE": {
                "bit": 19,
                "description": "x",
                "width": 10
              },
              "START": {
                "bit": 29,
                "description": "x"
              },
              "TO_MEM": {
                "bit": 30,
                "description": "x"
              },
              "ENA": {
                "bit": 31,
                "description": "x"
              }
            },
            "APB_ADDR": {
              "APB_START_ADDR": {
                "bit": 0,
                "description": "x",
                "width": 32
              }
            },
            "MEM_ADDR": {
              "MEM_START_ADDR": {
                "bit": 0,
                "description": "x",
                "width": 32
              }
            },
            "REG_MAP0": {
              "MAP0": {
                "bit": 0,
                "description": "x",
                "width": 32
              }
            },
            "REG_MAP1": {
              "MAP1": {
                "bit": 0,
                "description": "x",
                "width": 32
              }
            },
            "REG_MAP2": {
              "MAP2": {
                "bit": 0,
                "description": "x",
                "width": 32
              }
            },
            "REG_MAP3": {
              "MAP3": {
                "bit": 0,
                "description": "x",
                "width": 32
              }
            },
            "INT_RAW": {
              "DONE_INT_RAW": {
                "bit": 0,
                "description": "x"
              },
              "ERR_INT_RAW": {
                "bit": 1,
                "description": "x"
              }
            },
            "INT_ST": {
              "DONE_INT_ST": {
                "bit": 0,
                "description": "x"
              },
              "ERR_INT_ST": {
                "bit": 1,
                "description": "x"
              }
            },
            "INT_ENA": {
              "DONE_INT_ENA": {
                "bit": 0,
                "description": "x"
              },
              "ERR_INT_ENA": {
                "bit": 1,
                "description": "x"
              }
            },
            "INT_CLR": {
              "DONE_INT_CLR": {
                "bit": 0,
                "description": "x"
              },
              "ERR_INT_CLR": {
                "bit": 1,
                "description": "x"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "x",
                "width": 28
              },
              "CLK_EN": {
                "bit": 31,
                "description": "register file clk gating"
              }
            }
          }
        },
        "RMT": {
          "instances": [
            {
              "name": "RMT",
              "base": "0x60016000",
              "irq": 40
            }
          ],
          "registers": {
            "CH%sDATA": {
              "offset": "0x00",
              "size": 32,
              "description": "The read and write  data register for CHANNEL%s by apb fifo access."
            },
            "CH%s_TX_CONF0": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel %s configure register 0"
            },
            "CH%s_RX_CONF0": {
              "offset": "0x30",
              "size": 32,
              "description": "Channel %s configure register 0"
            },
            "CH%s_RX_CONF1": {
              "offset": "0x34",
              "size": 32,
              "description": "Channel %s configure register 1"
            },
            "CH%s_TX_STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Channel %s status register"
            },
            "CH%s_RX_STATUS": {
              "offset": "0x60",
              "size": 32,
              "description": "Channel %s status register"
            },
            "INT_RAW": {
              "offset": "0x70",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0x74",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0x78",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0x7C",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "CH%sCARRIER_DUTY": {
              "offset": "0x80",
              "size": 32,
              "description": "Channel %s duty cycle configuration register"
            },
            "CH%s_RX_CARRIER_RM": {
              "offset": "0x90",
              "size": 32,
              "description": "Channel %s carrier remove register"
            },
            "CH%s_TX_LIM": {
              "offset": "0xA0",
              "size": 32,
              "description": "Channel %s Tx event configuration register"
            },
            "CH%s_RX_LIM": {
              "offset": "0xB0",
              "size": 32,
              "description": "Channel %s Rx event configuration register"
            },
            "SYS_CONF": {
              "offset": "0xC0",
              "size": 32,
              "description": "RMT apb configuration register"
            },
            "TX_SIM": {
              "offset": "0xC4",
              "size": 32,
              "description": "RMT TX synchronous register"
            },
            "REF_CNT_RST": {
              "offset": "0xC8",
              "size": 32,
              "description": "RMT clock divider reset register"
            },
            "DATE": {
              "offset": "0xCC",
              "size": 32,
              "description": "RMT version register"
            }
          },
          "bits": {
            "CH%sDATA": {
              "DATA": {
                "bit": 0,
                "description": "Read and write data for channel %s via APB FIFO.",
                "width": 32
              }
            },
            "CH%s_TX_CONF0": {
              "TX_START": {
                "bit": 0,
                "description": "Set this bit to start sending data on CHANNEL%s."
              },
              "MEM_RD_RST": {
                "bit": 1,
                "description": "Set this bit to reset read ram address for CHANNEL%s by accessing transmitter."
              },
              "APB_MEM_RST": {
                "bit": 2,
                "description": "Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo."
              },
              "TX_CONTI_MODE": {
                "bit": 3,
                "description": "Set this bit to restart transmission  from the first data to the last data in CHANNEL%s."
              },
              "MEM_TX_WRAP_EN": {
                "bit": 4,
                "description": "This is the channel %s enable bit for wraparound mode: it will resume sending at the start when the data to be sent is more than its memory size."
              },
              "IDLE_OUT_LV": {
                "bit": 5,
                "description": "This bit configures the level of output signal in CHANNEL%s when the latter is in IDLE state."
              },
              "IDLE_OUT_EN": {
                "bit": 6,
                "description": "This is the output enable-control bit for CHANNEL%s in IDLE state."
              },
              "TX_STOP": {
                "bit": 7,
                "description": "Set this bit to stop the transmitter of CHANNEL%s sending data out."
              },
              "DIV_CNT": {
                "bit": 8,
                "description": "This register is used to configure the divider for clock of CHANNEL%s.",
                "width": 8
              },
              "MEM_SIZE": {
                "bit": 16,
                "description": "This register is used to configure the maximum size of memory allocated to CHANNEL%s.",
                "width": 4
              },
              "CARRIER_EFF_EN": {
                "bit": 20,
                "description": "1: Add carrier modulation on the output signal only at the send data state for CHANNEL%s. 0: Add carrier modulation on the output signal at all state for CHANNEL%s. Only valid when RMT_CARRIER_EN_CH%s is 1."
              },
              "CARRIER_EN": {
                "bit": 21,
                "description": "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
              },
              "CARRIER_OUT_LV": {
                "bit": 22,
                "description": "This bit is used to configure the position of carrier wave for CHANNEL%s.\n\n1'h0: add carrier wave on low level.\n\n1'h1: add carrier wave on high level."
              },
              "AFIFO_RST": {
                "bit": 23,
                "description": "Reserved"
              },
              "CONF_UPDATE": {
                "bit": 24,
                "description": "synchronization bit for CHANNEL%s"
              }
            },
            "CH%s_RX_CONF0": {
              "DIV_CNT": {
                "bit": 0,
                "description": "This register is used to configure the divider for clock of CHANNEL%s.",
                "width": 8
              },
              "IDLE_THRES": {
                "bit": 8,
                "description": "When no edge is detected on the input signal and continuous clock cycles is longer than this register value, received process is finished.",
                "width": 15
              },
              "MEM_SIZE": {
                "bit": 24,
                "description": "This register is used to configure the maximum size of memory allocated to CHANNEL%s.",
                "width": 4
              },
              "CARRIER_EN": {
                "bit": 28,
                "description": "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
              },
              "CARRIER_OUT_LV": {
                "bit": 29,
                "description": "This bit is used to configure the position of carrier wave for CHANNEL%s.\n\n1'h0: add carrier wave on low level.\n\n1'h1: add carrier wave on high level."
              }
            },
            "CH%s_RX_CONF1": {
              "RX_EN": {
                "bit": 0,
                "description": "Set this bit to enable receiver to receive data on CHANNEL%s."
              },
              "MEM_WR_RST": {
                "bit": 1,
                "description": "Set this bit to reset write ram address for CHANNEL%s by accessing receiver."
              },
              "APB_MEM_RST": {
                "bit": 2,
                "description": "Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo."
              },
              "MEM_OWNER": {
                "bit": 3,
                "description": "This register marks the ownership of CHANNEL%s's ram block.\n\n1'h1: Receiver is using the ram. \n\n1'h0: APB bus is using the ram."
              },
              "RX_FILTER_EN": {
                "bit": 4,
                "description": "This is the receive filter's enable bit for CHANNEL%s."
              },
              "RX_FILTER_THRES": {
                "bit": 5,
                "description": "Ignores the input pulse when its width is smaller than this register value in APB clock periods (in receive mode).",
                "width": 8
              },
              "MEM_RX_WRAP_EN": {
                "bit": 13,
                "description": "This is the channel %s enable bit for wraparound mode: it will resume receiving at the start when the data to be received is more than its memory size."
              },
              "AFIFO_RST": {
                "bit": 14,
                "description": "Reserved"
              },
              "CONF_UPDATE": {
                "bit": 15,
                "description": "synchronization bit for CHANNEL%s"
              }
            },
            "CH%s_TX_STATUS": {
              "MEM_RADDR_EX": {
                "bit": 0,
                "description": "This register records the memory address offset when transmitter of CHANNEL%s is using the RAM.",
                "width": 10
              },
              "APB_MEM_WADDR": {
                "bit": 11,
                "description": "This register records the memory address offset when writes RAM over APB bus.",
                "width": 10
              },
              "STATE": {
                "bit": 22,
                "description": "This register records the FSM status of CHANNEL%s.",
                "width": 3
              },
              "MEM_EMPTY": {
                "bit": 25,
                "description": "This status bit will be set when the data to be set is more than memory size and the wraparound mode is disabled."
              },
              "APB_MEM_WR_ERR": {
                "bit": 26,
                "description": "This status bit will be set if the offset address out of memory size when writes via APB bus."
              }
            },
            "CH%s_RX_STATUS": {
              "MEM_WADDR_EX": {
                "bit": 0,
                "description": "This register records the memory address offset when receiver of CHANNEL%s is using the RAM.",
                "width": 10
              },
              "APB_MEM_RADDR": {
                "bit": 11,
                "description": "This register records the memory address offset when reads RAM over APB bus.",
                "width": 10
              },
              "STATE": {
                "bit": 22,
                "description": "This register records the FSM status of CHANNEL%s.",
                "width": 3
              },
              "MEM_OWNER_ERR": {
                "bit": 25,
                "description": "This status bit will be set when the ownership of memory block is wrong."
              },
              "MEM_FULL": {
                "bit": 26,
                "description": "This status bit will be set if the receiver receives more data than the memory size."
              },
              "APB_MEM_RD_ERR": {
                "bit": 27,
                "description": "This status bit will be set if the offset address out of memory size when reads via APB bus."
              }
            },
            "INT_RAW": {
              "CH%s_TX_END": {
                "bit": 0,
                "description": "The interrupt raw bit for CHANNEL%s. Triggered when transmission done."
              },
              "CH%s_TX_ERR": {
                "bit": 4,
                "description": "The interrupt raw bit for CHANNEL%s. Triggered when error occurs."
              },
              "CH%s_TX_THR_EVENT": {
                "bit": 8,
                "description": "The interrupt raw bit for CHANNEL%s. Triggered when transmitter sent more data than configured value."
              },
              "CH%s_TX_LOOP": {
                "bit": 12,
                "description": "The interrupt raw bit for CHANNEL%s. Triggered when the loop count reaches the configured threshold value."
              },
              "CH%s_RX_END": {
                "bit": 16,
                "description": "The interrupt raw bit for CHANNEL4. Triggered when reception done."
              },
              "CH%s_RX_ERR": {
                "bit": 20,
                "description": "The interrupt raw bit for CHANNEL4. Triggered when error occurs."
              },
              "CH%s_RX_THR_EVENT": {
                "bit": 24,
                "description": "The interrupt raw bit for CHANNEL4. Triggered when receiver receive more data than configured value."
              },
              "TX_CH3_DMA_ACCESS_FAIL": {
                "bit": 28,
                "description": "The interrupt raw bit for CHANNEL3. Triggered when dma accessing CHANNEL3 fails."
              },
              "RX_CH7_DMA_ACCESS_FAIL": {
                "bit": 29,
                "description": "The interrupt raw bit for CHANNEL7. Triggered when dma accessing CHANNEL7 fails."
              }
            },
            "INT_ST": {
              "CH%s_TX_END": {
                "bit": 0,
                "description": "The masked interrupt status bit for CH%s_TX_END_INT."
              },
              "CH%s_TX_ERR": {
                "bit": 4,
                "description": "The masked interrupt status bit for CH%s_ERR_INT."
              },
              "CH%s_TX_THR_EVENT": {
                "bit": 8,
                "description": "The masked interrupt status bit for CH%s_TX_THR_EVENT_INT."
              },
              "CH%s_TX_LOOP": {
                "bit": 12,
                "description": "The masked interrupt status bit for CH%s_TX_LOOP_INT."
              },
              "CH%s_RX_END": {
                "bit": 16,
                "description": "The masked interrupt status bit for CH4_RX_END_INT."
              },
              "CH%s_RX_ERR": {
                "bit": 20,
                "description": "The masked interrupt status bit for CH4_ERR_INT."
              },
              "CH%s_RX_THR_EVENT": {
                "bit": 24,
                "description": "The masked interrupt status bit for CH4_RX_THR_EVENT_INT."
              },
              "TX_CH3_DMA_ACCESS_FAIL": {
                "bit": 28,
                "description": "The masked interrupt status bit for  CH3_DMA_ACCESS_FAIL_INT."
              },
              "RX_CH7_DMA_ACCESS_FAIL": {
                "bit": 29,
                "description": "The masked interrupt status bit for  CH7_DMA_ACCESS_FAIL_INT."
              }
            },
            "INT_ENA": {
              "CH%s_TX_END": {
                "bit": 0,
                "description": "The interrupt enable bit for CH%s_TX_END_INT."
              },
              "CH%s_TX_ERR": {
                "bit": 4,
                "description": "The interrupt enable bit for CH%s_ERR_INT."
              },
              "CH%s_TX_THR_EVENT": {
                "bit": 8,
                "description": "The interrupt enable bit for CH%s_TX_THR_EVENT_INT."
              },
              "CH%s_TX_LOOP": {
                "bit": 12,
                "description": "The interrupt enable bit for CH%s_TX_LOOP_INT."
              },
              "CH%s_RX_END": {
                "bit": 16,
                "description": "The interrupt enable bit for CH4_RX_END_INT."
              },
              "CH%s_RX_ERR": {
                "bit": 20,
                "description": "The interrupt enable bit for CH4_ERR_INT."
              },
              "CH%s_RX_THR_EVENT": {
                "bit": 24,
                "description": "The interrupt enable bit for CH4_RX_THR_EVENT_INT."
              },
              "TX_CH3_DMA_ACCESS_FAIL": {
                "bit": 28,
                "description": "The interrupt enable bit for CH3_DMA_ACCESS_FAIL_INT."
              },
              "RX_CH7_DMA_ACCESS_FAIL": {
                "bit": 29,
                "description": "The interrupt enable bit for CH7_DMA_ACCESS_FAIL_INT."
              }
            },
            "INT_CLR": {
              "CH%s_TX_END": {
                "bit": 0,
                "description": "Set this bit to clear theCH%s_TX_END_INT interrupt."
              },
              "CH%s_TX_ERR": {
                "bit": 4,
                "description": "Set this bit to clear theCH%s_ERR_INT interrupt."
              },
              "CH%s_TX_THR_EVENT": {
                "bit": 8,
                "description": "Set this bit to clear theCH%s_TX_THR_EVENT_INT interrupt."
              },
              "CH%s_TX_LOOP": {
                "bit": 12,
                "description": "Set this bit to clear theCH%s_TX_LOOP_INT interrupt."
              },
              "CH%s_RX_END": {
                "bit": 16,
                "description": "Set this bit to clear theCH4_RX_END_INT interrupt."
              },
              "CH%s_RX_ERR": {
                "bit": 20,
                "description": "Set this bit to clear theCH4_ERR_INT interrupt."
              },
              "CH%s_RX_THR_EVENT": {
                "bit": 24,
                "description": "Set this bit to clear theCH4_RX_THR_EVENT_INT interrupt."
              },
              "TX_CH3_DMA_ACCESS_FAIL": {
                "bit": 28,
                "description": "Set this bit to clear the CH3_DMA_ACCESS_FAIL_INT interrupt."
              },
              "RX_CH7_DMA_ACCESS_FAIL": {
                "bit": 29,
                "description": "Set this bit to clear the CH7_DMA_ACCESS_FAIL_INT interrupt."
              }
            },
            "CH%sCARRIER_DUTY": {
              "CARRIER_LOW": {
                "bit": 0,
                "description": "This register is used to configure carrier wave 's low level clock period for CHANNEL%s.",
                "width": 16
              },
              "CARRIER_HIGH": {
                "bit": 16,
                "description": "This register is used to configure carrier wave 's high level clock period for CHANNEL%s.",
                "width": 16
              }
            },
            "CH%s_RX_CARRIER_RM": {
              "CARRIER_LOW_THRES": {
                "bit": 0,
                "description": "The low level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_LOW_THRES_CH%s + 1) for channel %s.",
                "width": 16
              },
              "CARRIER_HIGH_THRES": {
                "bit": 16,
                "description": "The high level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_HIGH_THRES_CH%s + 1) for channel %s.",
                "width": 16
              }
            },
            "CH%s_TX_LIM": {
              "TX_LIM": {
                "bit": 0,
                "description": "This register is used to configure the maximum entries that CHANNEL%s can send out.",
                "width": 9
              },
              "TX_LOOP_NUM": {
                "bit": 9,
                "description": "This register is used to configure the maximum loop count when tx_conti_mode is valid.",
                "width": 10
              },
              "TX_LOOP_CNT_EN": {
                "bit": 19,
                "description": "This register is the enabled bit for loop count."
              },
              "LOOP_COUNT_RESET": {
                "bit": 20,
                "description": "This register is used to reset the loop count when tx_conti_mode is valid."
              },
              "LOOP_STOP_EN": {
                "bit": 21,
                "description": "This bit is used to enable the loop send stop function after the loop counter counts to  loop number for CHANNEL%s."
              }
            },
            "CH%s_RX_LIM": {
              "RX_LIM_CH4": {
                "bit": 0,
                "description": "This register is used to configure the maximum entries that CHANNEL%s can receive.",
                "width": 9
              }
            },
            "SYS_CONF": {
              "APB_FIFO_MASK": {
                "bit": 0,
                "description": "1'h1: access memory directly.   1'h0: access memory by FIFO."
              },
              "MEM_CLK_FORCE_ON": {
                "bit": 1,
                "description": "Set this bit to enable the clock for RMT memory."
              },
              "MEM_FORCE_PD": {
                "bit": 2,
                "description": "Set this bit to power down RMT memory."
              },
              "MEM_FORCE_PU": {
                "bit": 3,
                "description": "1: Disable RMT memory light sleep power down function. 0: Power down RMT memory when RMT is in light sleep mode."
              },
              "SCLK_DIV_NUM": {
                "bit": 4,
                "description": "the integral part of the fractional divisor",
                "width": 8
              },
              "SCLK_DIV_A": {
                "bit": 12,
                "description": "the numerator of the fractional part of the fractional divisor",
                "width": 6
              },
              "SCLK_DIV_B": {
                "bit": 18,
                "description": "the denominator of the fractional part of the fractional divisor",
                "width": 6
              },
              "SCLK_SEL": {
                "bit": 24,
                "description": "choose the clock source of rmt_sclk. 1:CLK_80Mhz;2:CLK_8MHz; 2:XTAL",
                "width": 2
              },
              "SCLK_ACTIVE": {
                "bit": 26,
                "description": "rmt_sclk switch"
              },
              "CLK_EN": {
                "bit": 31,
                "description": "RMT register clock gate enable signal. 1: Power up the drive clock of registers. 0: Power down the drive clock of registers"
              }
            },
            "TX_SIM": {
              "CH0": {
                "bit": 0,
                "description": "Set this bit to enable CHANNEL0 to start sending data synchronously with other enabled channels."
              },
              "CH1": {
                "bit": 1,
                "description": "Set this bit to enable CHANNEL1 to start sending data synchronously with other enabled channels."
              },
              "CH2": {
                "bit": 2,
                "description": "Set this bit to enable CHANNEL2 to start sending data synchronously with other enabled channels."
              },
              "CH3": {
                "bit": 3,
                "description": "Set this bit to enable CHANNEL3 to start sending data synchronously with other enabled channels."
              },
              "EN": {
                "bit": 4,
                "description": "This register is used to enable multiple of channels to start sending data synchronously."
              }
            },
            "REF_CNT_RST": {
              "CH%s": {
                "bit": 0,
                "description": "This register is used to reset the clock divider of CHANNEL%s."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the version register.",
                "width": 28
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x60034F6C"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x110",
              "size": 32,
              "description": "Random number data"
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC_CNTL",
              "base": "0x60008000",
              "irq": 39
            },
            {
              "name": "RTC_IO",
              "base": "0x60008400"
            }
          ],
          "registers": {
            "OPTIONS0": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC common configure register"
            },
            "SLP_TIMER0": {
              "offset": "0x04",
              "size": 32,
              "description": "configure min sleep time"
            },
            "SLP_TIMER1": {
              "offset": "0x08",
              "size": 32,
              "description": "configure sleep time hi"
            },
            "TIME_UPDATE": {
              "offset": "0x0C",
              "size": 32,
              "description": "update rtc main timer"
            },
            "TIME_LOW0": {
              "offset": "0x10",
              "size": 32,
              "description": "read rtc_main timer low bits"
            },
            "TIME_HIGH0": {
              "offset": "0x14",
              "size": 32,
              "description": "read rtc_main timer high bits"
            },
            "STATE0": {
              "offset": "0x18",
              "size": 32,
              "description": "configure chip sleep"
            },
            "TIMER1": {
              "offset": "0x1C",
              "size": 32,
              "description": "rtc state wait time"
            },
            "TIMER2": {
              "offset": "0x20",
              "size": 32,
              "description": "rtc monitor state delay time"
            },
            "TIMER3": {
              "offset": "0x24",
              "size": 32,
              "description": "No public"
            },
            "TIMER4": {
              "offset": "0x28",
              "size": 32,
              "description": "No public"
            },
            "TIMER5": {
              "offset": "0x2C",
              "size": 32,
              "description": "configure min sleep time"
            },
            "TIMER6": {
              "offset": "0x30",
              "size": 32,
              "description": "No public"
            },
            "ANA_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "analog configure register"
            },
            "RESET_STATE": {
              "offset": "0x38",
              "size": 32,
              "description": "get reset state"
            },
            "WAKEUP_STATE": {
              "offset": "0x3C",
              "size": 32,
              "description": "configure wakeup state"
            },
            "INT_ENA_RTC": {
              "offset": "0x40",
              "size": 32,
              "description": "configure rtc interrupt register"
            },
            "INT_RAW_RTC": {
              "offset": "0x44",
              "size": 32,
              "description": "rtc interrupt register"
            },
            "INT_ST_RTC": {
              "offset": "0x48",
              "size": 32,
              "description": "rtc interrupt register"
            },
            "INT_CLR_RTC": {
              "offset": "0x4C",
              "size": 32,
              "description": "rtc interrupt register"
            },
            "STORE0": {
              "offset": "0x50",
              "size": 32,
              "description": "Reserved register"
            },
            "STORE1": {
              "offset": "0x54",
              "size": 32,
              "description": "Reserved register"
            },
            "STORE2": {
              "offset": "0x58",
              "size": 32,
              "description": "Reserved register"
            },
            "STORE3": {
              "offset": "0x5C",
              "size": 32,
              "description": "Reserved register"
            },
            "EXT_XTL_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "Reserved register"
            },
            "EXT_WAKEUP_CONF": {
              "offset": "0x64",
              "size": 32,
              "description": "ext wakeup configure"
            },
            "SLP_REJECT_CONF": {
              "offset": "0x68",
              "size": 32,
              "description": "reject sleep register"
            },
            "CPU_PERIOD_CONF": {
              "offset": "0x6C",
              "size": 32,
              "description": "conigure cpu freq"
            },
            "SDIO_ACT_CONF": {
              "offset": "0x70",
              "size": 32,
              "description": "No public"
            },
            "CLK_CONF": {
              "offset": "0x74",
              "size": 32,
              "description": "configure clock register"
            },
            "SLOW_CLK_CONF": {
              "offset": "0x78",
              "size": 32,
              "description": "configure slow clk"
            },
            "SDIO_CONF": {
              "offset": "0x7C",
              "size": 32,
              "description": "configure flash power"
            },
            "BIAS_CONF": {
              "offset": "0x80",
              "size": 32,
              "description": "No public"
            },
            "RTC": {
              "offset": "0x84",
              "size": 32,
              "description": "configure rtc regulator"
            },
            "PWC": {
              "offset": "0x88",
              "size": 32,
              "description": "configure rtc power"
            },
            "REGULATOR_DRV_CTRL": {
              "offset": "0x8C",
              "size": 32,
              "description": "No public"
            },
            "DIG_PWC": {
              "offset": "0x90",
              "size": 32,
              "description": "configure digital power"
            },
            "DIG_ISO": {
              "offset": "0x94",
              "size": 32,
              "description": "congigure digital power isolation"
            },
            "WDTCONFIG0": {
              "offset": "0x98",
              "size": 32,
              "description": "configure rtc watch dog"
            },
            "WDTCONFIG1": {
              "offset": "0x9C",
              "size": 32,
              "description": "stage0 hold time"
            },
            "WDTCONFIG2": {
              "offset": "0xA0",
              "size": 32,
              "description": "stage1 hold time"
            },
            "WDTCONFIG3": {
              "offset": "0xA4",
              "size": 32,
              "description": "stage2 hold time"
            },
            "WDTCONFIG4": {
              "offset": "0xA8",
              "size": 32,
              "description": "stage3 hold time"
            },
            "WDTFEED": {
              "offset": "0xAC",
              "size": 32,
              "description": "rtc wdt feed"
            },
            "WDTWPROTECT": {
              "offset": "0xB0",
              "size": 32,
              "description": "configure rtc watch dog"
            },
            "SWD_CONF": {
              "offset": "0xB4",
              "size": 32,
              "description": "congfigure super watch dog"
            },
            "SWD_WPROTECT": {
              "offset": "0xB8",
              "size": 32,
              "description": "super watch dog key"
            },
            "SW_CPU_STALL": {
              "offset": "0xBC",
              "size": 32,
              "description": "configure cpu stall by sw"
            },
            "STORE4": {
              "offset": "0xC0",
              "size": 32,
              "description": "reserved register"
            },
            "STORE5": {
              "offset": "0xC4",
              "size": 32,
              "description": "reserved register"
            },
            "STORE6": {
              "offset": "0xC8",
              "size": 32,
              "description": "reserved register"
            },
            "STORE7": {
              "offset": "0xCC",
              "size": 32,
              "description": "reserved register"
            },
            "LOW_POWER_ST": {
              "offset": "0xD0",
              "size": 32,
              "description": "reserved register"
            },
            "DIAG0": {
              "offset": "0xD4",
              "size": 32,
              "description": "No public"
            },
            "PAD_HOLD": {
              "offset": "0xD8",
              "size": 32,
              "description": "rtc pad hold configure"
            },
            "DIG_PAD_HOLD": {
              "offset": "0xDC",
              "size": 32,
              "description": "configure digtal pad hold"
            },
            "EXT_WAKEUP1": {
              "offset": "0xE0",
              "size": 32,
              "description": "configure ext1 wakeup"
            },
            "EXT_WAKEUP1_STATUS": {
              "offset": "0xE4",
              "size": 32,
              "description": "check ext wakeup1 status"
            },
            "BROWN_OUT": {
              "offset": "0xE8",
              "size": 32,
              "description": "congfigure brownout"
            },
            "TIME_LOW1": {
              "offset": "0xEC",
              "size": 32,
              "description": "RTC timer low 32 bits"
            },
            "TIME_HIGH1": {
              "offset": "0xF0",
              "size": 32,
              "description": "RTC timer high 16 bits"
            },
            "XTAL32K_CLK_FACTOR": {
              "offset": "0xF4",
              "size": 32,
              "description": "xtal 32k watch dog backup clock factor"
            },
            "XTAL32K_CONF": {
              "offset": "0xF8",
              "size": 32,
              "description": "configure xtal32k"
            },
            "ULP_CP_TIMER": {
              "offset": "0xFC",
              "size": 32,
              "description": "configure ulp"
            },
            "ULP_CP_CTRL": {
              "offset": "0x100",
              "size": 32,
              "description": "configure ulp"
            },
            "COCPU_CTRL": {
              "offset": "0x104",
              "size": 32,
              "description": "configure ulp-riscv"
            },
            "TOUCH_CTRL1": {
              "offset": "0x108",
              "size": 32,
              "description": "configure touch controller"
            },
            "TOUCH_CTRL2": {
              "offset": "0x10C",
              "size": 32,
              "description": "configure touch controller"
            },
            "TOUCH_SCAN_CTRL": {
              "offset": "0x110",
              "size": 32,
              "description": "configure touch controller"
            },
            "TOUCH_SLP_THRES": {
              "offset": "0x114",
              "size": 32,
              "description": "configure touch controller"
            },
            "TOUCH_APPROACH": {
              "offset": "0x118",
              "size": 32,
              "description": "configure touch controller"
            },
            "TOUCH_FILTER_CTRL": {
              "offset": "0x11C",
              "size": 32,
              "description": "configure touch controller"
            },
            "USB_CONF": {
              "offset": "0x120",
              "size": 32,
              "description": "usb configure"
            },
            "TOUCH_TIMEOUT_CTRL": {
              "offset": "0x124",
              "size": 32,
              "description": "configure touch controller"
            },
            "SLP_REJECT_CAUSE": {
              "offset": "0x128",
              "size": 32,
              "description": "get reject casue"
            },
            "OPTION1": {
              "offset": "0x12C",
              "size": 32,
              "description": "rtc common configure"
            },
            "SLP_WAKEUP_CAUSE": {
              "offset": "0x130",
              "size": 32,
              "description": "get wakeup cause"
            },
            "ULP_CP_TIMER_1": {
              "offset": "0x134",
              "size": 32,
              "description": "configure ulp sleep time"
            },
            "INT_ENA_RTC_W1TS": {
              "offset": "0x138",
              "size": 32,
              "description": "oneset rtc interrupt"
            },
            "INT_ENA_RTC_W1TC": {
              "offset": "0x13C",
              "size": 32,
              "description": "oneset clr rtc interrupt enable"
            },
            "RETENTION_CTRL": {
              "offset": "0x140",
              "size": 32,
              "description": "configure retention"
            },
            "PG_CTRL": {
              "offset": "0x144",
              "size": 32,
              "description": "configure power glitch"
            },
            "FIB_SEL": {
              "offset": "0x148",
              "size": 32,
              "description": "No public"
            },
            "TOUCH_DAC": {
              "offset": "0x14C",
              "size": 32,
              "description": "configure touch dac"
            },
            "TOUCH_DAC1": {
              "offset": "0x150",
              "size": 32,
              "description": "configure touch dac"
            },
            "COCPU_DISABLE": {
              "offset": "0x154",
              "size": 32,
              "description": "configure ulp diable"
            },
            "DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "version register"
            }
          },
          "bits": {
            "OPTIONS0": {
              "SW_STALL_APPCPU_C0": {
                "bit": 0,
                "description": "{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU",
                "width": 2
              },
              "SW_STALL_PROCPU_C0": {
                "bit": 2,
                "description": "{reg_sw_stall_procpu_c1[5:0],  reg_sw_stall_procpu_c0[1:0]} == 0x86 will stall PRO CPU",
                "width": 2
              },
              "SW_APPCPU_RST": {
                "bit": 4,
                "description": "APP CPU SW reset"
              },
              "SW_PROCPU_RST": {
                "bit": 5,
                "description": "PRO CPU SW reset"
              },
              "BB_I2C_FORCE_PD": {
                "bit": 6,
                "description": "BB_I2C force power down"
              },
              "BB_I2C_FORCE_PU": {
                "bit": 7,
                "description": "BB_I2C force power up"
              },
              "BBPLL_I2C_FORCE_PD": {
                "bit": 8,
                "description": "BB_PLL _I2C force power down"
              },
              "BBPLL_I2C_FORCE_PU": {
                "bit": 9,
                "description": "BB_PLL_I2C force power up"
              },
              "BBPLL_FORCE_PD": {
                "bit": 10,
                "description": "BB_PLL force power down"
              },
              "BBPLL_FORCE_PU": {
                "bit": 11,
                "description": "BB_PLL force power up"
              },
              "XTL_FORCE_PD": {
                "bit": 12,
                "description": "crystall force power down"
              },
              "XTL_FORCE_PU": {
                "bit": 13,
                "description": "crystall force power up"
              },
              "XTL_EN_WAIT": {
                "bit": 14,
                "description": "wait bias_sleep and current source wakeup",
                "width": 4
              },
              "XTL_FORCE_ISO": {
                "bit": 23,
                "description": "No public"
              },
              "PLL_FORCE_ISO": {
                "bit": 24,
                "description": "No public"
              },
              "ANALOG_FORCE_ISO": {
                "bit": 25,
                "description": "No public"
              },
              "XTL_FORCE_NOISO": {
                "bit": 26,
                "description": "No public"
              },
              "PLL_FORCE_NOISO": {
                "bit": 27,
                "description": "No public"
              },
              "ANALOG_FORCE_NOISO": {
                "bit": 28,
                "description": "No public"
              },
              "DG_WRAP_FORCE_RST": {
                "bit": 29,
                "description": "digital wrap force reset in deep sleep"
              },
              "DG_WRAP_FORCE_NORST": {
                "bit": 30,
                "description": "digital core force no reset in deep sleep"
              },
              "SW_SYS_RST": {
                "bit": 31,
                "description": "SW system reset"
              }
            },
            "SLP_TIMER0": {
              "SLP_VAL_LO": {
                "bit": 0,
                "description": "RTC sleep timer low 32 bits",
                "width": 32
              }
            },
            "SLP_TIMER1": {
              "SLP_VAL_HI": {
                "bit": 0,
                "description": "RTC sleep timer high 16 bits",
                "width": 16
              },
              "MAIN_TIMER_ALARM_EN": {
                "bit": 16,
                "description": "timer alarm enable bit"
              }
            },
            "TIME_UPDATE": {
              "TIMER_SYS_STALL": {
                "bit": 27,
                "description": "Enable to record system stall time"
              },
              "TIMER_XTL_OFF": {
                "bit": 28,
                "description": "Enable to record 40M XTAL OFF time"
              },
              "TIMER_SYS_RST": {
                "bit": 29,
                "description": "enable to record system reset time"
              },
              "TIME_UPDATE": {
                "bit": 31,
                "description": "Set 1: to update register with RTC timer"
              }
            },
            "TIME_LOW0": {
              "TIMER_VALUE0_LOW": {
                "bit": 0,
                "description": "RTC timer low 32 bits",
                "width": 32
              }
            },
            "TIME_HIGH0": {
              "TIMER_VALUE0_HIGH": {
                "bit": 0,
                "description": "RTC timer high 16 bits",
                "width": 16
              }
            },
            "STATE0": {
              "SW_CPU_INT": {
                "bit": 0,
                "description": "rtc software interrupt to main cpu"
              },
              "SLP_REJECT_CAUSE_CLR": {
                "bit": 1,
                "description": "clear rtc sleep reject cause"
              },
              "APB2RTC_BRIDGE_SEL": {
                "bit": 22,
                "description": "1: APB to RTC using bridge,  0: APB to RTC using sync"
              },
              "SDIO_ACTIVE_IND": {
                "bit": 28,
                "description": "SDIO active indication"
              },
              "SLP_WAKEUP": {
                "bit": 29,
                "description": "leep wakeup bit"
              },
              "SLP_REJECT": {
                "bit": 30,
                "description": "leep reject bit"
              },
              "SLEEP_EN": {
                "bit": 31,
                "description": "sleep enable bit"
              }
            },
            "TIMER1": {
              "CPU_STALL_EN": {
                "bit": 0,
                "description": "CPU stall enable bit"
              },
              "CPU_STALL_WAIT": {
                "bit": 1,
                "description": "CPU stall wait cycles in fast_clk_rtc",
                "width": 5
              },
              "CK8M_WAIT": {
                "bit": 6,
                "description": "CK8M wait cycles in slow_clk_rtc",
                "width": 8
              },
              "XTL_BUF_WAIT": {
                "bit": 14,
                "description": "XTAL wait cycles in slow_clk_rtc",
                "width": 10
              },
              "PLL_BUF_WAIT": {
                "bit": 24,
                "description": "PLL wait cycles in slow_clk_rtc",
                "width": 8
              }
            },
            "TIMER2": {
              "ULPCP_TOUCH_START_WAIT": {
                "bit": 15,
                "description": "wait cycles in slow_clk_rtc before ULP-coprocessor / touch controller start to work",
                "width": 9
              },
              "MIN_TIME_CK8M_OFF": {
                "bit": 24,
                "description": "minimal cycles in slow_clk_rtc for CK8M in power down state",
                "width": 8
              }
            },
            "TIMER3": {
              "WIFI_WAIT_TIMER": {
                "bit": 0,
                "description": "No public",
                "width": 9
              },
              "WIFI_POWERUP_TIMER": {
                "bit": 9,
                "description": "No public",
                "width": 7
              },
              "BT_WAIT_TIMER": {
                "bit": 16,
                "description": "No public",
                "width": 9
              },
              "BT_POWERUP_TIMER": {
                "bit": 25,
                "description": "No public",
                "width": 7
              }
            },
            "TIMER4": {
              "WAIT_TIMER": {
                "bit": 0,
                "description": "No public",
                "width": 9
              },
              "POWERUP_TIMER": {
                "bit": 9,
                "description": "No public",
                "width": 7
              },
              "DG_WRAP_WAIT_TIMER": {
                "bit": 16,
                "description": "No public",
                "width": 9
              },
              "DG_WRAP_POWERUP_TIMER": {
                "bit": 25,
                "description": "No public",
                "width": 7
              }
            },
            "TIMER5": {
              "MIN_SLP_VAL": {
                "bit": 8,
                "description": "minimal sleep cycles in slow_clk_rtc",
                "width": 8
              }
            },
            "TIMER6": {
              "CPU_TOP_WAIT_TIMER": {
                "bit": 0,
                "description": "No public",
                "width": 9
              },
              "CPU_TOP_POWERUP_TIMER": {
                "bit": 9,
                "description": "No public",
                "width": 7
              },
              "DG_PERI_WAIT_TIMER": {
                "bit": 16,
                "description": "No public",
                "width": 9
              },
              "DG_PERI_POWERUP_TIMER": {
                "bit": 25,
                "description": "No public",
                "width": 7
              }
            },
            "ANA_CONF": {
              "I2C_RESET_POR_FORCE_PD": {
                "bit": 18,
                "description": "force down I2C_RESET_POR"
              },
              "I2C_RESET_POR_FORCE_PU": {
                "bit": 19,
                "description": "force on I2C_RESET_POR"
              },
              "GLITCH_RST_EN": {
                "bit": 20,
                "description": "enable clk glitch"
              },
              "SAR_I2C_PU": {
                "bit": 22,
                "description": "PLLA force power up"
              },
              "ANALOG_TOP_ISO_SLEEP": {
                "bit": 23,
                "description": "PLLA force power down"
              },
              "ANALOG_TOP_ISO_MONITOR": {
                "bit": 24,
                "description": "PLLA force power up"
              },
              "BBPLL_CAL_SLP_START": {
                "bit": 25,
                "description": "start BBPLL calibration during sleep"
              },
              "PVTMON_PU": {
                "bit": 26,
                "description": "1: PVTMON power up,  otherwise power down"
              },
              "TXRF_I2C_PU": {
                "bit": 27,
                "description": "1: TXRF_I2C power up,  otherwise power down"
              },
              "RFRX_PBUS_PU": {
                "bit": 28,
                "description": "1: RFRX_PBUS power up,  otherwise power down"
              },
              "CKGEN_I2C_PU": {
                "bit": 30,
                "description": "1: CKGEN_I2C power up,  otherwise power down"
              },
              "PLL_I2C_PU": {
                "bit": 31,
                "description": "power on pll i2c"
              }
            },
            "RESET_STATE": {
              "RESET_CAUSE_PROCPU": {
                "bit": 0,
                "description": "reset cause of PRO CPU",
                "width": 6
              },
              "RESET_CAUSE_APPCPU": {
                "bit": 6,
                "description": "reset cause of APP CPU",
                "width": 6
              },
              "APPCPU_STAT_VECTOR_SEL": {
                "bit": 12,
                "description": "APP CPU state vector sel"
              },
              "PROCPU_STAT_VECTOR_SEL": {
                "bit": 13,
                "description": "PRO CPU state vector sel"
              },
              "RESET_FLAG_PROCPU": {
                "bit": 14,
                "description": "PRO CPU reset_flag"
              },
              "RESET_FLAG_APPCPU": {
                "bit": 15,
                "description": "APP CPU reset flag"
              },
              "RESET_FLAG_PROCPU_CLR": {
                "bit": 16,
                "description": "clear PRO CPU reset_flag"
              },
              "RESET_FLAG_APPCPU_CLR": {
                "bit": 17,
                "description": "clear APP CPU reset flag"
              },
              "APPCPU_OCD_HALT_ON_RESET": {
                "bit": 18,
                "description": "APPCPU OcdHaltOnReset"
              },
              "PROCPU_OCD_HALT_ON_RESET": {
                "bit": 19,
                "description": "PROCPU OcdHaltOnReset"
              },
              "RESET_FLAG_JTAG_PROCPU": {
                "bit": 20,
                "description": "jtag reset flag"
              },
              "RESET_FLAG_JTAG_APPCPU": {
                "bit": 21,
                "description": "jtag reset flag"
              },
              "RESET_FLAG_JTAG_PROCPU_CLR": {
                "bit": 22,
                "description": "clear jtag reset flag"
              },
              "RESET_FLAG_JTAG_APPCPU_CLR": {
                "bit": 23,
                "description": "clear jtag reset flag"
              },
              "APP_DRESET_MASK": {
                "bit": 24,
                "description": "bypass cpu1 dreset"
              },
              "PRO_DRESET_MASK": {
                "bit": 25,
                "description": "bypass cpu0 dreset"
              }
            },
            "WAKEUP_STATE": {
              "WAKEUP_ENA": {
                "bit": 15,
                "description": "wakeup enable bitmap",
                "width": 17
              }
            },
            "INT_ENA_RTC": {
              "SLP_WAKEUP_INT_ENA": {
                "bit": 0,
                "description": "enable sleep wakeup interrupt"
              },
              "SLP_REJECT_INT_ENA": {
                "bit": 1,
                "description": "enable sleep reject interrupt"
              },
              "SDIO_IDLE_INT_ENA": {
                "bit": 2,
                "description": "enable SDIO idle interrupt"
              },
              "WDT_INT_ENA": {
                "bit": 3,
                "description": "enable RTC WDT interrupt"
              },
              "TOUCH_SCAN_DONE_INT_ENA": {
                "bit": 4,
                "description": "enable touch scan done interrupt"
              },
              "ULP_CP_INT_ENA": {
                "bit": 5,
                "description": "enable ULP-coprocessor interrupt"
              },
              "TOUCH_DONE_INT_ENA": {
                "bit": 6,
                "description": "enable touch done interrupt"
              },
              "TOUCH_ACTIVE_INT_ENA": {
                "bit": 7,
                "description": "enable touch active interrupt"
              },
              "TOUCH_INACTIVE_INT_ENA": {
                "bit": 8,
                "description": "enable touch inactive interrupt"
              },
              "BROWN_OUT_INT_ENA": {
                "bit": 9,
                "description": "enable brown out interrupt"
              },
              "MAIN_TIMER_INT_ENA": {
                "bit": 10,
                "description": "enable RTC main timer interrupt"
              },
              "SARADC1_INT_ENA": {
                "bit": 11,
                "description": "enable saradc1 interrupt"
              },
              "TSENS_INT_ENA": {
                "bit": 12,
                "description": "enable tsens interrupt"
              },
              "COCPU_INT_ENA": {
                "bit": 13,
                "description": "enable riscV cocpu interrupt"
              },
              "SARADC2_INT_ENA": {
                "bit": 14,
                "description": "enable saradc2 interrupt"
              },
              "SWD_INT_ENA": {
                "bit": 15,
                "description": "enable super watch dog interrupt"
              },
              "XTAL32K_DEAD_INT_ENA": {
                "bit": 16,
                "description": "enable xtal32k_dead  interrupt"
              },
              "COCPU_TRAP_INT_ENA": {
                "bit": 17,
                "description": "enable cocpu trap interrupt"
              },
              "TOUCH_TIMEOUT_INT_ENA": {
                "bit": 18,
                "description": "enable touch timeout interrupt"
              },
              "GLITCH_DET_INT_ENA": {
                "bit": 19,
                "description": "enbale gitch det interrupt"
              },
              "TOUCH_APPROACH_LOOP_DONE_INT_ENA": {
                "bit": 20,
                "description": "touch approach mode loop interrupt"
              }
            },
            "INT_RAW_RTC": {
              "SLP_WAKEUP_INT_RAW": {
                "bit": 0,
                "description": "sleep wakeup interrupt raw"
              },
              "SLP_REJECT_INT_RAW": {
                "bit": 1,
                "description": "sleep reject interrupt raw"
              },
              "SDIO_IDLE_INT_RAW": {
                "bit": 2,
                "description": "SDIO idle interrupt raw"
              },
              "WDT_INT_RAW": {
                "bit": 3,
                "description": "RTC WDT interrupt raw"
              },
              "TOUCH_SCAN_DONE_INT_RAW": {
                "bit": 4,
                "description": "enable touch scan done interrupt raw"
              },
              "ULP_CP_INT_RAW": {
                "bit": 5,
                "description": "ULP-coprocessor interrupt raw"
              },
              "TOUCH_DONE_INT_RAW": {
                "bit": 6,
                "description": "touch interrupt raw"
              },
              "TOUCH_ACTIVE_INT_RAW": {
                "bit": 7,
                "description": "touch active interrupt raw"
              },
              "TOUCH_INACTIVE_INT_RAW": {
                "bit": 8,
                "description": "touch inactive interrupt raw"
              },
              "BROWN_OUT_INT_RAW": {
                "bit": 9,
                "description": "brown out interrupt raw"
              },
              "MAIN_TIMER_INT_RAW": {
                "bit": 10,
                "description": "RTC main timer interrupt raw"
              },
              "SARADC1_INT_RAW": {
                "bit": 11,
                "description": "saradc1 interrupt raw"
              },
              "TSENS_INT_RAW": {
                "bit": 12,
                "description": "tsens interrupt raw"
              },
              "COCPU_INT_RAW": {
                "bit": 13,
                "description": "riscV cocpu interrupt raw"
              },
              "SARADC2_INT_RAW": {
                "bit": 14,
                "description": "saradc2 interrupt raw"
              },
              "SWD_INT_RAW": {
                "bit": 15,
                "description": "super watch dog interrupt raw"
              },
              "XTAL32K_DEAD_INT_RAW": {
                "bit": 16,
                "description": "xtal32k dead detection interrupt raw"
              },
              "COCPU_TRAP_INT_RAW": {
                "bit": 17,
                "description": "cocpu trap interrupt raw"
              },
              "TOUCH_TIMEOUT_INT_RAW": {
                "bit": 18,
                "description": "touch timeout interrupt raw"
              },
              "GLITCH_DET_INT_RAW": {
                "bit": 19,
                "description": "glitch_det_interrupt_raw"
              },
              "TOUCH_APPROACH_LOOP_DONE_INT_RAW": {
                "bit": 20,
                "description": "touch approach mode loop interrupt raw"
              }
            },
            "INT_ST_RTC": {
              "SLP_WAKEUP_INT_ST": {
                "bit": 0,
                "description": "sleep wakeup interrupt state"
              },
              "SLP_REJECT_INT_ST": {
                "bit": 1,
                "description": "sleep reject interrupt state"
              },
              "SDIO_IDLE_INT_ST": {
                "bit": 2,
                "description": "SDIO idle interrupt state"
              },
              "WDT_INT_ST": {
                "bit": 3,
                "description": "RTC WDT interrupt state"
              },
              "TOUCH_SCAN_DONE_INT_ST": {
                "bit": 4,
                "description": "enable touch scan done interrupt raw"
              },
              "ULP_CP_INT_ST": {
                "bit": 5,
                "description": "ULP-coprocessor interrupt state"
              },
              "TOUCH_DONE_INT_ST": {
                "bit": 6,
                "description": "touch done interrupt state"
              },
              "TOUCH_ACTIVE_INT_ST": {
                "bit": 7,
                "description": "touch active interrupt state"
              },
              "TOUCH_INACTIVE_INT_ST": {
                "bit": 8,
                "description": "touch inactive interrupt state"
              },
              "BROWN_OUT_INT_ST": {
                "bit": 9,
                "description": "brown out interrupt state"
              },
              "MAIN_TIMER_INT_ST": {
                "bit": 10,
                "description": "RTC main timer interrupt state"
              },
              "SARADC1_INT_ST": {
                "bit": 11,
                "description": "saradc1 interrupt state"
              },
              "TSENS_INT_ST": {
                "bit": 12,
                "description": "tsens interrupt state"
              },
              "COCPU_INT_ST": {
                "bit": 13,
                "description": "riscV cocpu interrupt state"
              },
              "SARADC2_INT_ST": {
                "bit": 14,
                "description": "saradc2 interrupt state"
              },
              "SWD_INT_ST": {
                "bit": 15,
                "description": "super watch dog interrupt state"
              },
              "XTAL32K_DEAD_INT_ST": {
                "bit": 16,
                "description": "xtal32k dead detection interrupt state"
              },
              "COCPU_TRAP_INT_ST": {
                "bit": 17,
                "description": "cocpu trap interrupt state"
              },
              "TOUCH_TIMEOUT_INT_ST": {
                "bit": 18,
                "description": "Touch timeout interrupt state"
              },
              "GLITCH_DET_INT_ST": {
                "bit": 19,
                "description": "glitch_det_interrupt state"
              },
              "TOUCH_APPROACH_LOOP_DONE_INT_ST": {
                "bit": 20,
                "description": "touch approach mode loop interrupt state"
              }
            },
            "INT_CLR_RTC": {
              "SLP_WAKEUP_INT_CLR": {
                "bit": 0,
                "description": "Clear sleep wakeup interrupt state"
              },
              "SLP_REJECT_INT_CLR": {
                "bit": 1,
                "description": "Clear sleep reject interrupt state"
              },
              "SDIO_IDLE_INT_CLR": {
                "bit": 2,
                "description": "Clear SDIO idle interrupt state"
              },
              "WDT_INT_CLR": {
                "bit": 3,
                "description": "Clear RTC WDT interrupt state"
              },
              "TOUCH_SCAN_DONE_INT_CLR": {
                "bit": 4,
                "description": "clear touch scan done interrupt raw"
              },
              "ULP_CP_INT_CLR": {
                "bit": 5,
                "description": "Clear ULP-coprocessor interrupt state"
              },
              "TOUCH_DONE_INT_CLR": {
                "bit": 6,
                "description": "Clear touch done interrupt state"
              },
              "TOUCH_ACTIVE_INT_CLR": {
                "bit": 7,
                "description": "Clear touch active interrupt state"
              },
              "TOUCH_INACTIVE_INT_CLR": {
                "bit": 8,
                "description": "Clear touch inactive interrupt state"
              },
              "BROWN_OUT_INT_CLR": {
                "bit": 9,
                "description": "Clear brown out interrupt state"
              },
              "MAIN_TIMER_INT_CLR": {
                "bit": 10,
                "description": "Clear RTC main timer interrupt state"
              },
              "SARADC1_INT_CLR": {
                "bit": 11,
                "description": "Clear saradc1 interrupt state"
              },
              "TSENS_INT_CLR": {
                "bit": 12,
                "description": "Clear tsens interrupt state"
              },
              "COCPU_INT_CLR": {
                "bit": 13,
                "description": "Clear riscV cocpu interrupt state"
              },
              "SARADC2_INT_CLR": {
                "bit": 14,
                "description": "Clear saradc2 interrupt state"
              },
              "SWD_INT_CLR": {
                "bit": 15,
                "description": "Clear super watch dog interrupt state"
              },
              "XTAL32K_DEAD_INT_CLR": {
                "bit": 16,
                "description": "Clear RTC WDT interrupt state"
              },
              "COCPU_TRAP_INT_CLR": {
                "bit": 17,
                "description": "Clear cocpu trap interrupt state"
              },
              "TOUCH_TIMEOUT_INT_CLR": {
                "bit": 18,
                "description": "Clear touch timeout interrupt state"
              },
              "GLITCH_DET_INT_CLR": {
                "bit": 19,
                "description": "Clear glitch det interrupt state"
              },
              "TOUCH_APPROACH_LOOP_DONE_INT_CLR": {
                "bit": 20,
                "description": "cleartouch approach mode loop interrupt state"
              }
            },
            "STORE0": {
              "SCRATCH0": {
                "bit": 0,
                "description": "Reserved register",
                "width": 32
              }
            },
            "STORE1": {
              "SCRATCH1": {
                "bit": 0,
                "description": "Reserved register",
                "width": 32
              }
            },
            "STORE2": {
              "SCRATCH2": {
                "bit": 0,
                "description": "Reserved register",
                "width": 32
              }
            },
            "STORE3": {
              "SCRATCH3": {
                "bit": 0,
                "description": "Reserved register",
                "width": 32
              }
            },
            "EXT_XTL_CONF": {
              "XTAL32K_WDT_EN": {
                "bit": 0,
                "description": "xtal 32k watch dog enable"
              },
              "XTAL32K_WDT_CLK_FO": {
                "bit": 1,
                "description": "xtal 32k watch dog clock force on"
              },
              "XTAL32K_WDT_RESET": {
                "bit": 2,
                "description": "xtal 32k watch dog sw reset"
              },
              "XTAL32K_EXT_CLK_FO": {
                "bit": 3,
                "description": "xtal 32k external xtal clock force on"
              },
              "XTAL32K_AUTO_BACKUP": {
                "bit": 4,
                "description": "xtal 32k switch to back up clock when xtal is dead"
              },
              "XTAL32K_AUTO_RESTART": {
                "bit": 5,
                "description": "xtal 32k restart xtal when xtal is dead"
              },
              "XTAL32K_AUTO_RETURN": {
                "bit": 6,
                "description": "xtal 32k switch back xtal when xtal is restarted"
              },
              "XTAL32K_XPD_FORCE": {
                "bit": 7,
                "description": "Xtal 32k xpd control by sw or fsm"
              },
              "ENCKINIT_XTAL_32K": {
                "bit": 8,
                "description": "apply an internal clock to help xtal 32k to start"
              },
              "DBUF_XTAL_32K": {
                "bit": 9,
                "description": "0: single-end buffer 1: differential buffer"
              },
              "DGM_XTAL_32K": {
                "bit": 10,
                "description": "xtal_32k gm control",
                "width": 3
              },
              "DRES_XTAL_32K": {
                "bit": 13,
                "description": "DRES_XTAL_32K",
                "width": 3
              },
              "XPD_XTAL_32K": {
                "bit": 16,
                "description": "XPD_XTAL_32K"
              },
              "DAC_XTAL_32K": {
                "bit": 17,
                "description": "DAC_XTAL_32K",
                "width": 3
              },
              "WDT_STATE": {
                "bit": 20,
                "description": "state of 32k_wdt",
                "width": 3
              },
              "XTAL32K_GPIO_SEL": {
                "bit": 23,
                "description": "XTAL_32K sel. 0: external XTAL_32K, 1: CLK from RTC pad X32P_C"
              },
              "XTL_EXT_CTR_LV": {
                "bit": 30,
                "description": "0: power down XTAL at high level, 1: power down XTAL at low level"
              },
              "XTL_EXT_CTR_EN": {
                "bit": 31,
                "description": "Reserved register"
              }
            },
            "EXT_WAKEUP_CONF": {
              "GPIO_WAKEUP_FILTER": {
                "bit": 29,
                "description": "enable filter for gpio wakeup event"
              },
              "EXT_WAKEUP0_LV": {
                "bit": 30,
                "description": "0: external wakeup at low level, 1: external wakeup at high level"
              },
              "EXT_WAKEUP1_LV": {
                "bit": 31,
                "description": "0: external wakeup at low level, 1: external wakeup at high level"
              }
            },
            "SLP_REJECT_CONF": {
              "SLEEP_REJECT_ENA": {
                "bit": 12,
                "description": "sleep reject enable",
                "width": 18
              },
              "LIGHT_SLP_REJECT_EN": {
                "bit": 30,
                "description": "enable reject for light sleep"
              },
              "DEEP_SLP_REJECT_EN": {
                "bit": 31,
                "description": "enable reject for deep sleep"
              }
            },
            "CPU_PERIOD_CONF": {
              "CPUSEL_CONF": {
                "bit": 29,
                "description": "CPU sel option"
              },
              "CPUPERIOD_SEL": {
                "bit": 30,
                "description": "conigure cpu freq",
                "width": 2
              }
            },
            "SDIO_ACT_CONF": {
              "SDIO_ACT_DNUM": {
                "bit": 22,
                "description": "No public",
                "width": 10
              }
            },
            "CLK_CONF": {
              "EFUSE_CLK_FORCE_GATING": {
                "bit": 1,
                "description": "force efuse clk gating"
              },
              "EFUSE_CLK_FORCE_NOGATING": {
                "bit": 2,
                "description": "force efuse clk nogating"
              },
              "CK8M_DIV_SEL_VLD": {
                "bit": 3,
                "description": "used to sync reg_ck8m_div_sel bus. Clear vld before set reg_ck8m_div_sel, then set vld to actually switch the clk"
              },
              "CK8M_DIV": {
                "bit": 4,
                "description": "CK8M_D256_OUT divider. 00: div128, 01: div256, 10: div512, 11: div1024.",
                "width": 2
              },
              "ENB_CK8M": {
                "bit": 6,
                "description": "disable CK8M and CK8M_D256_OUT"
              },
              "ENB_CK8M_DIV": {
                "bit": 7,
                "description": "1: CK8M_D256_OUT is actually CK8M, 0: CK8M_D256_OUT is CK8M divided by 256"
              },
              "DIG_XTAL32K_EN": {
                "bit": 8,
                "description": "enable CK_XTAL_32K for digital core (no relationship with RTC core)"
              },
              "DIG_CLK8M_D256_EN": {
                "bit": 9,
                "description": "enable CK8M_D256_OUT for digital core (no relationship with RTC core)"
              },
              "DIG_CLK8M_EN": {
                "bit": 10,
                "description": "enable CK8M for digital core (no relationship with RTC core)"
              },
              "CK8M_DIV_SEL": {
                "bit": 12,
                "description": "divider = reg_ck8m_div_sel + 1",
                "width": 3
              },
              "XTAL_FORCE_NOGATING": {
                "bit": 15,
                "description": "XTAL force no gating during sleep"
              },
              "CK8M_FORCE_NOGATING": {
                "bit": 16,
                "description": "CK8M force no gating during sleep"
              },
              "CK8M_DFREQ": {
                "bit": 17,
                "description": "CK8M_DFREQ",
                "width": 8
              },
              "CK8M_FORCE_PD": {
                "bit": 25,
                "description": "CK8M force power down"
              },
              "CK8M_FORCE_PU": {
                "bit": 26,
                "description": "CK8M force power up"
              },
              "XTAL_GLOBAL_FORCE_GATING": {
                "bit": 27,
                "description": "force global xtal  gating"
              },
              "XTAL_GLOBAL_FORCE_NOGATING": {
                "bit": 28,
                "description": "force global xtal no gating"
              },
              "FAST_CLK_RTC_SEL": {
                "bit": 29,
                "description": "fast_clk_rtc sel. 0: XTAL div 4, 1: CK8M"
              },
              "ANA_CLK_RTC_SEL": {
                "bit": 30,
                "description": "select slow clock",
                "width": 2
              }
            },
            "SLOW_CLK_CONF": {
              "ANA_CLK_DIV_VLD": {
                "bit": 22,
                "description": "used to sync div bus. clear vld before set reg_rtc_ana_clk_div, then set vld to actually switch the clk"
              },
              "ANA_CLK_DIV": {
                "bit": 23,
                "description": "rtc clk div",
                "width": 8
              },
              "SLOW_CLK_NEXT_EDGE": {
                "bit": 31,
                "description": "No public"
              }
            },
            "SDIO_CONF": {
              "SDIO_TIMER_TARGET": {
                "bit": 0,
                "description": "timer count to apply reg_sdio_dcap after sdio power on",
                "width": 8
              },
              "SDIO_DTHDRV": {
                "bit": 9,
                "description": "Tieh = 1 mode drive ability. Initially set to 0 to limit charge current, set to 3 after several us.",
                "width": 2
              },
              "SDIO_DCAP": {
                "bit": 11,
                "description": "ability to prevent LDO from overshoot",
                "width": 2
              },
              "SDIO_INITI": {
                "bit": 13,
                "description": "add resistor from ldo output to ground. 0: no res, 1: 6k,2:4k,3:2k",
                "width": 2
              },
              "SDIO_EN_INITI": {
                "bit": 15,
                "description": "0 to set init[1:0]=0"
              },
              "SDIO_DCURLIM": {
                "bit": 16,
                "description": "tune current limit threshold when tieh = 0. About 800mA/(8+d)",
                "width": 3
              },
              "SDIO_MODECURLIM": {
                "bit": 19,
                "description": "select current limit mode"
              },
              "SDIO_ENCURLIM": {
                "bit": 20,
                "description": "enable current limit"
              },
              "SDIO_REG_PD_EN": {
                "bit": 21,
                "description": "power down SDIO_REG in sleep. Only active when reg_sdio_force = 0"
              },
              "SDIO_FORCE": {
                "bit": 22,
                "description": "1: use SW option to control SDIO_REG, 0: use state machine"
              },
              "SDIO_TIEH": {
                "bit": 23,
                "description": "SW option for SDIO_TIEH. Only active when reg_sdio_force = 1"
              },
              "REG1P8_READY": {
                "bit": 24,
                "description": "read only register for REG1P8_READY"
              },
              "DREFL_SDIO": {
                "bit": 25,
                "description": "SW option for DREFL_SDIO. Only active when reg_sdio_force = 1",
                "width": 2
              },
              "DREFM_SDIO": {
                "bit": 27,
                "description": "SW option for DREFM_SDIO. Only active when reg_sdio_force = 1",
                "width": 2
              },
              "DREFH_SDIO": {
                "bit": 29,
                "description": "SW option for DREFH_SDIO. Only active when reg_sdio_force = 1",
                "width": 2
              },
              "XPD_SDIO": {
                "bit": 31,
                "description": "power on flash regulator"
              }
            },
            "BIAS_CONF": {
              "BIAS_BUF_IDLE": {
                "bit": 10,
                "description": "No public"
              },
              "BIAS_BUF_WAKE": {
                "bit": 11,
                "description": "No public"
              },
              "BIAS_BUF_DEEP_SLP": {
                "bit": 12,
                "description": "No public"
              },
              "BIAS_BUF_MONITOR": {
                "bit": 13,
                "description": "No public"
              },
              "PD_CUR_DEEP_SLP": {
                "bit": 14,
                "description": "xpd cur when rtc in sleep_state"
              },
              "PD_CUR_MONITOR": {
                "bit": 15,
                "description": "xpd cur when rtc in monitor state"
              },
              "BIAS_SLEEP_DEEP_SLP": {
                "bit": 16,
                "description": "bias_sleep when rtc in sleep_state"
              },
              "BIAS_SLEEP_MONITOR": {
                "bit": 17,
                "description": "bias_sleep when rtc in monitor state"
              },
              "DBG_ATTEN_DEEP_SLP": {
                "bit": 18,
                "description": "DBG_ATTEN when rtc in sleep state",
                "width": 4
              },
              "DBG_ATTEN_MONITOR": {
                "bit": 22,
                "description": "DBG_ATTEN when rtc in monitor state",
                "width": 4
              },
              "DBG_ATTEN_WAKEUP": {
                "bit": 26,
                "description": "No public",
                "width": 4
              }
            },
            "RTC": {
              "DIG_REG_CAL_EN": {
                "bit": 7,
                "description": "enable dig regulator cali"
              },
              "SCK_DCAP": {
                "bit": 14,
                "description": "SCK_DCAP",
                "width": 8
              },
              "DBOOST_FORCE_PD": {
                "bit": 28,
                "description": "RTC_DBOOST force power down"
              },
              "DBOOST_FORCE_PU": {
                "bit": 29,
                "description": "RTC_DBOOST force power up"
              },
              "REGULATOR_FORCE_PD": {
                "bit": 30,
                "description": "RTC_REG force power down (for RTC_REG power down means decrease the voltage to 0.8v or lower )"
              },
              "REGULATOR_FORCE_PU": {
                "bit": 31,
                "description": "RTC_REG force power on (for RTC_REG power down means decrease the voltage to 0.8v or lower )"
              }
            },
            "PWC": {
              "FASTMEM_FORCE_NOISO": {
                "bit": 0,
                "description": "Fast RTC memory force no ISO"
              },
              "FASTMEM_FORCE_ISO": {
                "bit": 1,
                "description": "Fast RTC memory force ISO"
              },
              "SLOWMEM_FORCE_NOISO": {
                "bit": 2,
                "description": "RTC memory force no ISO"
              },
              "SLOWMEM_FORCE_ISO": {
                "bit": 3,
                "description": "RTC memory force ISO"
              },
              "FORCE_ISO": {
                "bit": 4,
                "description": "rtc_peri force ISO"
              },
              "FORCE_NOISO": {
                "bit": 5,
                "description": "rtc_peri force no ISO"
              },
              "FASTMEM_FOLW_CPU": {
                "bit": 6,
                "description": "1: Fast RTC memory PD following CPU, 0: fast RTC memory PD following RTC state machine"
              },
              "FASTMEM_FORCE_LPD": {
                "bit": 7,
                "description": "Fast RTC memory force PD"
              },
              "FASTMEM_FORCE_LPU": {
                "bit": 8,
                "description": "Fast RTC memory force no PD"
              },
              "SLOWMEM_FOLW_CPU": {
                "bit": 9,
                "description": "1: RTC memory  PD following CPU, 0: RTC memory PD following RTC state machine"
              },
              "SLOWMEM_FORCE_LPD": {
                "bit": 10,
                "description": "RTC memory force PD"
              },
              "SLOWMEM_FORCE_LPU": {
                "bit": 11,
                "description": "RTC memory force no PD"
              },
              "FORCE_PD": {
                "bit": 18,
                "description": "rtc_peri force power down"
              },
              "FORCE_PU": {
                "bit": 19,
                "description": "rtc_peri force power up"
              },
              "PD_EN": {
                "bit": 20,
                "description": "enable power down rtc_peri in sleep"
              },
              "PAD_FORCE_HOLD": {
                "bit": 21,
                "description": "rtc pad force hold"
              }
            },
            "REGULATOR_DRV_CTRL": {
              "REGULATOR_DRV_B_MONITOR": {
                "bit": 0,
                "description": "No public",
                "width": 6
              },
              "REGULATOR_DRV_B_SLP": {
                "bit": 6,
                "description": "No public",
                "width": 6
              },
              "DG_VDD_DRV_B_SLP": {
                "bit": 12,
                "description": "No public",
                "width": 8
              },
              "DG_VDD_DRV_B_MONITOR": {
                "bit": 20,
                "description": "No public",
                "width": 8
              }
            },
            "DIG_PWC": {
              "LSLP_MEM_FORCE_PD": {
                "bit": 3,
                "description": "memories in digital core force PD in sleep"
              },
              "LSLP_MEM_FORCE_PU": {
                "bit": 4,
                "description": "memories in digital core force no PD in sleep"
              },
              "BT_FORCE_PD": {
                "bit": 11,
                "description": "internal SRAM 2 force power down"
              },
              "BT_FORCE_PU": {
                "bit": 12,
                "description": "internal SRAM 2 force power up"
              },
              "DG_PERI_FORCE_PD": {
                "bit": 13,
                "description": "internal SRAM 3 force power down"
              },
              "DG_PERI_FORCE_PU": {
                "bit": 14,
                "description": "internal SRAM 3 force power up"
              },
              "WIFI_FORCE_PD": {
                "bit": 17,
                "description": "wifi force power down"
              },
              "WIFI_FORCE_PU": {
                "bit": 18,
                "description": "wifi force power up"
              },
              "DG_WRAP_FORCE_PD": {
                "bit": 19,
                "description": "digital core force power down"
              },
              "DG_WRAP_FORCE_PU": {
                "bit": 20,
                "description": "digital core force power up"
              },
              "CPU_TOP_FORCE_PD": {
                "bit": 21,
                "description": "digital dcdc force power down"
              },
              "CPU_TOP_FORCE_PU": {
                "bit": 22,
                "description": "digital dcdc force power up"
              },
              "BT_PD_EN": {
                "bit": 27,
                "description": "enable power down internal SRAM 2 in sleep"
              },
              "DG_PERI_PD_EN": {
                "bit": 28,
                "description": "enable power down internal SRAM 3 in sleep"
              },
              "CPU_TOP_PD_EN": {
                "bit": 29,
                "description": "enable power down internal SRAM 4 in sleep"
              },
              "WIFI_PD_EN": {
                "bit": 30,
                "description": "enable power down wifi in sleep"
              },
              "DG_WRAP_PD_EN": {
                "bit": 31,
                "description": "enable power down all digital logic"
              }
            },
            "DIG_ISO": {
              "FORCE_OFF": {
                "bit": 7,
                "description": "No public"
              },
              "FORCE_ON": {
                "bit": 8,
                "description": "No public"
              },
              "DG_PAD_AUTOHOLD": {
                "bit": 9,
                "description": "read only register to indicate digital pad auto-hold status"
              },
              "CLR_DG_PAD_AUTOHOLD": {
                "bit": 10,
                "description": "wtite only register to clear digital pad auto-hold"
              },
              "DG_PAD_AUTOHOLD_EN": {
                "bit": 11,
                "description": "digital pad enable auto-hold"
              },
              "DG_PAD_FORCE_NOISO": {
                "bit": 12,
                "description": "digital pad force no ISO"
              },
              "DG_PAD_FORCE_ISO": {
                "bit": 13,
                "description": "digital pad force ISO"
              },
              "DG_PAD_FORCE_UNHOLD": {
                "bit": 14,
                "description": "digital pad force un-hold"
              },
              "DG_PAD_FORCE_HOLD": {
                "bit": 15,
                "description": "digital pad force hold"
              },
              "BT_FORCE_ISO": {
                "bit": 22,
                "description": "internal SRAM 2 force ISO"
              },
              "BT_FORCE_NOISO": {
                "bit": 23,
                "description": "internal SRAM 2 force no ISO"
              },
              "DG_PERI_FORCE_ISO": {
                "bit": 24,
                "description": "internal SRAM 3 force ISO"
              },
              "DG_PERI_FORCE_NOISO": {
                "bit": 25,
                "description": "internal SRAM 3 force no ISO"
              },
              "CPU_TOP_FORCE_ISO": {
                "bit": 26,
                "description": "internal SRAM 4 force ISO"
              },
              "CPU_TOP_FORCE_NOISO": {
                "bit": 27,
                "description": "internal SRAM 4 force no ISO"
              },
              "WIFI_FORCE_ISO": {
                "bit": 28,
                "description": "wifi force ISO"
              },
              "WIFI_FORCE_NOISO": {
                "bit": 29,
                "description": "wifi force no ISO"
              },
              "DG_WRAP_FORCE_ISO": {
                "bit": 30,
                "description": "digital core force ISO"
              },
              "DG_WRAP_FORCE_NOISO": {
                "bit": 31,
                "description": "digita core force no ISO"
              }
            },
            "WDTCONFIG0": {
              "WDT_CHIP_RESET_WIDTH": {
                "bit": 0,
                "description": "chip reset siginal pulse width",
                "width": 8
              },
              "WDT_CHIP_RESET_EN": {
                "bit": 8,
                "description": "wdt reset whole chip enable"
              },
              "WDT_PAUSE_IN_SLP": {
                "bit": 9,
                "description": "pause WDT in sleep"
              },
              "WDT_APPCPU_RESET_EN": {
                "bit": 10,
                "description": "enable WDT reset APP CPU"
              },
              "WDT_PROCPU_RESET_EN": {
                "bit": 11,
                "description": "enable WDT reset PRO CPU"
              },
              "WDT_FLASHBOOT_MOD_EN": {
                "bit": 12,
                "description": "enable WDT in flash boot"
              },
              "WDT_SYS_RESET_LENGTH": {
                "bit": 13,
                "description": "system reset counter length",
                "width": 3
              },
              "WDT_CPU_RESET_LENGTH": {
                "bit": 16,
                "description": "CPU reset counter length",
                "width": 3
              },
              "WDT_STG3": {
                "bit": 19,
                "description": "1: interrupt stage en 2: CPU reset stage en 3: system reset stage en 4: RTC reset stage en",
                "width": 3
              },
              "WDT_STG2": {
                "bit": 22,
                "description": "1: interrupt stage en 2: CPU reset stage en 3: system reset stage en 4: RTC reset stage en",
                "width": 3
              },
              "WDT_STG1": {
                "bit": 25,
                "description": "1: interrupt stage en 2: CPU reset stage en 3: system reset stage en 4: RTC reset stage en",
                "width": 3
              },
              "WDT_STG0": {
                "bit": 28,
                "description": "1: interrupt stage en 2: CPU reset stage en 3: system reset stage en 4: RTC reset stage en",
                "width": 3
              },
              "WDT_EN": {
                "bit": 31,
                "description": "enable rtc watch dog"
              }
            },
            "WDTCONFIG1": {
              "WDT_STG0_HOLD": {
                "bit": 0,
                "description": "stage0 hold time",
                "width": 32
              }
            },
            "WDTCONFIG2": {
              "WDT_STG1_HOLD": {
                "bit": 0,
                "description": "stage1 hold time",
                "width": 32
              }
            },
            "WDTCONFIG3": {
              "WDT_STG2_HOLD": {
                "bit": 0,
                "description": "stage2 hold time",
                "width": 32
              }
            },
            "WDTCONFIG4": {
              "WDT_STG3_HOLD": {
                "bit": 0,
                "description": "stage3 hold time",
                "width": 32
              }
            },
            "WDTFEED": {
              "WDT_FEED": {
                "bit": 31,
                "description": "rtc wdt feed"
              }
            },
            "WDTWPROTECT": {
              "WDT_WKEY": {
                "bit": 0,
                "description": "rtc watch dog key",
                "width": 32
              }
            },
            "SWD_CONF": {
              "SWD_RESET_FLAG": {
                "bit": 0,
                "description": "swd reset flag"
              },
              "SWD_FEED_INT": {
                "bit": 1,
                "description": "swd interrupt for feeding"
              },
              "SWD_BYPASS_RST": {
                "bit": 17,
                "description": "bypass super watch dog reset"
              },
              "SWD_SIGNAL_WIDTH": {
                "bit": 18,
                "description": "adjust signal width send to swd",
                "width": 10
              },
              "SWD_RST_FLAG_CLR": {
                "bit": 28,
                "description": "reset swd reset flag"
              },
              "SWD_FEED": {
                "bit": 29,
                "description": "Sw feed swd"
              },
              "SWD_DISABLE": {
                "bit": 30,
                "description": "disabel SWD"
              },
              "SWD_AUTO_FEED_EN": {
                "bit": 31,
                "description": "automatically feed swd when int comes"
              }
            },
            "SWD_WPROTECT": {
              "SWD_WKEY": {
                "bit": 0,
                "description": "super watch dog key",
                "width": 32
              }
            },
            "SW_CPU_STALL": {
              "SW_STALL_APPCPU_C1": {
                "bit": 20,
                "description": "{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU",
                "width": 6
              },
              "SW_STALL_PROCPU_C1": {
                "bit": 26,
                "description": "{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU",
                "width": 6
              }
            },
            "STORE4": {
              "SCRATCH4": {
                "bit": 0,
                "description": "reserved register",
                "width": 32
              }
            },
            "STORE5": {
              "SCRATCH5": {
                "bit": 0,
                "description": "reserved register",
                "width": 32
              }
            },
            "STORE6": {
              "SCRATCH6": {
                "bit": 0,
                "description": "reserved register",
                "width": 32
              }
            },
            "STORE7": {
              "SCRATCH7": {
                "bit": 0,
                "description": "reserved register",
                "width": 32
              }
            },
            "LOW_POWER_ST": {
              "XPD_ROM0": {
                "bit": 0,
                "description": "rom0 power down"
              },
              "XPD_DIG_DCDC": {
                "bit": 2,
                "description": "External DCDC power down"
              },
              "PERI_ISO": {
                "bit": 3,
                "description": "rtc peripheral iso"
              },
              "XPD_RTC_PERI": {
                "bit": 4,
                "description": "rtc peripheral power down"
              },
              "WIFI_ISO": {
                "bit": 5,
                "description": "wifi iso"
              },
              "XPD_WIFI": {
                "bit": 6,
                "description": "wifi wrap power down"
              },
              "DIG_ISO": {
                "bit": 7,
                "description": "digital wrap iso"
              },
              "XPD_DIG": {
                "bit": 8,
                "description": "digital wrap power down"
              },
              "TOUCH_STATE_START": {
                "bit": 9,
                "description": "touch should start to work"
              },
              "TOUCH_STATE_SWITCH": {
                "bit": 10,
                "description": "touch is about to working. Switch rtc main state"
              },
              "TOUCH_STATE_SLP": {
                "bit": 11,
                "description": "touch is in sleep state"
              },
              "TOUCH_STATE_DONE": {
                "bit": 12,
                "description": "touch is done"
              },
              "COCPU_STATE_START": {
                "bit": 13,
                "description": "ulp/cocpu should start to work"
              },
              "COCPU_STATE_SWITCH": {
                "bit": 14,
                "description": "ulp/cocpu is about to working. Switch rtc main state"
              },
              "COCPU_STATE_SLP": {
                "bit": 15,
                "description": "ulp/cocpu is in sleep state"
              },
              "COCPU_STATE_DONE": {
                "bit": 16,
                "description": "ulp/cocpu is done"
              },
              "MAIN_STATE_XTAL_ISO": {
                "bit": 17,
                "description": "no use any more"
              },
              "MAIN_STATE_PLL_ON": {
                "bit": 18,
                "description": "rtc main state machine is in states that pll should be running"
              },
              "RDY_FOR_WAKEUP": {
                "bit": 19,
                "description": "rtc is ready to receive wake up trigger from wake up source"
              },
              "MAIN_STATE_WAIT_END": {
                "bit": 20,
                "description": "rtc main state machine has been waited for some cycles"
              },
              "IN_WAKEUP_STATE": {
                "bit": 21,
                "description": "rtc main state machine is in the states of wakeup process"
              },
              "IN_LOW_POWER_STATE": {
                "bit": 22,
                "description": "rtc main state machine is in the states of low power"
              },
              "MAIN_STATE_IN_WAIT_8M": {
                "bit": 23,
                "description": "rtc main state machine is in wait 8m state"
              },
              "MAIN_STATE_IN_WAIT_PLL": {
                "bit": 24,
                "description": "rtc main state machine is in wait pll state"
              },
              "MAIN_STATE_IN_WAIT_XTL": {
                "bit": 25,
                "description": "rtc main state machine is in wait xtal state"
              },
              "MAIN_STATE_IN_SLP": {
                "bit": 26,
                "description": "rtc main state machine is in sleep state"
              },
              "MAIN_STATE_IN_IDLE": {
                "bit": 27,
                "description": "rtc main state machine is in idle state"
              },
              "MAIN_STATE": {
                "bit": 28,
                "description": "rtc main state machine status",
                "width": 4
              }
            },
            "DIAG0": {
              "LOW_POWER_DIAG1": {
                "bit": 0,
                "description": "No public",
                "width": 32
              }
            },
            "PAD_HOLD": {
              "TOUCH_PAD0_HOLD": {
                "bit": 0,
                "description": "hold rtc pad0"
              },
              "TOUCH_PAD1_HOLD": {
                "bit": 1,
                "description": "hold rtc pad-1"
              },
              "TOUCH_PAD2_HOLD": {
                "bit": 2,
                "description": "hold rtc pad-2"
              },
              "TOUCH_PAD3_HOLD": {
                "bit": 3,
                "description": "hold rtc pad-3"
              },
              "TOUCH_PAD4_HOLD": {
                "bit": 4,
                "description": "hold rtc pad-4"
              },
              "TOUCH_PAD5_HOLD": {
                "bit": 5,
                "description": "hold rtc pad-5"
              },
              "TOUCH_PAD6_HOLD": {
                "bit": 6,
                "description": "hold rtc pad-6"
              },
              "TOUCH_PAD7_HOLD": {
                "bit": 7,
                "description": "hold rtc pad-7"
              },
              "TOUCH_PAD8_HOLD": {
                "bit": 8,
                "description": "hold rtc pad-8"
              },
              "TOUCH_PAD9_HOLD": {
                "bit": 9,
                "description": "hold rtc pad-9"
              },
              "TOUCH_PAD10_HOLD": {
                "bit": 10,
                "description": "hold rtc pad-10"
              },
              "TOUCH_PAD11_HOLD": {
                "bit": 11,
                "description": "hold rtc pad-11"
              },
              "TOUCH_PAD12_HOLD": {
                "bit": 12,
                "description": "hold rtc pad-12"
              },
              "TOUCH_PAD13_HOLD": {
                "bit": 13,
                "description": "hold rtc pad-13"
              },
              "TOUCH_PAD14_HOLD": {
                "bit": 14,
                "description": "hold rtc pad-14"
              },
              "X32P_HOLD": {
                "bit": 15,
                "description": "hold rtc pad-15"
              },
              "X32N_HOLD": {
                "bit": 16,
                "description": "hold rtc pad-16"
              },
              "PDAC1_HOLD": {
                "bit": 17,
                "description": "hold rtc pad-17"
              },
              "PDAC2_HOLD": {
                "bit": 18,
                "description": "hold rtc pad-18"
              },
              "PAD19_HOLD": {
                "bit": 19,
                "description": "hold rtc pad-19"
              },
              "PAD20_HOLD": {
                "bit": 20,
                "description": "hold rtc pad-20"
              },
              "PAD21_HOLD": {
                "bit": 21,
                "description": "hold rtc pad-21"
              }
            },
            "DIG_PAD_HOLD": {
              "DIG_PAD_HOLD": {
                "bit": 0,
                "description": "configure digtal pad hold",
                "width": 32
              }
            },
            "EXT_WAKEUP1": {
              "EXT_WAKEUP1_SEL": {
                "bit": 0,
                "description": "Bitmap to select RTC pads for ext wakeup1",
                "width": 22
              },
              "EXT_WAKEUP1_STATUS_CLR": {
                "bit": 22,
                "description": "clear ext wakeup1 status"
              }
            },
            "EXT_WAKEUP1_STATUS": {
              "EXT_WAKEUP1_STATUS": {
                "bit": 0,
                "description": "ext wakeup1 status",
                "width": 22
              }
            },
            "BROWN_OUT": {
              "BROWN_OUT_INT_WAIT": {
                "bit": 4,
                "description": "brown out interrupt wait cycles",
                "width": 10
              },
              "BROWN_OUT_CLOSE_FLASH_ENA": {
                "bit": 14,
                "description": "enable close flash when brown out happens"
              },
              "BROWN_OUT_PD_RF_ENA": {
                "bit": 15,
                "description": "enable power down RF when brown out happens"
              },
              "BROWN_OUT_RST_WAIT": {
                "bit": 16,
                "description": "brown out reset wait cycles",
                "width": 10
              },
              "BROWN_OUT_RST_ENA": {
                "bit": 26,
                "description": "enable brown out reset"
              },
              "BROWN_OUT_RST_SEL": {
                "bit": 27,
                "description": "1:  4-pos reset,    0:  sys_reset"
              },
              "BROWN_OUT_ANA_RST_EN": {
                "bit": 28,
                "description": "enable brown out reset en"
              },
              "BROWN_OUT_CNT_CLR": {
                "bit": 29,
                "description": "clear brown out counter"
              },
              "BROWN_OUT_ENA": {
                "bit": 30,
                "description": "enable brown out"
              },
              "DET": {
                "bit": 31,
                "description": "get brown out detect"
              }
            },
            "TIME_LOW1": {
              "TIMER_VALUE1_LOW": {
                "bit": 0,
                "description": "RTC timer low 32 bits",
                "width": 32
              }
            },
            "TIME_HIGH1": {
              "TIMER_VALUE1_HIGH": {
                "bit": 0,
                "description": "RTC timer high 16 bits",
                "width": 16
              }
            },
            "XTAL32K_CLK_FACTOR": {
              "XTAL32K_CLK_FACTOR": {
                "bit": 0,
                "description": "xtal 32k watch dog backup clock factor",
                "width": 32
              }
            },
            "XTAL32K_CONF": {
              "XTAL32K_RETURN_WAIT": {
                "bit": 0,
                "description": "cycles to wait to return noral xtal 32k",
                "width": 4
              },
              "XTAL32K_RESTART_WAIT": {
                "bit": 4,
                "description": "cycles to wait to repower on xtal 32k",
                "width": 16
              },
              "XTAL32K_WDT_TIMEOUT": {
                "bit": 20,
                "description": "If no clock detected for this amount of time 32k is regarded as dead",
                "width": 8
              },
              "XTAL32K_STABLE_THRES": {
                "bit": 28,
                "description": "if restarted xtal32k period is smaller than this, it is regarded as stable",
                "width": 4
              }
            },
            "ULP_CP_TIMER": {
              "ULP_CP_PC_INIT": {
                "bit": 0,
                "description": "ULP-coprocessor PC initial address",
                "width": 11
              },
              "ULP_CP_GPIO_WAKEUP_ENA": {
                "bit": 29,
                "description": "ULP-coprocessor wakeup by GPIO enable"
              },
              "ULP_CP_GPIO_WAKEUP_CLR": {
                "bit": 30,
                "description": "ULP-coprocessor wakeup by GPIO state clear"
              },
              "ULP_CP_SLP_TIMER_EN": {
                "bit": 31,
                "description": "ULP-coprocessor timer enable bit"
              }
            },
            "ULP_CP_CTRL": {
              "ULP_CP_MEM_ADDR_INIT": {
                "bit": 0,
                "description": "No public",
                "width": 11
              },
              "ULP_CP_MEM_ADDR_SIZE": {
                "bit": 11,
                "description": "No public",
                "width": 11
              },
              "ULP_CP_MEM_OFFST_CLR": {
                "bit": 22,
                "description": "No public"
              },
              "ULP_CP_CLK_FO": {
                "bit": 28,
                "description": "ulp coprocessor clk force on"
              },
              "ULP_CP_RESET": {
                "bit": 29,
                "description": "ulp coprocessor clk software reset"
              },
              "ULP_CP_FORCE_START_TOP": {
                "bit": 30,
                "description": "1: ULP-coprocessor is started by SW"
              },
              "ULP_CP_START_TOP": {
                "bit": 31,
                "description": "Write 1 to start ULP-coprocessor"
              }
            },
            "COCPU_CTRL": {
              "COCPU_CLK_FO": {
                "bit": 0,
                "description": "cocpu clk force on"
              },
              "COCPU_START_2_RESET_DIS": {
                "bit": 1,
                "description": "time from start cocpu to pull down reset",
                "width": 6
              },
              "COCPU_START_2_INTR_EN": {
                "bit": 7,
                "description": "time from start cocpu to give start interrupt",
                "width": 6
              },
              "COCPU_SHUT": {
                "bit": 13,
                "description": "to shut cocpu"
              },
              "COCPU_SHUT_2_CLK_DIS": {
                "bit": 14,
                "description": "time from shut cocpu to disable clk",
                "width": 8
              },
              "COCPU_SHUT_RESET_EN": {
                "bit": 22,
                "description": "to reset cocpu"
              },
              "COCPU_SEL": {
                "bit": 23,
                "description": "1: old ULP 0: new riscV"
              },
              "COCPU_DONE_FORCE": {
                "bit": 24,
                "description": "1: select riscv done 0: select ulp done"
              },
              "COCPU_DONE": {
                "bit": 25,
                "description": "done signal used by riscv to control timer."
              },
              "COCPU_SW_INT_TRIGGER": {
                "bit": 26,
                "description": "trigger cocpu register interrupt"
              },
              "COCPU_CLKGATE_EN": {
                "bit": 27,
                "description": "open ulp-riscv clk gate"
              }
            },
            "TOUCH_CTRL1": {
              "TOUCH_SLEEP_CYCLES": {
                "bit": 0,
                "description": "sleep cycles for timer",
                "width": 16
              },
              "TOUCH_MEAS_NUM": {
                "bit": 16,
                "description": "the meas length (in 8MHz)",
                "width": 16
              }
            },
            "TOUCH_CTRL2": {
              "TOUCH_DRANGE": {
                "bit": 2,
                "description": "TOUCH_DRANGE",
                "width": 2
              },
              "TOUCH_DREFL": {
                "bit": 4,
                "description": "TOUCH_DREFL",
                "width": 2
              },
              "TOUCH_DREFH": {
                "bit": 6,
                "description": "TOUCH_DREFH",
                "width": 2
              },
              "TOUCH_XPD_BIAS": {
                "bit": 8,
                "description": "TOUCH_XPD_BIAS"
              },
              "TOUCH_REFC": {
                "bit": 9,
                "description": "TOUCH pad0 reference cap",
                "width": 3
              },
              "TOUCH_DBIAS": {
                "bit": 12,
                "description": "1:use self bias 0:use bandgap bias"
              },
              "TOUCH_SLP_TIMER_EN": {
                "bit": 13,
                "description": "touch timer enable bit"
              },
              "TOUCH_START_FSM_EN": {
                "bit": 14,
                "description": "1: TOUCH_START & TOUCH_XPD is controlled by touch fsm"
              },
              "TOUCH_START_EN": {
                "bit": 15,
                "description": "1: start touch fsm"
              },
              "TOUCH_START_FORCE": {
                "bit": 16,
                "description": "1: to start touch fsm by SW"
              },
              "TOUCH_XPD_WAIT": {
                "bit": 17,
                "description": "the waiting cycles (in 8MHz) between TOUCH_START and TOUCH_XPD",
                "width": 8
              },
              "TOUCH_SLP_CYC_DIV": {
                "bit": 25,
                "description": "when a touch pad is active sleep cycle could be divided by this number",
                "width": 2
              },
              "TOUCH_TIMER_FORCE_DONE": {
                "bit": 27,
                "description": "force touch timer done",
                "width": 2
              },
              "TOUCH_RESET": {
                "bit": 29,
                "description": "reset upgrade touch"
              },
              "TOUCH_CLK_FO": {
                "bit": 30,
                "description": "touch clock force on"
              },
              "TOUCH_CLKGATE_EN": {
                "bit": 31,
                "description": "touch clock enable"
              }
            },
            "TOUCH_SCAN_CTRL": {
              "TOUCH_DENOISE_RES": {
                "bit": 0,
                "description": "De-noise resolution: 12/10/8/4 bit",
                "width": 2
              },
              "TOUCH_DENOISE_EN": {
                "bit": 2,
                "description": "touch pad0 will be used to de-noise"
              },
              "TOUCH_INACTIVE_CONNECTION": {
                "bit": 8,
                "description": "inactive touch pads connect to 1: gnd 0: HighZ"
              },
              "TOUCH_SHIELD_PAD_EN": {
                "bit": 9,
                "description": "touch pad14 will be used as shield"
              },
              "TOUCH_SCAN_PAD_MAP": {
                "bit": 10,
                "description": "touch scan mode pad enable map",
                "width": 15
              },
              "TOUCH_BUFDRV": {
                "bit": 25,
                "description": "touch7 buffer driver strength",
                "width": 3
              },
              "TOUCH_OUT_RING": {
                "bit": 28,
                "description": "select out ring pad",
                "width": 4
              }
            },
            "TOUCH_SLP_THRES": {
              "TOUCH_SLP_TH": {
                "bit": 0,
                "description": "the threshold for sleep touch pad",
                "width": 22
              },
              "TOUCH_SLP_APPROACH_EN": {
                "bit": 26,
                "description": "sleep pad approach function enable"
              },
              "TOUCH_SLP_PAD": {
                "bit": 27,
                "description": "configure which pad as slp pad",
                "width": 5
              }
            },
            "TOUCH_APPROACH": {
              "TOUCH_SLP_CHANNEL_CLR": {
                "bit": 23,
                "description": "clear touch slp channel"
              },
              "TOUCH_APPROACH_MEAS_TIME": {
                "bit": 24,
                "description": "approach pads total meas times",
                "width": 8
              }
            },
            "TOUCH_FILTER_CTRL": {
              "TOUCH_BYPASS_NEG_NOISE_THRES": {
                "bit": 7,
                "description": "bypass neg noise thres"
              },
              "TOUCH_BYPASS_NOISE_THRES": {
                "bit": 8,
                "description": "bypaas noise thres"
              },
              "TOUCH_SMOOTH_LVL": {
                "bit": 9,
                "description": "smooth filter factor",
                "width": 2
              },
              "TOUCH_JITTER_STEP": {
                "bit": 11,
                "description": "touch jitter step",
                "width": 4
              },
              "TOUCH_NEG_NOISE_LIMIT": {
                "bit": 15,
                "description": "negative threshold counter limit",
                "width": 4
              },
              "TOUCH_NEG_NOISE_THRES": {
                "bit": 19,
                "description": "neg noise thres",
                "width": 2
              },
              "TOUCH_NOISE_THRES": {
                "bit": 21,
                "description": "noise thres",
                "width": 2
              },
              "TOUCH_HYSTERESIS": {
                "bit": 23,
                "description": "hysteresis",
                "width": 2
              },
              "TOUCH_DEBOUNCE": {
                "bit": 25,
                "description": "debounce counter",
                "width": 3
              },
              "TOUCH_FILTER_MODE": {
                "bit": 28,
                "description": "0: IIR ? 1: IIR ? 2: IIR 1/8 3: Jitter",
                "width": 3
              },
              "TOUCH_FILTER_EN": {
                "bit": 31,
                "description": "touch filter enable"
              }
            },
            "USB_CONF": {
              "USB_VREFH": {
                "bit": 0,
                "description": "reg_usb_vrefh",
                "width": 2
              },
              "USB_VREFL": {
                "bit": 2,
                "description": "reg_usb_vrefl",
                "width": 2
              },
              "USB_VREF_OVERRIDE": {
                "bit": 4,
                "description": "reg_usb_vref_override"
              },
              "USB_PAD_PULL_OVERRIDE": {
                "bit": 5,
                "description": "reg_usb_pad_pull_override"
              },
              "USB_DP_PULLUP": {
                "bit": 6,
                "description": "reg_usb_dp_pullup"
              },
              "USB_DP_PULLDOWN": {
                "bit": 7,
                "description": "reg_usb_dp_pulldown"
              },
              "USB_DM_PULLUP": {
                "bit": 8,
                "description": "reg_usb_dm_pullup"
              },
              "USB_DM_PULLDOWN": {
                "bit": 9,
                "description": "reg_usb_dm_pulldown"
              },
              "USB_PULLUP_VALUE": {
                "bit": 10,
                "description": "reg_usb_pullup_value"
              },
              "USB_PAD_ENABLE_OVERRIDE": {
                "bit": 11,
                "description": "reg_usb_pad_enable_override"
              },
              "USB_PAD_ENABLE": {
                "bit": 12,
                "description": "reg_usb_pad_enable"
              },
              "USB_TXM": {
                "bit": 13,
                "description": "reg_usb_txm"
              },
              "USB_TXP": {
                "bit": 14,
                "description": "reg_usb_txp"
              },
              "USB_TX_EN": {
                "bit": 15,
                "description": "reg_usb_tx_en"
              },
              "USB_TX_EN_OVERRIDE": {
                "bit": 16,
                "description": "reg_usb_tx_en_override"
              },
              "USB_RESET_DISABLE": {
                "bit": 17,
                "description": "reg_usb_reset_disable"
              },
              "IO_MUX_RESET_DISABLE": {
                "bit": 18,
                "description": "reg_io_mux_reset_disable"
              },
              "SW_USB_PHY_SEL": {
                "bit": 19,
                "description": "reg_sw_usb_phy_sel"
              },
              "SW_HW_USB_PHY_SEL": {
                "bit": 20,
                "description": "reg_sw_hw_usb_phy_sel"
              }
            },
            "TOUCH_TIMEOUT_CTRL": {
              "TOUCH_TIMEOUT_NUM": {
                "bit": 0,
                "description": "configure touch timerout time",
                "width": 22
              },
              "TOUCH_TIMEOUT_EN": {
                "bit": 22,
                "description": "enable touch timerout"
              }
            },
            "SLP_REJECT_CAUSE": {
              "REJECT_CAUSE": {
                "bit": 0,
                "description": "sleep reject cause",
                "width": 18
              }
            },
            "OPTION1": {
              "FORCE_DOWNLOAD_BOOT": {
                "bit": 0,
                "description": "force chip entry download boot by sw"
              }
            },
            "SLP_WAKEUP_CAUSE": {
              "WAKEUP_CAUSE": {
                "bit": 0,
                "description": "sleep wakeup cause",
                "width": 17
              }
            },
            "ULP_CP_TIMER_1": {
              "ULP_CP_TIMER_SLP_CYCLE": {
                "bit": 8,
                "description": "sleep cycles for ULP-coprocessor timer",
                "width": 24
              }
            },
            "INT_ENA_RTC_W1TS": {
              "SLP_WAKEUP_INT_ENA_W1TS": {
                "bit": 0,
                "description": "enable sleep wakeup interrupt"
              },
              "SLP_REJECT_INT_ENA_W1TS": {
                "bit": 1,
                "description": "enable sleep reject interrupt"
              },
              "SDIO_IDLE_INT_ENA_W1TS": {
                "bit": 2,
                "description": "enable SDIO idle interrupt"
              },
              "WDT_INT_ENA_W1TS": {
                "bit": 3,
                "description": "enable RTC WDT interrupt"
              },
              "TOUCH_SCAN_DONE_INT_ENA_W1TS": {
                "bit": 4,
                "description": "enable touch scan done interrupt"
              },
              "ULP_CP_INT_ENA_W1TS": {
                "bit": 5,
                "description": "enable ULP-coprocessor interrupt"
              },
              "TOUCH_DONE_INT_ENA_W1TS": {
                "bit": 6,
                "description": "enable touch done interrupt"
              },
              "TOUCH_ACTIVE_INT_ENA_W1TS": {
                "bit": 7,
                "description": "enable touch active interrupt"
              },
              "TOUCH_INACTIVE_INT_ENA_W1TS": {
                "bit": 8,
                "description": "enable touch inactive interrupt"
              },
              "BROWN_OUT_INT_ENA_W1TS": {
                "bit": 9,
                "description": "enable brown out interrupt"
              },
              "MAIN_TIMER_INT_ENA_W1TS": {
                "bit": 10,
                "description": "enable RTC main timer interrupt"
              },
              "SARADC1_INT_ENA_W1TS": {
                "bit": 11,
                "description": "enable saradc1 interrupt"
              },
              "TSENS_INT_ENA_W1TS": {
                "bit": 12,
                "description": "enable tsens interrupt"
              },
              "COCPU_INT_ENA_W1TS": {
                "bit": 13,
                "description": "enable riscV cocpu interrupt"
              },
              "SARADC2_INT_ENA_W1TS": {
                "bit": 14,
                "description": "enable saradc2 interrupt"
              },
              "SWD_INT_ENA_W1TS": {
                "bit": 15,
                "description": "enable super watch dog interrupt"
              },
              "XTAL32K_DEAD_INT_ENA_W1TS": {
                "bit": 16,
                "description": "enable xtal32k_dead  interrupt"
              },
              "COCPU_TRAP_INT_ENA_W1TS": {
                "bit": 17,
                "description": "enable cocpu trap interrupt"
              },
              "TOUCH_TIMEOUT_INT_ENA_W1TS": {
                "bit": 18,
                "description": "enable touch timeout interrupt"
              },
              "GLITCH_DET_INT_ENA_W1TS": {
                "bit": 19,
                "description": "enbale gitch det interrupt"
              },
              "TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TS": {
                "bit": 20,
                "description": "enbale touch approach_loop done interrupt"
              }
            },
            "INT_ENA_RTC_W1TC": {
              "SLP_WAKEUP_INT_ENA_W1TC": {
                "bit": 0,
                "description": "enable sleep wakeup interrupt"
              },
              "SLP_REJECT_INT_ENA_W1TC": {
                "bit": 1,
                "description": "enable sleep reject interrupt"
              },
              "SDIO_IDLE_INT_ENA_W1TC": {
                "bit": 2,
                "description": "enable SDIO idle interrupt"
              },
              "WDT_INT_ENA_W1TC": {
                "bit": 3,
                "description": "enable RTC WDT interrupt"
              },
              "TOUCH_SCAN_DONE_INT_ENA_W1TC": {
                "bit": 4,
                "description": "enable touch scan done interrupt"
              },
              "ULP_CP_INT_ENA_W1TC": {
                "bit": 5,
                "description": "enable ULP-coprocessor interrupt"
              },
              "TOUCH_DONE_INT_ENA_W1TC": {
                "bit": 6,
                "description": "enable touch done interrupt"
              },
              "TOUCH_ACTIVE_INT_ENA_W1TC": {
                "bit": 7,
                "description": "enable touch active interrupt"
              },
              "TOUCH_INACTIVE_INT_ENA_W1TC": {
                "bit": 8,
                "description": "enable touch inactive interrupt"
              },
              "BROWN_OUT_INT_ENA_W1TC": {
                "bit": 9,
                "description": "enable brown out interrupt"
              },
              "MAIN_TIMER_INT_ENA_W1TC": {
                "bit": 10,
                "description": "enable RTC main timer interrupt"
              },
              "SARADC1_INT_ENA_W1TC": {
                "bit": 11,
                "description": "enable saradc1 interrupt"
              },
              "TSENS_INT_ENA_W1TC": {
                "bit": 12,
                "description": "enable tsens interrupt"
              },
              "COCPU_INT_ENA_W1TC": {
                "bit": 13,
                "description": "enable riscV cocpu interrupt"
              },
              "SARADC2_INT_ENA_W1TC": {
                "bit": 14,
                "description": "enable saradc2 interrupt"
              },
              "SWD_INT_ENA_W1TC": {
                "bit": 15,
                "description": "enable super watch dog interrupt"
              },
              "XTAL32K_DEAD_INT_ENA_W1TC": {
                "bit": 16,
                "description": "enable xtal32k_dead  interrupt"
              },
              "COCPU_TRAP_INT_ENA_W1TC": {
                "bit": 17,
                "description": "enable cocpu trap interrupt"
              },
              "TOUCH_TIMEOUT_INT_ENA_W1TC": {
                "bit": 18,
                "description": "enable touch timeout interrupt"
              },
              "GLITCH_DET_INT_ENA_W1TC": {
                "bit": 19,
                "description": "enbale gitch det interrupt"
              },
              "TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TC": {
                "bit": 20,
                "description": "enbale touch approach_loop done interrupt"
              }
            },
            "RETENTION_CTRL": {
              "RETENTION_TAG_MODE": {
                "bit": 10,
                "description": "No public",
                "width": 4
              },
              "RETENTION_TARGET": {
                "bit": 14,
                "description": "congfigure retention target cpu and/or tag",
                "width": 2
              },
              "RETENTION_CLK_SEL": {
                "bit": 16,
                "description": "No public"
              },
              "RETENTION_DONE_WAIT": {
                "bit": 17,
                "description": "wait retention done cycle",
                "width": 3
              },
              "RETENTION_CLKOFF_WAIT": {
                "bit": 20,
                "description": "wait clk off cycle",
                "width": 4
              },
              "RETENTION_EN": {
                "bit": 24,
                "description": "enable retention"
              },
              "RETENTION_WAIT": {
                "bit": 25,
                "description": "wait cycles for rention operation",
                "width": 7
              }
            },
            "PG_CTRL": {
              "POWER_GLITCH_DSENSE": {
                "bit": 26,
                "description": "GLITCH_DSENSE",
                "width": 2
              },
              "POWER_GLITCH_FORCE_PD": {
                "bit": 28,
                "description": "force power glitch disable"
              },
              "POWER_GLITCH_FORCE_PU": {
                "bit": 29,
                "description": "force power glitch enable"
              },
              "POWER_GLITCH_EFUSE_SEL": {
                "bit": 30,
                "description": "select use analog fib signal"
              },
              "POWER_GLITCH_EN": {
                "bit": 31,
                "description": "enable power glitch"
              }
            },
            "FIB_SEL": {
              "FIB_SEL": {
                "bit": 0,
                "description": "No public",
                "width": 3
              }
            },
            "TOUCH_DAC": {
              "TOUCH_PAD9_DAC": {
                "bit": 2,
                "description": "configure touch pad dac9",
                "width": 3
              },
              "TOUCH_PAD8_DAC": {
                "bit": 5,
                "description": "configure touch pad dac8",
                "width": 3
              },
              "TOUCH_PAD7_DAC": {
                "bit": 8,
                "description": "configure touch pad dac7",
                "width": 3
              },
              "TOUCH_PAD6_DAC": {
                "bit": 11,
                "description": "configure touch pad dac6",
                "width": 3
              },
              "TOUCH_PAD5_DAC": {
                "bit": 14,
                "description": "configure touch pad dac5",
                "width": 3
              },
              "TOUCH_PAD4_DAC": {
                "bit": 17,
                "description": "configure touch pad dac4",
                "width": 3
              },
              "TOUCH_PAD3_DAC": {
                "bit": 20,
                "description": "configure touch pad dac3",
                "width": 3
              },
              "TOUCH_PAD2_DAC": {
                "bit": 23,
                "description": "configure touch pad dac2",
                "width": 3
              },
              "TOUCH_PAD1_DAC": {
                "bit": 26,
                "description": "configure touch pad dac1",
                "width": 3
              },
              "TOUCH_PAD0_DAC": {
                "bit": 29,
                "description": "configure touch pad dac0",
                "width": 3
              }
            },
            "TOUCH_DAC1": {
              "TOUCH_PAD14_DAC": {
                "bit": 17,
                "description": "configure touch pad dac14",
                "width": 3
              },
              "TOUCH_PAD13_DAC": {
                "bit": 20,
                "description": "configure touch pad dac13",
                "width": 3
              },
              "TOUCH_PAD12_DAC": {
                "bit": 23,
                "description": "configure touch pad dac12",
                "width": 3
              },
              "TOUCH_PAD11_DAC": {
                "bit": 26,
                "description": "configure touch pad dac11",
                "width": 3
              },
              "TOUCH_PAD10_DAC": {
                "bit": 29,
                "description": "configure touch pad dac10",
                "width": 3
              }
            },
            "COCPU_DISABLE": {
              "DISABLE_RTC_CPU": {
                "bit": 31,
                "description": "configure ulp diable"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "version register",
                "width": 28
              }
            }
          }
        },
        "SDHOST": {
          "instances": [
            {
              "name": "SDHOST",
              "base": "0x60028000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register"
            },
            "CLKDIV": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock divider configuration register"
            },
            "CLKSRC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock source selection register"
            },
            "CLKENA": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock enable register"
            },
            "TMOUT": {
              "offset": "0x14",
              "size": 32,
              "description": "Data and response timeout configuration register"
            },
            "CTYPE": {
              "offset": "0x18",
              "size": 32,
              "description": "Card bus width configuration register"
            },
            "BLKSIZ": {
              "offset": "0x1C",
              "size": 32,
              "description": "Card data block size configuration register"
            },
            "BYTCNT": {
              "offset": "0x20",
              "size": 32,
              "description": "Data transfer length configuration register"
            },
            "INTMASK": {
              "offset": "0x24",
              "size": 32,
              "description": "SDIO interrupt mask register"
            },
            "CMDARG": {
              "offset": "0x28",
              "size": 32,
              "description": "Command argument data register"
            },
            "CMD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Command and boot configuration register"
            },
            "RESP0": {
              "offset": "0x30",
              "size": 32,
              "description": "Response data register"
            },
            "RESP1": {
              "offset": "0x34",
              "size": 32,
              "description": "Long response data register"
            },
            "RESP2": {
              "offset": "0x38",
              "size": 32,
              "description": "Long response data register"
            },
            "RESP3": {
              "offset": "0x3C",
              "size": 32,
              "description": "Long response data register"
            },
            "MINTSTS": {
              "offset": "0x40",
              "size": 32,
              "description": "Masked interrupt status register"
            },
            "RINTSTS": {
              "offset": "0x44",
              "size": 32,
              "description": "Raw interrupt status register"
            },
            "STATUS": {
              "offset": "0x48",
              "size": 32,
              "description": "SD/MMC status register"
            },
            "FIFOTH": {
              "offset": "0x4C",
              "size": 32,
              "description": "FIFO configuration register"
            },
            "CDETECT": {
              "offset": "0x50",
              "size": 32,
              "description": "Card detect register"
            },
            "WRTPRT": {
              "offset": "0x54",
              "size": 32,
              "description": "Card write protection (WP) status register"
            },
            "TCBCNT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Transferred byte count register"
            },
            "TBBCNT": {
              "offset": "0x60",
              "size": 32,
              "description": "Transferred byte count register"
            },
            "DEBNCE": {
              "offset": "0x64",
              "size": 32,
              "description": "Debounce filter time configuration register"
            },
            "USRID": {
              "offset": "0x68",
              "size": 32,
              "description": "User ID (scratchpad) register"
            },
            "VERID": {
              "offset": "0x6C",
              "size": 32,
              "description": "Version ID (scratchpad) register"
            },
            "HCON": {
              "offset": "0x70",
              "size": 32,
              "description": "Hardware feature register"
            },
            "UHS": {
              "offset": "0x74",
              "size": 32,
              "description": "UHS-1 register"
            },
            "RST_N": {
              "offset": "0x78",
              "size": 32,
              "description": "Card reset register"
            },
            "BMOD": {
              "offset": "0x80",
              "size": 32,
              "description": "Burst mode transfer configuration register"
            },
            "PLDMND": {
              "offset": "0x84",
              "size": 32,
              "description": "Poll demand configuration register"
            },
            "DBADDR": {
              "offset": "0x88",
              "size": 32,
              "description": "Descriptor base address register"
            },
            "IDSTS": {
              "offset": "0x8C",
              "size": 32,
              "description": "IDMAC status register"
            },
            "IDINTEN": {
              "offset": "0x90",
              "size": 32,
              "description": "IDMAC interrupt enable register"
            },
            "DSCADDR": {
              "offset": "0x94",
              "size": 32,
              "description": "Host descriptor address pointer"
            },
            "BUFADDR": {
              "offset": "0x98",
              "size": 32,
              "description": "Host buffer address pointer register"
            },
            "CARDTHRCTL": {
              "offset": "0x100",
              "size": 32,
              "description": "Card Threshold Control register"
            },
            "EMMCDDR": {
              "offset": "0x10C",
              "size": 32,
              "description": "eMMC DDR register"
            },
            "ENSHIFT": {
              "offset": "0x110",
              "size": 32,
              "description": "Enable Phase Shift register"
            },
            "BUFFIFO": {
              "offset": "0x200",
              "size": 32,
              "description": "CPU write and read transmit data by FIFO"
            },
            "CLK_EDGE_SEL": {
              "offset": "0x800",
              "size": 32,
              "description": "SDIO control register."
            }
          },
          "bits": {
            "CTRL": {
              "CONTROLLER_RESET": {
                "bit": 0,
                "description": "To reset controller, firmware should set this bit. This bit is auto-cleared after two AHB and two sdhost_cclk_in clock cycles."
              },
              "FIFO_RESET": {
                "bit": 1,
                "description": "To reset FIFO, firmware should set bit to 1. This bit is auto-cleared after completion of reset operation.\nNote: FIFO pointers will be out of reset after 2 cycles of system clocks in addition to synchronization delay (2 cycles of card clock), after the fifo_reset is cleared."
              },
              "DMA_RESET": {
                "bit": 2,
                "description": "To reset DMA interface, firmware should set bit to 1. This bit is auto-cleared after two AHB clocks."
              },
              "INT_ENABLE": {
                "bit": 4,
                "description": "Global interrupt enable/disable bit. 0: Disable; 1: Enable."
              },
              "READ_WAIT": {
                "bit": 6,
                "description": "For sending read-wait to SDIO cards."
              },
              "SEND_IRQ_RESPONSE": {
                "bit": 7,
                "description": "Bit automatically clears once response is sent. To wait for MMC card interrupts, host issues CMD40 and waits for interrupt response from MMC card(s). In the meantime, if host wants SD/MMC to exit waiting for interrupt state, it can set this bit, at which time SD/MMC command state-machine sends CMD40 response on bus and returns to idle state."
              },
              "ABORT_READ_DATA": {
                "bit": 8,
                "description": "After a suspend-command is issued during a read-operation, software polls the card to find when the suspend-event occurred. Once the suspend-event has occurred, software sets the bit which will reset the data state machine that is waiting for the next block of data. This bit is automatically cleared once the data state machine is reset to idle."
              },
              "SEND_CCSD": {
                "bit": 9,
                "description": "When set, SD/MMC sends CCSD to the CE-ATA device. Software sets this bit only if the current command is expecting CCS (that is, RW_BLK), and if interrupts are enabled for the CE-ATA device. Once the CCSD pattern is sent to the device, SD/MMC automatically clears the SDHOST_SEND_CCSD bit. It also sets the Command Done (CD) bit  in the SDHOST_RINTSTS_REG register, and generates an interrupt for the host, in case the Command Done interrupt is not masked. \nNOTE: Once the SDHOST_SEND_CCSD bit is set, it takes two card clock cycles to drive the CCSD on the CMD line. Due to this, within the boundary conditions the CCSD may be sent to the CE-ATA device, even if the device has signalled CCS."
              },
              "SEND_AUTO_STOP_CCSD": {
                "bit": 10,
                "description": "Always Set SDHOST_SEND_AUTO_STOP_CCSD and SDHOST_SEND_CCSD bits together; SDHOST_SEND_AUTO_STOP_CCSD should not be set independently of send_ccsd. When set, SD/MMC automatically sends an internally-generated STOP command (CMD12) to the CE-ATA device. After sending this internally-generated STOP command, the Auto Command Done (ACD) bit in SDHOST_RINTSTS_REG is set and an interrupt is generated for the host, in case the ACD interrupt is not masked. After sending the Command Completion Signal Disable (CCSD), SD/MMC automatically clears the  SDHOST_SEND_AUTO_STOP_CCSD bit."
              },
              "CEATA_DEVICE_INTERRUPT_STATUS": {
                "bit": 11,
                "description": "Software should appropriately write to this bit after the power-on reset or any other reset to the CE-ATA device. After reset, the CE-ATA device's interrupt is usually disabled (nIEN = 1). If the host enables the CE-ATA device's interrupt, then software should set this bit."
              }
            },
            "CLKDIV": {
              "CLK_DIVIDER0": {
                "bit": 0,
                "description": "Clock divider0 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on.",
                "width": 8
              },
              "CLK_DIVIDER1": {
                "bit": 8,
                "description": "Clock divider1 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on.",
                "width": 8
              },
              "CLK_DIVIDER2": {
                "bit": 16,
                "description": "Clock divider2 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on.",
                "width": 8
              },
              "CLK_DIVIDER3": {
                "bit": 24,
                "description": "Clock divider3 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on.",
                "width": 8
              }
            },
            "CLKSRC": {
              "CLKSRC": {
                "bit": 0,
                "description": "Clock divider source for two SD cards is supported. Each card has two bits assigned to it. For example, bit[1:0] are assigned for card 0, bit[3:2] are assigned for card 1. Card 0 maps and internally routes clock divider[0:3] outputs to cclk_out[1:0] pins, depending on bit value.\n00 : Clock divider 0;\n01 : Clock divider 1;\n10 : Clock divider 2;\n11 : Clock divider 3.",
                "width": 4
              }
            },
            "CLKENA": {
              "CCLK_ENABLE": {
                "bit": 0,
                "description": "Clock-enable control for two SD card clocks and one MMC card clock is supported. One bit per card.\n0: Clock disabled;\n1: Clock enabled.",
                "width": 2
              },
              "LP_ENABLE": {
                "bit": 16,
                "description": "Disable clock when the card is in IDLE state. One bit per card.\n0: clock disabled;\n1: clock enabled.",
                "width": 2
              }
            },
            "TMOUT": {
              "RESPONSE_TIMEOUT": {
                "bit": 0,
                "description": "Response timeout value. Value is specified in terms of number of card output clocks, i.e., sdhost_cclk_out.",
                "width": 8
              },
              "DATA_TIMEOUT": {
                "bit": 8,
                "description": "Value for card data read timeout. This value is also used for data starvation by host timeout. The timeout counter is started only after the card clock is stopped. This value is specified in number of card output clocks, i.e. sdhost_cclk_out of the selected card.\nNOTE: The software timer should be used if the timeout value is in the order of 100 ms. In this case, read data timeout interrupt needs to be disabled.",
                "width": 24
              }
            },
            "CTYPE": {
              "CARD_WIDTH4": {
                "bit": 0,
                "description": "One bit per card indicates if card is 1-bit or 4-bit mode.\n0: 1-bit mode;\n1: 4-bit mode.\nBit[1:0] correspond to card[1:0] respectively.",
                "width": 2
              },
              "CARD_WIDTH8": {
                "bit": 16,
                "description": "One bit per card indicates if card is in 8-bit mode.\n0: Non 8-bit mode;\n1: 8-bit mode.\nBit[17:16] correspond to card[1:0] respectively.",
                "width": 2
              }
            },
            "BLKSIZ": {
              "BLOCK_SIZE": {
                "bit": 0,
                "description": "Block size.",
                "width": 16
              }
            },
            "BYTCNT": {
              "BYTE_COUNT": {
                "bit": 0,
                "description": "Number of bytes to be transferred, should be an integral multiple of Block Size for block transfers. For data transfers of undefined byte lengths, byte count should be set to 0. When byte count is set to 0, it is the responsibility of host to explicitly send stop/abort command to terminate data transfer.",
                "width": 32
              }
            },
            "INTMASK": {
              "INT_MASK": {
                "bit": 0,
                "description": "These bits used to mask unwanted interrupts. A value of 0 masks interrupt, and a value of 1 enables the interrupt.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): Rx Start Bit Error;\nBit 12 (HLE): Hardware locked write error;\nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation-by-host timeout;\nBit 9 (DRTO): Data read timeout;\nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request; \nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect.",
                "width": 16
              },
              "SDIO_INT_MASK": {
                "bit": 16,
                "description": "SDIO interrupt mask, one bit for each card. Bit[17:16] correspond to card[15:0] respectively. When masked, SDIO interrupt detection for that card is disabled. 0 masks an interrupt, and 1 enables an interrupt.",
                "width": 2
              }
            },
            "CMDARG": {
              "CMDARG": {
                "bit": 0,
                "description": "Value indicates command argument to be passed to the card.",
                "width": 32
              }
            },
            "CMD": {
              "INDEX": {
                "bit": 0,
                "description": "Command index.",
                "width": 6
              },
              "RESPONSE_EXPECT": {
                "bit": 6,
                "description": "0: No response expected from card; 1: Response expected from card."
              },
              "RESPONSE_LENGTH": {
                "bit": 7,
                "description": "0: Short response expected from card; 1: Long response expected from card."
              },
              "CHECK_RESPONSE_CRC": {
                "bit": 8,
                "description": "0: Do not check; 1: Check response CRC.\nSome of command responses do not return valid CRC bits. Software should disable CRC checks for those commands in order to disable CRC checking by controller."
              },
              "DATA_EXPECTED": {
                "bit": 9,
                "description": "0: No data transfer expected; 1: Data transfer expected."
              },
              "READ_WRITE": {
                "bit": 10,
                "description": "0: Read from card; 1: Write to card.\nDon't care if no data is expected from card."
              },
              "TRANSFER_MODE": {
                "bit": 11,
                "description": "0: Block data transfer command; 1: Stream data transfer command.\nDon't care if no data expected."
              },
              "SEND_AUTO_STOP": {
                "bit": 12,
                "description": "0: No stop command is sent at the end of data transfer; 1: Send stop command at the end of data transfer."
              },
              "WAIT_PRVDATA_COMPLETE": {
                "bit": 13,
                "description": "0: Send command at once, even if previous data transfer has not completed; 1: Wait for previous data transfer to complete before sending Command.\nThe SDHOST_WAIT_PRVDATA_COMPLETE] = 0 option is typically used to query status of card during data transfer or to stop current data transfer. SDHOST_CARD_NUMBERr should be same as in previous command."
              },
              "STOP_ABORT_CMD": {
                "bit": 14,
                "description": "0: Neither stop nor abort command can stop current data transfer. If abort is sent to function-number currently selected or not in data-transfer mode, then bit should be set to 0; 1: Stop or abort command intended to stop current data transfer in progress.\nWhen open-ended or predefined data transfer is in progress, and host issues stop or abort command to stop data transfer, bit should be set so that command/data state-machines of CIU can return correctly to idle state."
              },
              "SEND_INITIALIZATION": {
                "bit": 15,
                "description": "0: Do not send initialization sequence (80 clocks of 1) before sending this command; 1: Send initialization sequence before sending this command.\nAfter powered on, 80 clocks must be sent to card for initialization before sending any commands to card. Bit should be set while sending first command to card so that controller will initialize clocks before sending command to card."
              },
              "CARD_NUMBER": {
                "bit": 16,
                "description": "Card number in use. Represents physical slot number of card being accessed. In SD-only mode, up to two cards are supported.",
                "width": 5
              },
              "UPDATE_CLOCK_REGISTERS_ONLY": {
                "bit": 21,
                "description": "0: Normal command sequence; 1: Do not send commands, just update clock register value into card clock domain.\nFollowing register values are transferred into card clock domain: CLKDIV, CLRSRC, and CLKENA.\nChanges card clocks (change frequency, truncate off or on, and set low-frequency mode). This is provided in order to change clock frequency or stop clock without having to send command to cards. During normal command sequence, when sdhost_update_clock_registers_only = 0, following control registers are transferred from BIU to CIU: CMD, CMDARG, TMOUT, CTYPE, BLKSIZ, and BYTCNT. CIU uses new register values for new command sequence to card(s). When bit is set, there are no Command Done interrupts because no command is sent to SD_MMC_CEATA cards."
              },
              "READ_CEATA_DEVICE": {
                "bit": 22,
                "description": "Read access flag.\n0: Host is not performing read access (RW_REG or RW_BLK)towards CE-ATA device;\n1: Host is performing read access (RW_REG or RW_BLK) towards CE-ATA device.\nSoftware should set this bit to indicate that CE-ATA device is being accessed for read transfer. This bit is used to disable read data timeout indication while performing CE-ATA read transfers. Maximum value of I/O transmission delay can be no less than 10 seconds. SD/MMC should not indicate read data timeout while waiting for data from CE-ATA device."
              },
              "CCS_EXPECTED": {
                "bit": 23,
                "description": "Expected Command Completion Signal (CCS) configuration.\n0: Interrupts are not enabled in CE-ATA device (nIEN = 1 in ATA control register), or command does not expect CCS from device;\n1: Interrupts are enabled in CE-ATA device (nIEN = 0), and RW_BLK command expects command completion signal from CE-ATA device. \nIf the command expects Command Completion Signal (CCS) from the CE-ATA device, the software should set this control bit. SD/MMC sets Data Transfer Over (DTO) bit in RINTSTS register and generates interrupt to host if Data Transfer Over interrupt is not masked."
              },
              "USE_HOLE": {
                "bit": 29,
                "description": "Use Hold Register.\n0: CMD and DATA sent to card bypassing HOLD Register;\n1: CMD and DATA sent to card through the HOLD Register."
              },
              "START_CMD": {
                "bit": 31,
                "description": "Start command. Once command is served by the CIU, this bit is automatically cleared. When this bit is set, host should not attempt to write to any command registers. If a write is attempted, hardware lock error is set in raw interrupt register. Once command is sent and a response is received from SD_MMC_CEATA cards, Command Done bit is set in the raw interrupt Register."
              }
            },
            "RESP0": {
              "RESPONSE0": {
                "bit": 0,
                "description": "Bit[31:0] of response.",
                "width": 32
              }
            },
            "RESP1": {
              "RESPONSE1": {
                "bit": 0,
                "description": "Bit[63:32] of long response.",
                "width": 32
              }
            },
            "RESP2": {
              "RESPONSE2": {
                "bit": 0,
                "description": "Bit[95:64] of long response.",
                "width": 32
              }
            },
            "RESP3": {
              "RESPONSE3": {
                "bit": 0,
                "description": "Bit[127:96] of long response.",
                "width": 32
              }
            },
            "MINTSTS": {
              "INT_STATUS_MSK": {
                "bit": 0,
                "description": "Interrupt enabled only if corresponding bit in interrupt mask register is set.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE): Hardware locked write error; \nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation by host timeout (HTO);\nBit 9 (DTRO): Data read timeout; \nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request;\nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect.",
                "width": 16
              },
              "SDIO_INTERRUPT_MSK": {
                "bit": 16,
                "description": "Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. SDIO interrupt for card is enabled only if corresponding sdhost_sdio_int_mask bit is set in Interrupt mask register (Setting mask bit enables interrupt).",
                "width": 2
              }
            },
            "RINTSTS": {
              "INT_STATUS_RAW": {
                "bit": 0,
                "description": "Setting a bit clears the corresponding interrupt and writing 0 has no effect. Bits are logged regardless of interrupt mask status.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE): Hardware locked write error; \nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation by host timeout (HTO);\nBit 9 (DTRO): Data read timeout; \nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request;\nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect.",
                "width": 16
              },
              "SDIO_INTERRUPT_RAW": {
                "bit": 16,
                "description": "Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. Setting a bit clears the corresponding interrupt bit and writing 0 has no effect.\n0: No SDIO interrupt from card;\n1: SDIO interrupt from card.",
                "width": 2
              }
            },
            "STATUS": {
              "FIFO_RX_WATERMARK": {
                "bit": 0,
                "description": "FIFO reached Receive watermark level, not qualified with data transfer."
              },
              "FIFO_TX_WATERMARK": {
                "bit": 1,
                "description": "FIFO reached Transmit watermark level, not qualified with data transfer."
              },
              "FIFO_EMPTY": {
                "bit": 2,
                "description": "FIFO is empty status."
              },
              "FIFO_FULL": {
                "bit": 3,
                "description": "FIFO is full status."
              },
              "COMMAND_FSM_STATES": {
                "bit": 4,
                "description": "Command FSM states.\n0: Idle;\n1: Send init sequence; \n2: Send cmd start bit; \n3: Send cmd tx bit;\n4: Send cmd index + arg;\n5: Send cmd crc7;\n6: Send cmd end bit;\n7: Receive resp start bit;\n8: Receive resp IRQ response;\n9: Receive resp tx bit;\n10: Receive resp cmd idx;\n11: Receive resp data;\n12: Receive resp crc7;\n13: Receive resp end bit;\n14: Cmd path wait NCC;\n15: Wait, cmd-to-response turnaround.",
                "width": 4
              },
              "DATA_3_STATUS": {
                "bit": 8,
                "description": "Raw selected sdhost_card_data[3], checks whether card is present.\n0: card not present;\n1: card present."
              },
              "DATA_BUSY": {
                "bit": 9,
                "description": "Inverted version of raw selected sdhost_card_data[0].\n0: Card data not busy;\n1: Card data busy."
              },
              "DATA_STATE_MC_BUSY": {
                "bit": 10,
                "description": "Data transmit or receive state-machine is busy."
              },
              "RESPONSE_INDEX": {
                "bit": 11,
                "description": "Index of previous response, including any auto-stop sent by core.",
                "width": 6
              },
              "FIFO_COUNT": {
                "bit": 17,
                "description": "FIFO count, number of filled locations in FIFO.",
                "width": 13
              }
            },
            "FIFOTH": {
              "TX_WMARK": {
                "bit": 0,
                "description": "FIFO threshold watermark level when transmitting data to card. When FIFO data count is less than or equal to this number, DMA/FIFO request is raised. If Interrupt is enabled, then interrupt  occurs. During end of packet, request or interrupt is generated, regardless of threshold programming.In non-DMA mode, when transmit FIFO threshold (TXDR) interrupt is enabled, then interrupt is generated instead of DMA request. During end of packet, on last interrupt, host is responsible for filling FIFO with only required remaining bytes (not before FIFO is full or after CIU completes data transfers, because FIFO may not be empty).  In DMA mode, at end of packet, if last transfer is less than burst  size, DMA controller does single cycles until required bytes are  transferred.",
                "width": 12
              },
              "RX_WMARK": {
                "bit": 16,
                "description": "FIFO threshold watermark level when receiving data to card.When FIFO data count reaches greater than this number , DMA/FIFO request is raised. During end of packet, request is generated regardless of threshold programming in order to complete any remaining data.In non-DMA mode, when receiver FIFO threshold (RXDR) interrupt is enabled, then interrupt is generated instead of DMA request.During end of packet, interrupt is not generated if threshold programming is larger than any remaining data. It is responsibility of host to read remaining bytes on seeing Data Transfer Done interrupt.In DMA mode, at end of packet, even if remaining bytes are less than threshold, DMA request does single transfers to flush out any remaining bytes before Data Transfer Done interrupt is set.",
                "width": 11
              },
              "DMA_MULTIPLE_TRANSACTION_SIZE": {
                "bit": 28,
                "description": "Burst size of multiple transaction, should be programmed same as DMA controller multiple-transaction-size SDHOST_SRC/DEST_MSIZE.\n000: 1-byte transfer; \n001: 4-byte transfer; \n010: 8-byte transfer; \n011: 16-byte transfer; \n100: 32-byte transfer; \n101: 64-byte transfer; \n110: 128-byte transfer; \n111: 256-byte transfer.",
                "width": 3
              }
            },
            "CDETECT": {
              "CARD_DETECT_N": {
                "bit": 0,
                "description": "Value on sdhost_card_detect_n input ports (1 bit per card), read-only bits. 0 represents presence of card. Only NUM_CARDS number of bits are implemented.",
                "width": 2
              }
            },
            "WRTPRT": {
              "WRITE_PROTECT": {
                "bit": 0,
                "description": "Value on sdhost_card_write_prt input ports (1 bit per card). 1 represents write protection. Only NUM_CARDS number of bits are implemented.",
                "width": 2
              }
            },
            "TCBCNT": {
              "TCBCNT": {
                "bit": 0,
                "description": "Number of bytes transferred by CIU unit to card.",
                "width": 32
              }
            },
            "TBBCNT": {
              "TBBCNT": {
                "bit": 0,
                "description": "Number of bytes transferred between Host/DMA memory and BIU FIFO.",
                "width": 32
              }
            },
            "DEBNCE": {
              "DEBOUNCE_COUNT": {
                "bit": 0,
                "description": "Number of host clocks (clk) used by debounce filter logic. The typical debounce time is 5 \\verb+~+ 25 ms to prevent the card instability when the card is inserted or removed.",
                "width": 24
              }
            },
            "USRID": {
              "USRID": {
                "bit": 0,
                "description": "User identification register, value set by user. Can also be used as a scratchpad register by user.",
                "width": 32
              }
            },
            "VERID": {
              "VERSIONID": {
                "bit": 0,
                "description": "Hardware version register. Can also be read by fireware.",
                "width": 32
              }
            },
            "HCON": {
              "CARD_TYPE": {
                "bit": 0,
                "description": "Hardware support SDIO and MMC."
              },
              "CARD_NUM": {
                "bit": 1,
                "description": "Support card number is 2.",
                "width": 5
              },
              "BUS_TYPE": {
                "bit": 6,
                "description": "Register config is APB bus."
              },
              "DATA_WIDTH": {
                "bit": 7,
                "description": "Regisger data widht is 32.",
                "width": 3
              },
              "ADDR_WIDTH": {
                "bit": 10,
                "description": "Register address width is 32.",
                "width": 6
              },
              "DMA_WIDTH": {
                "bit": 18,
                "description": "DMA data witdth is 32.",
                "width": 3
              },
              "RAM_INDISE": {
                "bit": 21,
                "description": "Inside RAM in SDMMC module."
              },
              "HOLD": {
                "bit": 22,
                "description": "Have a hold regiser in data path ."
              },
              "NUM_CLK_DIV": {
                "bit": 24,
                "description": "Have 4 clk divider in design .",
                "width": 2
              }
            },
            "UHS": {
              "DDR": {
                "bit": 16,
                "description": "DDR mode selecton,1 bit for each card.\n0-Non-DDR mdoe.\n1-DDR mdoe.",
                "width": 2
              }
            },
            "RST_N": {
              "CARD_RESET": {
                "bit": 0,
                "description": "Hardware reset.\n1: Active mode; \n0: Reset. \nThese bits cause the cards to enter pre-idle state, which requires them to be re-initialized. SDHOST_RST_CARD_RESET[0] should be set to 1'b0 to reset card0, SDHOST_RST_CARD_RESET[1] should be set to 1'b0 to reset card1.",
                "width": 2
              }
            },
            "BMOD": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset. When set, the DMA Controller resets all its internal registers. It is automatically cleared after one clock cycle."
              },
              "FB": {
                "bit": 1,
                "description": "Fixed Burst. Controls whether the AHB Master interface performs fixed burst transfers or not. When set, the AHB will use only SINGLE, INCR4, INCR8 or INCR16 during start of normal burst transfers. When reset, the AHB will use SINGLE and INCR burst transfer operations."
              },
              "DE": {
                "bit": 7,
                "description": "IDMAC Enable. When set, the IDMAC is enabled."
              },
              "PBL": {
                "bit": 8,
                "description": "Programmable Burst Length. These bits indicate the maximum number of beats to be performed in one IDMAC???Internal DMA Control???transaction. The IDMAC will always attempt to burst as specified in PBL each time it starts a burst transfer on the host bus. The permissible values are 1, 4, 8, 16, 32, 64, 128 and 256. This value is the mirror of MSIZE of FIFOTH register. In order to change this value, write the required value to FIFOTH register. This is an encode value as follows:\n000: 1-byte transfer; \n001: 4-byte transfer; \n010: 8-byte transfer; \n011: 16-byte transfer; \n100: 32-byte transfer; \n101: 64-byte transfer; \n110: 128-byte transfer; \n111: 256-byte transfer.\nPBL is a read-only value and is applicable only for data access, it does not apply to descriptor access.",
                "width": 3
              }
            },
            "PLDMND": {
              "PD": {
                "bit": 0,
                "description": "Poll Demand. If the OWNER bit of a descriptor is not set, the FSM goes to the Suspend state. The host needs to write any value into this register for the IDMAC FSM to resume normal descriptor fetch operation. This is a write only .",
                "width": 32
              }
            },
            "DBADDR": {
              "DBADDR": {
                "bit": 0,
                "description": "Start of Descriptor List. Contains the base address of the First Descriptor. The LSB bits [1:0] are ignored and taken as all-zero by the IDMAC internally. Hence these LSB bits may be treated as read-only.",
                "width": 32
              }
            },
            "IDSTS": {
              "TI": {
                "bit": 0,
                "description": "Transmit Interrupt. Indicates that data transmission is finished for a descriptor. Writing 1 clears this bit."
              },
              "RI": {
                "bit": 1,
                "description": "Receive Interrupt. Indicates the completion of data reception for a descriptor. Writing 1 clears this bit."
              },
              "FBE": {
                "bit": 2,
                "description": "Fatal Bus Error Interrupt. Indicates that a Bus Error occurred (IDSTS[12:10]) . When this bit is set, the DMA disables all its bus accesses. Writing 1 clears this bit."
              },
              "DU": {
                "bit": 4,
                "description": "Descriptor Unavailable Interrupt. This bit is set when the descriptor is unavailable due to OWNER bit = 0 (DES0[31] = 0). Writing 1 clears this bit."
              },
              "CES": {
                "bit": 5,
                "description": "Card Error Summary. Indicates the status of the transaction to/from the card, also present in RINTSTS. Indicates the logical OR of the following bits:\nEBE : End Bit Error; \nRTO : Response Timeout/Boot Ack Timeout; \nRCRC : Response CRC; \nSBE : Start Bit Error; \nDRTO : Data Read Timeout/BDS timeout; \nDCRC : Data CRC for Receive; \nRE : Response Error.\nWriting 1 clears this bit. The abort condition of the IDMAC depends on the setting of this CES bit. If the CES bit is enabled, then the IDMAC aborts on a response error."
              },
              "NIS": {
                "bit": 8,
                "description": "Normal Interrupt Summary. Logical OR of the following: IDSTS[0] : Transmit Interrupt, IDSTS[1] : Receive Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes NIS to be set is cleared. Writing 1 clears this bit."
              },
              "AIS": {
                "bit": 9,
                "description": "Abnormal Interrupt Summary. Logical OR of the following: IDSTS[2] : Fatal Bus Interrupt, IDSTS[4] : DU bit Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes AIS to be set is cleared. Writing 1 clears this bit."
              },
              "FBE_CODE": {
                "bit": 10,
                "description": "Fatal Bus Error Code. Indicates the type of error that caused a Bus Error. Valid only when the Fatal Bus Error bit IDSTS[2] is set. This field does not generate an interrupt.\n001: Host Abort received during transmission;\n010: Host Abort received during reception;\nOthers: Reserved.",
                "width": 3
              },
              "FSM": {
                "bit": 13,
                "description": "DMAC FSM present state.\n0: DMA_IDLE (idle state); \n1: DMA_SUSPEND (suspend state); \n2: DESC_RD (descriptor reading state); \n3: DESC_CHK (descriptor checking state); \n4: DMA_RD_REQ_WAIT (read-data request waiting state);\n5: DMA_WR_REQ_WAIT (write-data request waiting state); \n6: DMA_RD (data-read state); \n7: DMA_WR (data-write state); \n8: DESC_CLOSE (descriptor close state).",
                "width": 4
              }
            },
            "IDINTEN": {
              "TI": {
                "bit": 0,
                "description": "Transmit Interrupt Enable. When set with Normal Interrupt Summary Enable, Transmit Interrupt is enabled. When reset, Transmit Interrupt is disabled."
              },
              "RI": {
                "bit": 1,
                "description": "Receive Interrupt Enable. When set with Normal Interrupt Summary Enable, Receive Interrupt is enabled. When reset, Receive Interrupt is disabled."
              },
              "FBE": {
                "bit": 2,
                "description": "Fatal Bus Error Enable. When set with Abnormal Interrupt Summary Enable, the Fatal Bus Error Interrupt is enabled. When reset, Fatal Bus Error Enable Interrupt is disabled."
              },
              "DU": {
                "bit": 4,
                "description": "Descriptor Unavailable Interrupt. When set along with Abnormal Interrupt Summary Enable, the DU interrupt is enabled."
              },
              "CES": {
                "bit": 5,
                "description": "Card Error summary Interrupt Enable. When set, it enables the Card Interrupt summary."
              },
              "NI": {
                "bit": 8,
                "description": "Normal Interrupt Summary Enable. When set, a normal interrupt is enabled. When reset, a normal interrupt is disabled. This bit enables the following bits:\nIDINTEN[0]: Transmit Interrupt;\nIDINTEN[1]: Receive Interrupt."
              },
              "AI": {
                "bit": 9,
                "description": "Abnormal Interrupt Summary Enable. When set, an abnormal interrupt is enabled. This bit enables the following bits:\nIDINTEN[2]: Fatal Bus Error Interrupt;\nIDINTEN[4]: DU Interrupt."
              }
            },
            "DSCADDR": {
              "DSCADDR": {
                "bit": 0,
                "description": "Host Descriptor Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the start address of the current descriptor read by the IDMAC.",
                "width": 32
              }
            },
            "BUFADDR": {
              "BUFADDR": {
                "bit": 0,
                "description": "Host Buffer Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the current Data Buffer Address being accessed by the IDMAC.",
                "width": 32
              }
            },
            "CARDTHRCTL": {
              "CARDRDTHREN": {
                "bit": 0,
                "description": "Card read threshold enable.\n1'b0-Card read threshold disabled.\n1'b1-Card read threshold enabled."
              },
              "CARDCLRINTEN": {
                "bit": 1,
                "description": "Busy clear interrupt generation:\n1'b0-Busy clear interrypt disabled.\n1'b1-Busy clear interrypt enabled."
              },
              "CARDWRTHREN": {
                "bit": 2,
                "description": "Applicable when HS400 mode is enabled.\n1'b0-Card write Threshold disabled.\n1'b1-Card write Threshold enabled."
              },
              "CARDTHRESHOLD": {
                "bit": 16,
                "description": "The inside FIFO size is 512,This register is applicable when SDHOST_CARDERTHREN_REG is set to 1 or SDHOST_CARDRDTHREN_REG set to 1.",
                "width": 16
              }
            },
            "EMMCDDR": {
              "HALFSTARTBIT": {
                "bit": 0,
                "description": "Control for start bit detection mechanism duration of start bit.Each bit refers to one slot.Set this bit to 1 for eMMC4.5 and above,set to 0 for SD applications.For eMMC4.5,start bit can be:\n1'b0-Full cycle.\n1'b1-less than one full cycle.",
                "width": 2
              },
              "HS400_MODE": {
                "bit": 31,
                "description": "Set 1 to enable HS400 mode."
              }
            },
            "ENSHIFT": {
              "ENABLE_SHIFT": {
                "bit": 0,
                "description": "Control for the amount of phase shift provided on the default enables in the design.Two bits assigned for each card.\n2'b00-Default phase shift.\n2'b01-Enables shifted to next immediate positive edge.\n2'b10-Enables shifted to next immediate negative edge.\n2'b11-Reserved.",
                "width": 4
              }
            },
            "BUFFIFO": {
              "BUFFIFO": {
                "bit": 0,
                "description": "CPU write and read transmit data by FIFO. This register points to the current Data FIFO .",
                "width": 32
              }
            },
            "CLK_EDGE_SEL": {
              "CCLKIN_EDGE_DRV_SEL": {
                "bit": 0,
                "description": "It's used to select the clock phase of the output signal from phase 0, phase 90, phase 180, phase 270.",
                "width": 3
              },
              "CCLKIN_EDGE_SAM_SEL": {
                "bit": 3,
                "description": "It's used to select the clock phase of the input signal from phase 0, phase 90, phase 180, phase 270.",
                "width": 3
              },
              "CCLKIN_EDGE_SLF_SEL": {
                "bit": 6,
                "description": "It's used to select the clock phase of the internal signal from phase 0, phase 90, phase 180, phase 270.",
                "width": 3
              },
              "CCLLKIN_EDGE_H": {
                "bit": 9,
                "description": "The high level of the divider clock. The value should be smaller than CCLKIN_EDGE_L.",
                "width": 4
              },
              "CCLLKIN_EDGE_L": {
                "bit": 13,
                "description": "The low level of the divider clock. The value should be larger than CCLKIN_EDGE_H.",
                "width": 4
              },
              "CCLLKIN_EDGE_N": {
                "bit": 17,
                "description": "The clock division of cclk_in.",
                "width": 4
              },
              "ESDIO_MODE": {
                "bit": 21,
                "description": "Enable esdio mode."
              },
              "ESD_MODE": {
                "bit": 22,
                "description": "Enable esd mode."
              },
              "CCLK_EN": {
                "bit": 23,
                "description": "Sdio clock enable."
              }
            }
          }
        },
        "SENS": {
          "instances": [
            {
              "name": "SENS",
              "base": "0x60008800"
            }
          ],
          "registers": {
            "SAR_READER1_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "configure saradc1 reader"
            },
            "SAR_READER1_STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "get saradc1 reader controller status"
            },
            "SAR_MEAS1_CTRL1": {
              "offset": "0x08",
              "size": 32,
              "description": "no public"
            },
            "SAR_MEAS1_CTRL2": {
              "offset": "0x0C",
              "size": 32,
              "description": "configure saradc1 controller"
            },
            "SAR_MEAS1_MUX": {
              "offset": "0x10",
              "size": 32,
              "description": "configure saradc1 controller"
            },
            "SAR_ATTEN1": {
              "offset": "0x14",
              "size": 32,
              "description": "configure saradc1 controller"
            },
            "SAR_AMP_CTRL1": {
              "offset": "0x18",
              "size": 32,
              "description": "no public"
            },
            "SAR_AMP_CTRL2": {
              "offset": "0x1C",
              "size": 32,
              "description": "no public"
            },
            "SAR_AMP_CTRL3": {
              "offset": "0x20",
              "size": 32,
              "description": "no public"
            },
            "SAR_READER2_CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "configure saradc2 reader"
            },
            "SAR_READER2_STATUS": {
              "offset": "0x28",
              "size": 32,
              "description": "get saradc1 reader controller status"
            },
            "SAR_MEAS2_CTRL1": {
              "offset": "0x2C",
              "size": 32,
              "description": "configure saradc2 controller"
            },
            "SAR_MEAS2_CTRL2": {
              "offset": "0x30",
              "size": 32,
              "description": "configure saradc2 controller"
            },
            "SAR_MEAS2_MUX": {
              "offset": "0x34",
              "size": 32,
              "description": "configure saradc2 controller"
            },
            "SAR_ATTEN2": {
              "offset": "0x38",
              "size": 32,
              "description": "configure saradc2 controller"
            },
            "SAR_POWER_XPD_SAR": {
              "offset": "0x3C",
              "size": 32,
              "description": "configure power of saradc"
            },
            "SAR_SLAVE_ADDR1": {
              "offset": "0x40",
              "size": 32,
              "description": "configure i2c slave address"
            },
            "SAR_SLAVE_ADDR2": {
              "offset": "0x44",
              "size": 32,
              "description": "configure i2c slave address"
            },
            "SAR_SLAVE_ADDR3": {
              "offset": "0x48",
              "size": 32,
              "description": "configure i2c slave address"
            },
            "SAR_SLAVE_ADDR4": {
              "offset": "0x4C",
              "size": 32,
              "description": "configure i2c slave address"
            },
            "SAR_TSENS_CTRL": {
              "offset": "0x50",
              "size": 32,
              "description": "configure tsens controller"
            },
            "SAR_TSENS_CTRL2": {
              "offset": "0x54",
              "size": 32,
              "description": "configure tsens controller"
            },
            "SAR_I2C_CTRL": {
              "offset": "0x58",
              "size": 32,
              "description": "configure rtc i2c controller by sw"
            },
            "SAR_TOUCH_CONF": {
              "offset": "0x5C",
              "size": 32,
              "description": "configure touch controller"
            },
            "SAR_TOUCH_DENOISE": {
              "offset": "0x60",
              "size": 32,
              "description": "configure touch controller"
            },
            "SAR_TOUCH_THRES1": {
              "offset": "0x64",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_THRES2": {
              "offset": "0x68",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_THRES3": {
              "offset": "0x6C",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_THRES4": {
              "offset": "0x70",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_THRES5": {
              "offset": "0x74",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_THRES6": {
              "offset": "0x78",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_THRES7": {
              "offset": "0x7C",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_THRES8": {
              "offset": "0x80",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_THRES9": {
              "offset": "0x84",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_THRES10": {
              "offset": "0x88",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_THRES11": {
              "offset": "0x8C",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_THRES12": {
              "offset": "0x90",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_THRES13": {
              "offset": "0x94",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_THRES14": {
              "offset": "0x98",
              "size": 32,
              "description": "configure touch thres of touch pad"
            },
            "SAR_TOUCH_CHN_ST": {
              "offset": "0x9C",
              "size": 32,
              "description": "Get touch channel status"
            },
            "SAR_TOUCH_STATUS0": {
              "offset": "0xA0",
              "size": 32,
              "description": "get touch scan status"
            },
            "SAR_TOUCH_STATUS1": {
              "offset": "0xA4",
              "size": 32,
              "description": "touch channel status of touch pad 1"
            },
            "SAR_TOUCH_STATUS2": {
              "offset": "0xA8",
              "size": 32,
              "description": "touch channel status of touch pad 2"
            },
            "SAR_TOUCH_STATUS3": {
              "offset": "0xAC",
              "size": 32,
              "description": "touch channel status of touch pad 3"
            },
            "SAR_TOUCH_STATUS4": {
              "offset": "0xB0",
              "size": 32,
              "description": "touch channel status of touch pad 4"
            },
            "SAR_TOUCH_STATUS5": {
              "offset": "0xB4",
              "size": 32,
              "description": "touch channel status of touch pad 5"
            },
            "SAR_TOUCH_STATUS6": {
              "offset": "0xB8",
              "size": 32,
              "description": "touch channel status of touch pad 6"
            },
            "SAR_TOUCH_STATUS7": {
              "offset": "0xBC",
              "size": 32,
              "description": "touch channel status of touch pad 7"
            },
            "SAR_TOUCH_STATUS8": {
              "offset": "0xC0",
              "size": 32,
              "description": "touch channel status of touch pad 8"
            },
            "SAR_TOUCH_STATUS9": {
              "offset": "0xC4",
              "size": 32,
              "description": "touch channel status of touch pad 9"
            },
            "SAR_TOUCH_STATUS10": {
              "offset": "0xC8",
              "size": 32,
              "description": "touch channel status of touch pad 10"
            },
            "SAR_TOUCH_STATUS11": {
              "offset": "0xCC",
              "size": 32,
              "description": "touch channel status of touch pad 11"
            },
            "SAR_TOUCH_STATUS12": {
              "offset": "0xD0",
              "size": 32,
              "description": "touch channel status of touch pad 12"
            },
            "SAR_TOUCH_STATUS13": {
              "offset": "0xD4",
              "size": 32,
              "description": "touch channel status of touch pad 13"
            },
            "SAR_TOUCH_STATUS14": {
              "offset": "0xD8",
              "size": 32,
              "description": "touch channel status of touch pad 14"
            },
            "SAR_TOUCH_STATUS15": {
              "offset": "0xDC",
              "size": 32,
              "description": "touch channel status of sleep pad"
            },
            "SAR_TOUCH_STATUS16": {
              "offset": "0xE0",
              "size": 32,
              "description": "touch channel status of approach mode"
            },
            "SAR_COCPU_STATE": {
              "offset": "0xE4",
              "size": 32,
              "description": "get cocpu status"
            },
            "SAR_COCPU_INT_RAW": {
              "offset": "0xE8",
              "size": 32,
              "description": "the interrupt raw of ulp"
            },
            "SAR_COCPU_INT_ENA": {
              "offset": "0xEC",
              "size": 32,
              "description": "the interrupt enable of ulp"
            },
            "SAR_COCPU_INT_ST": {
              "offset": "0xF0",
              "size": 32,
              "description": "the interrupt state of ulp"
            },
            "SAR_COCPU_INT_CLR": {
              "offset": "0xF4",
              "size": 32,
              "description": "the interrupt clear of ulp"
            },
            "SAR_COCPU_DEBUG": {
              "offset": "0xF8",
              "size": 32,
              "description": "Ulp-riscv debug signal"
            },
            "SAR_HALL_CTRL": {
              "offset": "0xFC",
              "size": 32,
              "description": "no public"
            },
            "SAR_NOUSE": {
              "offset": "0x100",
              "size": 32,
              "description": "no public"
            },
            "SAR_PERI_CLK_GATE_CONF": {
              "offset": "0x104",
              "size": 32,
              "description": "the peri clock gate of rtc  peri"
            },
            "SAR_PERI_RESET_CONF": {
              "offset": "0x108",
              "size": 32,
              "description": "the peri reset of rtc  peri"
            },
            "SAR_COCPU_INT_ENA_W1TS": {
              "offset": "0x10C",
              "size": 32,
              "description": "the interrupt enable of ulp"
            },
            "SAR_COCPU_INT_ENA_W1TC": {
              "offset": "0x110",
              "size": 32,
              "description": "the interrupt enable clear of ulp"
            },
            "SAR_DEBUG_CONF": {
              "offset": "0x114",
              "size": 32,
              "description": "rtc peri debug configure"
            },
            "SAR_SARDATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "version"
            }
          },
          "bits": {
            "SAR_READER1_CTRL": {
              "SAR_SAR1_CLK_DIV": {
                "bit": 0,
                "description": "clock divider",
                "width": 8
              },
              "SAR_SAR1_CLK_GATED": {
                "bit": 18,
                "description": "no public"
              },
              "SAR_SAR1_SAMPLE_NUM": {
                "bit": 19,
                "description": "no public",
                "width": 8
              },
              "SAR_SAR1_DATA_INV": {
                "bit": 28,
                "description": "Invert SAR ADC1 data"
              },
              "SAR_SAR1_INT_EN": {
                "bit": 29,
                "description": "enable saradc1 to send out interrupt"
              }
            },
            "SAR_READER1_STATUS": {
              "SAR_SAR1_READER_STATUS": {
                "bit": 0,
                "description": "get saradc1 reader controller status",
                "width": 32
              }
            },
            "SAR_MEAS1_CTRL1": {
              "FORCE_XPD_AMP": {
                "bit": 24,
                "description": "no public",
                "width": 2
              },
              "AMP_RST_FB_FORCE": {
                "bit": 26,
                "description": "no public",
                "width": 2
              },
              "AMP_SHORT_REF_FORCE": {
                "bit": 28,
                "description": "no public",
                "width": 2
              },
              "AMP_SHORT_REF_GND_FORCE": {
                "bit": 30,
                "description": "no public",
                "width": 2
              }
            },
            "SAR_MEAS1_CTRL2": {
              "MEAS1_DATA_SAR": {
                "bit": 0,
                "description": "SAR ADC1 data",
                "width": 16
              },
              "MEAS1_DONE_SAR": {
                "bit": 16,
                "description": "SAR ADC1 conversion done indication"
              },
              "MEAS1_START_SAR": {
                "bit": 17,
                "description": "SAR ADC1 controller (in RTC) starts conversion"
              },
              "MEAS1_START_FORCE": {
                "bit": 18,
                "description": "1: SAR ADC1 controller (in RTC) is started by SW"
              },
              "SAR1_EN_PAD": {
                "bit": 19,
                "description": "SAR ADC1 pad enable bitmap",
                "width": 12
              },
              "SAR1_EN_PAD_FORCE": {
                "bit": 31,
                "description": "1: SAR ADC1 pad enable bitmap is controlled by SW"
              }
            },
            "SAR_MEAS1_MUX": {
              "SAR1_DIG_FORCE": {
                "bit": 31,
                "description": "1: SAR ADC1 controlled by DIG ADC1 CTRL"
              }
            },
            "SAR_ATTEN1": {
              "SAR1_ATTEN": {
                "bit": 0,
                "description": "2-bit attenuation for each pad",
                "width": 32
              }
            },
            "SAR_AMP_CTRL1": {
              "SAR_AMP_WAIT1": {
                "bit": 0,
                "description": "no public",
                "width": 16
              },
              "SAR_AMP_WAIT2": {
                "bit": 16,
                "description": "no public",
                "width": 16
              }
            },
            "SAR_AMP_CTRL2": {
              "SAR_SAR1_DAC_XPD_FSM_IDLE": {
                "bit": 0,
                "description": "no public"
              },
              "SAR_XPD_SAR_AMP_FSM_IDLE": {
                "bit": 1,
                "description": "no public"
              },
              "SAR_AMP_RST_FB_FSM_IDLE": {
                "bit": 2,
                "description": "no public"
              },
              "SAR_AMP_SHORT_REF_FSM_IDLE": {
                "bit": 3,
                "description": "no public"
              },
              "SAR_AMP_SHORT_REF_GND_FSM_IDLE": {
                "bit": 4,
                "description": "no public"
              },
              "SAR_XPD_SAR_FSM_IDLE": {
                "bit": 5,
                "description": "no public"
              },
              "SAR_RSTB_FSM_IDLE": {
                "bit": 6,
                "description": "no public"
              },
              "SAR_AMP_WAIT3": {
                "bit": 16,
                "description": "no public",
                "width": 16
              }
            },
            "SAR_AMP_CTRL3": {
              "SAR1_DAC_XPD_FSM": {
                "bit": 0,
                "description": "no public",
                "width": 4
              },
              "XPD_SAR_AMP_FSM": {
                "bit": 4,
                "description": "no public",
                "width": 4
              },
              "AMP_RST_FB_FSM": {
                "bit": 8,
                "description": "no public",
                "width": 4
              },
              "AMP_SHORT_REF_FSM": {
                "bit": 12,
                "description": "no public",
                "width": 4
              },
              "AMP_SHORT_REF_GND_FSM": {
                "bit": 16,
                "description": "no public",
                "width": 4
              },
              "XPD_SAR_FSM": {
                "bit": 20,
                "description": "no public",
                "width": 4
              },
              "RSTB_FSM": {
                "bit": 24,
                "description": "no public",
                "width": 4
              }
            },
            "SAR_READER2_CTRL": {
              "SAR_SAR2_CLK_DIV": {
                "bit": 0,
                "description": "clock divider",
                "width": 8
              },
              "SAR_SAR2_WAIT_ARB_CYCLE": {
                "bit": 16,
                "description": "wait arbit stable after sar_done",
                "width": 2
              },
              "SAR_SAR2_CLK_GATED": {
                "bit": 18,
                "description": "******* Description ***********"
              },
              "SAR_SAR2_SAMPLE_NUM": {
                "bit": 19,
                "description": "******* Description ***********",
                "width": 8
              },
              "SAR_SAR2_DATA_INV": {
                "bit": 29,
                "description": "Invert SAR ADC2 data"
              },
              "SAR_SAR2_INT_EN": {
                "bit": 30,
                "description": "enable saradc2 to send out interrupt"
              }
            },
            "SAR_READER2_STATUS": {
              "SAR_SAR2_READER_STATUS": {
                "bit": 0,
                "description": "get saradc1 reader controller status",
                "width": 32
              }
            },
            "SAR_MEAS2_CTRL1": {
              "SAR_SAR2_CNTL_STATE": {
                "bit": 0,
                "description": "saradc2_cntl_fsm",
                "width": 3
              },
              "SAR_SAR2_PWDET_CAL_EN": {
                "bit": 3,
                "description": "rtc control pwdet enable"
              },
              "SAR_SAR2_PKDET_CAL_EN": {
                "bit": 4,
                "description": "rtc control pkdet enable"
              },
              "SAR_SAR2_EN_TEST": {
                "bit": 5,
                "description": "SAR2_EN_TEST"
              },
              "SAR_SAR2_RSTB_FORCE": {
                "bit": 6,
                "description": "no public",
                "width": 2
              },
              "SAR_SAR2_STANDBY_WAIT": {
                "bit": 8,
                "description": "no public",
                "width": 8
              },
              "SAR_SAR2_RSTB_WAIT": {
                "bit": 16,
                "description": "no public",
                "width": 8
              },
              "SAR_SAR2_XPD_WAIT": {
                "bit": 24,
                "description": "no public",
                "width": 8
              }
            },
            "SAR_MEAS2_CTRL2": {
              "MEAS2_DATA_SAR": {
                "bit": 0,
                "description": "SAR ADC2 data",
                "width": 16
              },
              "MEAS2_DONE_SAR": {
                "bit": 16,
                "description": "SAR ADC2 conversion done indication"
              },
              "MEAS2_START_SAR": {
                "bit": 17,
                "description": "SAR ADC2 controller (in RTC) starts conversion"
              },
              "MEAS2_START_FORCE": {
                "bit": 18,
                "description": "1: SAR ADC2 controller (in RTC) is started by SW"
              },
              "SAR2_EN_PAD": {
                "bit": 19,
                "description": "SAR ADC2 pad enable bitmap",
                "width": 12
              },
              "SAR2_EN_PAD_FORCE": {
                "bit": 31,
                "description": "1: SAR ADC2 pad enable bitmap is controlled by SW"
              }
            },
            "SAR_MEAS2_MUX": {
              "SAR2_PWDET_CCT": {
                "bit": 28,
                "description": "SAR2_PWDET_CCT",
                "width": 3
              },
              "SAR2_RTC_FORCE": {
                "bit": 31,
                "description": "in sleep, force to use rtc to control ADC"
              }
            },
            "SAR_ATTEN2": {
              "SAR2_ATTEN": {
                "bit": 0,
                "description": "2-bit attenuation for each pad",
                "width": 32
              }
            },
            "SAR_POWER_XPD_SAR": {
              "FORCE_XPD_SAR": {
                "bit": 29,
                "description": "force power on/off saradc",
                "width": 2
              },
              "SARCLK_EN": {
                "bit": 31,
                "description": "no public"
              }
            },
            "SAR_SLAVE_ADDR1": {
              "SAR_I2C_SLAVE_ADDR1": {
                "bit": 0,
                "description": "configure i2c slave address1",
                "width": 11
              },
              "SAR_I2C_SLAVE_ADDR0": {
                "bit": 11,
                "description": "configure i2c slave address0",
                "width": 11
              },
              "SAR_SARADC_MEAS_STATUS": {
                "bit": 22,
                "description": "no public",
                "width": 8
              }
            },
            "SAR_SLAVE_ADDR2": {
              "SAR_I2C_SLAVE_ADDR3": {
                "bit": 0,
                "description": "configure i2c slave address3",
                "width": 11
              },
              "SAR_I2C_SLAVE_ADDR2": {
                "bit": 11,
                "description": "configure i2c slave address2",
                "width": 11
              }
            },
            "SAR_SLAVE_ADDR3": {
              "SAR_I2C_SLAVE_ADDR5": {
                "bit": 0,
                "description": "configure i2c slave address5",
                "width": 11
              },
              "SAR_I2C_SLAVE_ADDR4": {
                "bit": 11,
                "description": "configure i2c slave address4",
                "width": 11
              }
            },
            "SAR_SLAVE_ADDR4": {
              "SAR_I2C_SLAVE_ADDR7": {
                "bit": 0,
                "description": "configure i2c slave address7",
                "width": 11
              },
              "SAR_I2C_SLAVE_ADDR6": {
                "bit": 11,
                "description": "configure i2c slave address6",
                "width": 11
              }
            },
            "SAR_TSENS_CTRL": {
              "SAR_TSENS_OUT": {
                "bit": 0,
                "description": "temperature sensor data out",
                "width": 8
              },
              "SAR_TSENS_READY": {
                "bit": 8,
                "description": "indicate temperature sensor out ready"
              },
              "SAR_TSENS_INT_EN": {
                "bit": 12,
                "description": "enable temperature sensor to send out interrupt"
              },
              "SAR_TSENS_IN_INV": {
                "bit": 13,
                "description": "invert temperature sensor data"
              },
              "SAR_TSENS_CLK_DIV": {
                "bit": 14,
                "description": "temperature sensor clock divider",
                "width": 8
              },
              "SAR_TSENS_POWER_UP": {
                "bit": 22,
                "description": "temperature sensor power up"
              },
              "SAR_TSENS_POWER_UP_FORCE": {
                "bit": 23,
                "description": "1: dump out & power up controlled by SW 0: by FSM"
              },
              "SAR_TSENS_DUMP_OUT": {
                "bit": 24,
                "description": "temperature sensor dump out only active when reg_tsens_power_up_force = 1"
              }
            },
            "SAR_TSENS_CTRL2": {
              "SAR_TSENS_XPD_WAIT": {
                "bit": 0,
                "description": "no public",
                "width": 12
              },
              "SAR_TSENS_XPD_FORCE": {
                "bit": 12,
                "description": "no public",
                "width": 2
              },
              "SAR_TSENS_CLK_INV": {
                "bit": 14,
                "description": "no public"
              }
            },
            "SAR_I2C_CTRL": {
              "SAR_I2C_CTRL": {
                "bit": 0,
                "description": "I2C control data  only active when reg_sar_i2c_start_force = 1",
                "width": 28
              },
              "SAR_I2C_START": {
                "bit": 28,
                "description": "start I2C  only active when reg_sar_i2c_start_force = 1"
              },
              "SAR_I2C_START_FORCE": {
                "bit": 29,
                "description": "1: I2C started by SW  0: I2C started by FSM"
              }
            },
            "SAR_TOUCH_CONF": {
              "SAR_TOUCH_OUTEN": {
                "bit": 0,
                "description": "touch controller output enable",
                "width": 15
              },
              "SAR_TOUCH_STATUS_CLR": {
                "bit": 15,
                "description": "clear all touch active status"
              },
              "SAR_TOUCH_DATA_SEL": {
                "bit": 16,
                "description": "3: smooth data 2: baseline 1,0: raw_data",
                "width": 2
              },
              "SAR_TOUCH_DENOISE_END": {
                "bit": 18,
                "description": "touch_denoise_done"
              },
              "SAR_TOUCH_UNIT_END": {
                "bit": 19,
                "description": "touch_unit_done"
              },
              "SAR_TOUCH_APPROACH_PAD2": {
                "bit": 20,
                "description": "indicate which pad is approach pad2",
                "width": 4
              },
              "SAR_TOUCH_APPROACH_PAD1": {
                "bit": 24,
                "description": "indicate which pad is approach pad1",
                "width": 4
              },
              "SAR_TOUCH_APPROACH_PAD0": {
                "bit": 28,
                "description": "indicate which pad is approach pad0",
                "width": 4
              }
            },
            "SAR_TOUCH_DENOISE": {
              "DATA": {
                "bit": 0,
                "description": "configure touch controller",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES1": {
              "SAR_TOUCH_OUT_TH1": {
                "bit": 0,
                "description": "Finger threshold for touch pad 1",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES2": {
              "SAR_TOUCH_OUT_TH2": {
                "bit": 0,
                "description": "Finger threshold for touch pad 2",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES3": {
              "SAR_TOUCH_OUT_TH3": {
                "bit": 0,
                "description": "Finger threshold for touch pad 3",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES4": {
              "SAR_TOUCH_OUT_TH4": {
                "bit": 0,
                "description": "Finger threshold for touch pad 4",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES5": {
              "SAR_TOUCH_OUT_TH5": {
                "bit": 0,
                "description": "Finger threshold for touch pad 5",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES6": {
              "SAR_TOUCH_OUT_TH6": {
                "bit": 0,
                "description": "Finger threshold for touch pad 6",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES7": {
              "SAR_TOUCH_OUT_TH7": {
                "bit": 0,
                "description": "Finger threshold for touch pad 7",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES8": {
              "SAR_TOUCH_OUT_TH8": {
                "bit": 0,
                "description": "Finger threshold for touch pad 8",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES9": {
              "SAR_TOUCH_OUT_TH9": {
                "bit": 0,
                "description": "Finger threshold for touch pad 9",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES10": {
              "SAR_TOUCH_OUT_TH10": {
                "bit": 0,
                "description": "Finger threshold for touch pad 10",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES11": {
              "SAR_TOUCH_OUT_TH11": {
                "bit": 0,
                "description": "Finger threshold for touch pad 11",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES12": {
              "SAR_TOUCH_OUT_TH12": {
                "bit": 0,
                "description": "Finger threshold for touch pad 12",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES13": {
              "SAR_TOUCH_OUT_TH13": {
                "bit": 0,
                "description": "Finger threshold for touch pad 13",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES14": {
              "SAR_TOUCH_OUT_TH14": {
                "bit": 0,
                "description": "Finger threshold for touch pad 14",
                "width": 22
              }
            },
            "SAR_TOUCH_CHN_ST": {
              "SAR_TOUCH_PAD_ACTIVE": {
                "bit": 0,
                "description": "touch active status",
                "width": 15
              },
              "SAR_TOUCH_CHANNEL_CLR": {
                "bit": 15,
                "description": "Clear touch channel",
                "width": 15
              },
              "SAR_TOUCH_MEAS_DONE": {
                "bit": 31,
                "description": "get touch meas done"
              }
            },
            "SAR_TOUCH_STATUS0": {
              "SAR_TOUCH_SCAN_CURR": {
                "bit": 22,
                "description": "current sample channel",
                "width": 4
              }
            },
            "SAR_TOUCH_STATUS1": {
              "SAR_TOUCH_PAD1_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 1",
                "width": 22
              },
              "SAR_TOUCH_PAD1_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 1",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS2": {
              "SAR_TOUCH_PAD2_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 2",
                "width": 22
              },
              "SAR_TOUCH_PAD2_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 2",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS3": {
              "SAR_TOUCH_PAD3_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 3",
                "width": 22
              },
              "SAR_TOUCH_PAD3_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 3",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS4": {
              "SAR_TOUCH_PAD4_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 4",
                "width": 22
              },
              "SAR_TOUCH_PAD4_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 4",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS5": {
              "SAR_TOUCH_PAD5_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 5",
                "width": 22
              },
              "SAR_TOUCH_PAD5_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 5",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS6": {
              "SAR_TOUCH_PAD6_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 6",
                "width": 22
              },
              "SAR_TOUCH_PAD6_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 6",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS7": {
              "SAR_TOUCH_PAD7_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 7",
                "width": 22
              },
              "SAR_TOUCH_PAD7_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 7",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS8": {
              "SAR_TOUCH_PAD8_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 8",
                "width": 22
              },
              "SAR_TOUCH_PAD8_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 8",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS9": {
              "SAR_TOUCH_PAD9_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 9",
                "width": 22
              },
              "SAR_TOUCH_PAD9_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 9",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS10": {
              "SAR_TOUCH_PAD10_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 10",
                "width": 22
              },
              "SAR_TOUCH_PAD10_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 10",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS11": {
              "SAR_TOUCH_PAD11_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 11",
                "width": 22
              },
              "SAR_TOUCH_PAD11_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 11",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS12": {
              "SAR_TOUCH_PAD12_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 12",
                "width": 22
              },
              "SAR_TOUCH_PAD12_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 12",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS13": {
              "SAR_TOUCH_PAD13_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 13",
                "width": 22
              },
              "SAR_TOUCH_PAD13_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 13",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS14": {
              "SAR_TOUCH_PAD14_DATA": {
                "bit": 0,
                "description": "touch data debounce of touch pad 14",
                "width": 22
              },
              "SAR_TOUCH_PAD14_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of touch pad 14",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS15": {
              "SAR_TOUCH_SLP_DATA": {
                "bit": 0,
                "description": "touch data debounce of sleep pad",
                "width": 22
              },
              "SAR_TOUCH_SLP_DEBOUNCE": {
                "bit": 29,
                "description": "touch current debounce of sleep pad",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS16": {
              "SAR_TOUCH_APPROACH_PAD2_CNT": {
                "bit": 0,
                "description": "touch current approach count of approach pad2",
                "width": 8
              },
              "SAR_TOUCH_APPROACH_PAD1_CNT": {
                "bit": 8,
                "description": "touch current approach count of approach pad1",
                "width": 8
              },
              "SAR_TOUCH_APPROACH_PAD0_CNT": {
                "bit": 16,
                "description": "touch current approach count of approach pad0",
                "width": 8
              },
              "SAR_TOUCH_SLP_APPROACH_CNT": {
                "bit": 24,
                "description": "touch current approach count of slp pad",
                "width": 8
              }
            },
            "SAR_COCPU_STATE": {
              "SAR_COCPU_DBG_TRIGGER": {
                "bit": 25,
                "description": "trigger cocpu debug registers"
              },
              "SAR_COCPU_CLK_EN_ST": {
                "bit": 26,
                "description": "check cocpu whether clk on"
              },
              "SAR_COCPU_RESET_N": {
                "bit": 27,
                "description": "check cocpu whether in reset state"
              },
              "SAR_COCPU_EOI": {
                "bit": 28,
                "description": "check cocpu whether in interrupt state"
              },
              "SAR_COCPU_TRAP": {
                "bit": 29,
                "description": "check cocpu whether in trap state"
              },
              "SAR_COCPU_EBREAK": {
                "bit": 30,
                "description": "check cocpu whether in ebreak"
              }
            },
            "SAR_COCPU_INT_RAW": {
              "SAR_COCPU_TOUCH_DONE_INT_RAW": {
                "bit": 0,
                "description": "int from touch done"
              },
              "SAR_COCPU_TOUCH_INACTIVE_INT_RAW": {
                "bit": 1,
                "description": "int from touch inactive"
              },
              "SAR_COCPU_TOUCH_ACTIVE_INT_RAW": {
                "bit": 2,
                "description": "int from touch active"
              },
              "SAR_COCPU_SARADC1_INT_RAW": {
                "bit": 3,
                "description": "int from saradc1"
              },
              "SAR_COCPU_SARADC2_INT_RAW": {
                "bit": 4,
                "description": "int from saradc2"
              },
              "SAR_COCPU_TSENS_INT_RAW": {
                "bit": 5,
                "description": "int from tsens"
              },
              "SAR_COCPU_START_INT_RAW": {
                "bit": 6,
                "description": "int from start"
              },
              "SAR_COCPU_SW_INT_RAW": {
                "bit": 7,
                "description": "int from software"
              },
              "SAR_COCPU_SWD_INT_RAW": {
                "bit": 8,
                "description": "int from super watch dog"
              },
              "SAR_COCPU_TOUCH_TIMEOUT_INT_RAW": {
                "bit": 9,
                "description": "int from timeout done"
              },
              "SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_RAW": {
                "bit": 10,
                "description": "int from approach loop done"
              },
              "SAR_COCPU_TOUCH_SCAN_DONE_INT_RAW": {
                "bit": 11,
                "description": "int from touch scan done"
              }
            },
            "SAR_COCPU_INT_ENA": {
              "SAR_COCPU_TOUCH_DONE_INT_ENA": {
                "bit": 0,
                "description": "int enable of touch done"
              },
              "SAR_COCPU_TOUCH_INACTIVE_INT_ENA": {
                "bit": 1,
                "description": "int enable of from touch inactive"
              },
              "SAR_COCPU_TOUCH_ACTIVE_INT_ENA": {
                "bit": 2,
                "description": "int enable of touch active"
              },
              "SAR_COCPU_SARADC1_INT_ENA": {
                "bit": 3,
                "description": "int enable of from saradc1"
              },
              "SAR_COCPU_SARADC2_INT_ENA": {
                "bit": 4,
                "description": "int enable of from saradc2"
              },
              "SAR_COCPU_TSENS_INT_ENA": {
                "bit": 5,
                "description": "int enable of tsens"
              },
              "SAR_COCPU_START_INT_ENA": {
                "bit": 6,
                "description": "int enable of start"
              },
              "SAR_COCPU_SW_INT_ENA": {
                "bit": 7,
                "description": "int enable of  software"
              },
              "SAR_COCPU_SWD_INT_ENA": {
                "bit": 8,
                "description": "int enable of super watch dog"
              },
              "SAR_COCPU_TOUCH_TIMEOUT_INT_ENA": {
                "bit": 9,
                "description": "int enable of timeout done"
              },
              "SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_ENA": {
                "bit": 10,
                "description": "int enable of approach loop done"
              },
              "SAR_COCPU_TOUCH_SCAN_DONE_INT_ENA": {
                "bit": 11,
                "description": "int enable of touch scan done"
              }
            },
            "SAR_COCPU_INT_ST": {
              "SAR_COCPU_TOUCH_DONE_INT_ST": {
                "bit": 0,
                "description": "int state of touch done"
              },
              "SAR_COCPU_TOUCH_INACTIVE_INT_ST": {
                "bit": 1,
                "description": "int state of from touch inactive"
              },
              "SAR_COCPU_TOUCH_ACTIVE_INT_ST": {
                "bit": 2,
                "description": "int state of touch active"
              },
              "SAR_COCPU_SARADC1_INT_ST": {
                "bit": 3,
                "description": "int state of from saradc1"
              },
              "SAR_COCPU_SARADC2_INT_ST": {
                "bit": 4,
                "description": "int state of from saradc2"
              },
              "SAR_COCPU_TSENS_INT_ST": {
                "bit": 5,
                "description": "int state of tsens"
              },
              "SAR_COCPU_START_INT_ST": {
                "bit": 6,
                "description": "int state of start"
              },
              "SAR_COCPU_SW_INT_ST": {
                "bit": 7,
                "description": "int state of  software"
              },
              "SAR_COCPU_SWD_INT_ST": {
                "bit": 8,
                "description": "int state of super watch dog"
              },
              "SAR_COCPU_TOUCH_TIMEOUT_INT_ST": {
                "bit": 9,
                "description": "int state of timeout done"
              },
              "SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_ST": {
                "bit": 10,
                "description": "int state of approach loop done"
              },
              "SAR_COCPU_TOUCH_SCAN_DONE_INT_ST": {
                "bit": 11,
                "description": "int state of touch scan done"
              }
            },
            "SAR_COCPU_INT_CLR": {
              "SAR_COCPU_TOUCH_DONE_INT_CLR": {
                "bit": 0,
                "description": "int clear of touch done"
              },
              "SAR_COCPU_TOUCH_INACTIVE_INT_CLR": {
                "bit": 1,
                "description": "int clear of from touch inactive"
              },
              "SAR_COCPU_TOUCH_ACTIVE_INT_CLR": {
                "bit": 2,
                "description": "int clear of touch active"
              },
              "SAR_COCPU_SARADC1_INT_CLR": {
                "bit": 3,
                "description": "int clear of from saradc1"
              },
              "SAR_COCPU_SARADC2_INT_CLR": {
                "bit": 4,
                "description": "int clear of from saradc2"
              },
              "SAR_COCPU_TSENS_INT_CLR": {
                "bit": 5,
                "description": "int clear of tsens"
              },
              "SAR_COCPU_START_INT_CLR": {
                "bit": 6,
                "description": "int clear of start"
              },
              "SAR_COCPU_SW_INT_CLR": {
                "bit": 7,
                "description": "int clear of  software"
              },
              "SAR_COCPU_SWD_INT_CLR": {
                "bit": 8,
                "description": "int clear of super watch dog"
              },
              "SAR_COCPU_TOUCH_TIMEOUT_INT_CLR": {
                "bit": 9,
                "description": "int clear of timeout done"
              },
              "SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_CLR": {
                "bit": 10,
                "description": "int clear of approach loop done"
              },
              "SAR_COCPU_TOUCH_SCAN_DONE_INT_CLR": {
                "bit": 11,
                "description": "int clear of touch scan done"
              }
            },
            "SAR_COCPU_DEBUG": {
              "SAR_COCPU_PC": {
                "bit": 0,
                "description": "cocpu Program counter",
                "width": 13
              },
              "SAR_COCPU_MEM_VLD": {
                "bit": 13,
                "description": "cocpu mem valid output"
              },
              "SAR_COCPU_MEM_RDY": {
                "bit": 14,
                "description": "cocpu mem ready input"
              },
              "SAR_COCPU_MEM_WEN": {
                "bit": 15,
                "description": "cocpu mem write enable output",
                "width": 4
              },
              "SAR_COCPU_MEM_ADDR": {
                "bit": 19,
                "description": "cocpu mem address output",
                "width": 13
              }
            },
            "SAR_HALL_CTRL": {
              "XPD_HALL": {
                "bit": 28,
                "description": "Power on hall sensor and connect to VP and VN"
              },
              "XPD_HALL_FORCE": {
                "bit": 29,
                "description": "1: XPD HALL is controlled by SW. 0: XPD HALL is controlled by FSM in ULP-coprocessor"
              },
              "HALL_PHASE": {
                "bit": 30,
                "description": "Reverse phase of hall sensor"
              },
              "HALL_PHASE_FORCE": {
                "bit": 31,
                "description": "1: HALL PHASE is controlled by SW  0: HALL PHASE is controlled by FSM in ULP-coprocessor"
              }
            },
            "SAR_NOUSE": {
              "SAR_NOUSE": {
                "bit": 0,
                "description": "no public",
                "width": 32
              }
            },
            "SAR_PERI_CLK_GATE_CONF": {
              "RTC_I2C_CLK_EN": {
                "bit": 27,
                "description": "enable rtc i2c clock"
              },
              "TSENS_CLK_EN": {
                "bit": 29,
                "description": "enable tsens clock"
              },
              "SARADC_CLK_EN": {
                "bit": 30,
                "description": "enbale saradc clock"
              },
              "IOMUX_CLK_EN": {
                "bit": 31,
                "description": "enable io_mux clock"
              }
            },
            "SAR_PERI_RESET_CONF": {
              "SAR_COCPU_RESET": {
                "bit": 25,
                "description": "enable ulp-riscv reset"
              },
              "SAR_RTC_I2C_RESET": {
                "bit": 27,
                "description": "Reserved."
              },
              "SAR_TSENS_RESET": {
                "bit": 29,
                "description": "enbale saradc reset"
              },
              "SAR_SARADC_RESET": {
                "bit": 30,
                "description": "enable io_mux reset"
              }
            },
            "SAR_COCPU_INT_ENA_W1TS": {
              "SAR_COCPU_TOUCH_DONE_INT_ENA_W1TS": {
                "bit": 0,
                "description": "int enable of touch done"
              },
              "SAR_COCPU_TOUCH_INACTIVE_INT_ENA_W1TS": {
                "bit": 1,
                "description": "int enable of from touch inactive"
              },
              "SAR_COCPU_TOUCH_ACTIVE_INT_ENA_W1TS": {
                "bit": 2,
                "description": "int enable of touch active"
              },
              "SAR_COCPU_SARADC1_INT_ENA_W1TS": {
                "bit": 3,
                "description": "int enable of from saradc1"
              },
              "SAR_COCPU_SARADC2_INT_ENA_W1TS": {
                "bit": 4,
                "description": "int enable of from saradc2"
              },
              "SAR_COCPU_TSENS_INT_ENA_W1TS": {
                "bit": 5,
                "description": "int enable of tsens"
              },
              "SAR_COCPU_START_INT_ENA_W1TS": {
                "bit": 6,
                "description": "int enable of start"
              },
              "SAR_COCPU_SW_INT_ENA_W1TS": {
                "bit": 7,
                "description": "int enable of  software"
              },
              "SAR_COCPU_SWD_INT_ENA_W1TS": {
                "bit": 8,
                "description": "int enable of super watch dog"
              },
              "SAR_COCPU_TOUCH_TIMEOUT_INT_ENA_W1TS": {
                "bit": 9,
                "description": "int enable of timeout done"
              },
              "SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TS": {
                "bit": 10,
                "description": "int enable of approach loop done"
              },
              "SAR_COCPU_TOUCH_SCAN_DONE_INT_ENA_W1TS": {
                "bit": 11,
                "description": "int enable of touch scan done"
              }
            },
            "SAR_COCPU_INT_ENA_W1TC": {
              "SAR_COCPU_TOUCH_DONE_INT_ENA_W1TC": {
                "bit": 0,
                "description": "Clear int enable of touch done"
              },
              "SAR_COCPU_TOUCH_INACTIVE_INT_ENA_W1TC": {
                "bit": 1,
                "description": "Clear int enable of from touch inactive"
              },
              "SAR_COCPU_TOUCH_ACTIVE_INT_ENA_W1TC": {
                "bit": 2,
                "description": "Clear int enable of touch active"
              },
              "SAR_COCPU_SARADC1_INT_ENA_W1TC": {
                "bit": 3,
                "description": "Clear int enable of from saradc1"
              },
              "SAR_COCPU_SARADC2_INT_ENA_W1TC": {
                "bit": 4,
                "description": "Clear int enable of from saradc2"
              },
              "SAR_COCPU_TSENS_INT_ENA_W1TC": {
                "bit": 5,
                "description": "Clear int enable of tsens"
              },
              "SAR_COCPU_START_INT_ENA_W1TC": {
                "bit": 6,
                "description": "Clear int enable of start"
              },
              "SAR_COCPU_SW_INT_ENA_W1TC": {
                "bit": 7,
                "description": "Clear int enable of  software"
              },
              "SAR_COCPU_SWD_INT_ENA_W1TC": {
                "bit": 8,
                "description": "Clear int enable of super watch dog"
              },
              "SAR_COCPU_TOUCH_TIMEOUT_INT_ENA_W1TC": {
                "bit": 9,
                "description": "Clear int enable of timeout done"
              },
              "SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TC": {
                "bit": 10,
                "description": "Clear int enable of approach loop done"
              },
              "SAR_COCPU_TOUCH_SCAN_DONE_INT_ENA_W1TC": {
                "bit": 11,
                "description": "Clear int enable of touch scan done"
              }
            },
            "SAR_DEBUG_CONF": {
              "SAR_DEBUG_BIT_SEL": {
                "bit": 0,
                "description": "no public",
                "width": 5
              }
            },
            "SAR_SARDATE": {
              "SAR_DATE": {
                "bit": 0,
                "description": "version",
                "width": 28
              }
            }
          }
        },
        "SENSITIVE": {
          "instances": [
            {
              "name": "SENSITIVE",
              "base": "0x600C1000"
            }
          ],
          "registers": {
            "CACHE_DATAARRAY_CONNECT_0": {
              "offset": "0x00",
              "size": 32,
              "description": "Cache data array configuration register 0."
            },
            "CACHE_DATAARRAY_CONNECT_1": {
              "offset": "0x04",
              "size": 32,
              "description": "Cache data array configuration register 1."
            },
            "APB_PERIPHERAL_ACCESS_0": {
              "offset": "0x08",
              "size": 32,
              "description": "APB peripheral configuration register 0."
            },
            "APB_PERIPHERAL_ACCESS_1": {
              "offset": "0x0C",
              "size": 32,
              "description": "APB peripheral configuration register 1."
            },
            "INTERNAL_SRAM_USAGE_0": {
              "offset": "0x10",
              "size": 32,
              "description": "Internal SRAM configuration register 0."
            },
            "INTERNAL_SRAM_USAGE_1": {
              "offset": "0x14",
              "size": 32,
              "description": "Internal SRAM configuration register 1."
            },
            "INTERNAL_SRAM_USAGE_2": {
              "offset": "0x18",
              "size": 32,
              "description": "Internal SRAM configuration register 2."
            },
            "INTERNAL_SRAM_USAGE_3": {
              "offset": "0x1C",
              "size": 32,
              "description": "Internal SRAM configuration register 3."
            },
            "INTERNAL_SRAM_USAGE_4": {
              "offset": "0x20",
              "size": 32,
              "description": "Internal SRAM configuration register 4."
            },
            "RETENTION_DISABLE": {
              "offset": "0x24",
              "size": 32,
              "description": "Retention configuration register."
            },
            "CACHE_TAG_ACCESS_0": {
              "offset": "0x28",
              "size": 32,
              "description": "Cache tag configuration register 0."
            },
            "CACHE_TAG_ACCESS_1": {
              "offset": "0x2C",
              "size": 32,
              "description": "Cache tag configuration register 1."
            },
            "CACHE_MMU_ACCESS_0": {
              "offset": "0x30",
              "size": 32,
              "description": "Cache MMU configuration register 0."
            },
            "CACHE_MMU_ACCESS_1": {
              "offset": "0x34",
              "size": 32,
              "description": "Cache MMU configuration register 1."
            },
            "DMA_APBPERI_SPI2_PMS_CONSTRAIN_0": {
              "offset": "0x38",
              "size": 32,
              "description": "spi2 dma permission configuration register 0."
            },
            "DMA_APBPERI_SPI2_PMS_CONSTRAIN_1": {
              "offset": "0x3C",
              "size": 32,
              "description": "spi2 dma permission configuration register 1."
            },
            "DMA_APBPERI_SPI3_PMS_CONSTRAIN_0": {
              "offset": "0x40",
              "size": 32,
              "description": "spi3 dma permission configuration register 0."
            },
            "DMA_APBPERI_SPI3_PMS_CONSTRAIN_1": {
              "offset": "0x44",
              "size": 32,
              "description": "spi3 dma permission configuration register 1."
            },
            "DMA_APBPERI_UHCI0_PMS_CONSTRAIN_0": {
              "offset": "0x48",
              "size": 32,
              "description": "uhci0 dma permission configuration register 0."
            },
            "DMA_APBPERI_UHCI0_PMS_CONSTRAIN_1": {
              "offset": "0x4C",
              "size": 32,
              "description": "uhci0 dma permission configuration register 1."
            },
            "DMA_APBPERI_I2S0_PMS_CONSTRAIN_0": {
              "offset": "0x50",
              "size": 32,
              "description": "i2s0 dma permission configuration register 0."
            },
            "DMA_APBPERI_I2S0_PMS_CONSTRAIN_1": {
              "offset": "0x54",
              "size": 32,
              "description": "i2s0 dma permission configuration register 1."
            },
            "DMA_APBPERI_I2S1_PMS_CONSTRAIN_0": {
              "offset": "0x58",
              "size": 32,
              "description": "i2s1 dma permission configuration register 0."
            },
            "DMA_APBPERI_I2S1_PMS_CONSTRAIN_1": {
              "offset": "0x5C",
              "size": 32,
              "description": "i2s1 dma permission configuration register 1."
            },
            "DMA_APBPERI_MAC_PMS_CONSTRAIN_0": {
              "offset": "0x60",
              "size": 32,
              "description": "mac dma permission configuration register 0."
            },
            "DMA_APBPERI_MAC_PMS_CONSTRAIN_1": {
              "offset": "0x64",
              "size": 32,
              "description": "mac dma permission configuration register 1."
            },
            "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0": {
              "offset": "0x68",
              "size": 32,
              "description": "backup dma permission configuration register 0."
            },
            "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1": {
              "offset": "0x6C",
              "size": 32,
              "description": "backup dma permission configuration register 1."
            },
            "DMA_APBPERI_AES_PMS_CONSTRAIN_0": {
              "offset": "0x70",
              "size": 32,
              "description": "aes dma permission configuration register 0."
            },
            "DMA_APBPERI_AES_PMS_CONSTRAIN_1": {
              "offset": "0x74",
              "size": 32,
              "description": "aes dma permission configuration register 1."
            },
            "DMA_APBPERI_SHA_PMS_CONSTRAIN_0": {
              "offset": "0x78",
              "size": 32,
              "description": "sha dma permission configuration register 0."
            },
            "DMA_APBPERI_SHA_PMS_CONSTRAIN_1": {
              "offset": "0x7C",
              "size": 32,
              "description": "sha dma permission configuration register 1."
            },
            "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0": {
              "offset": "0x80",
              "size": 32,
              "description": "adc_dac dma permission configuration register 0."
            },
            "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1": {
              "offset": "0x84",
              "size": 32,
              "description": "adc_dac dma permission configuration register 1."
            },
            "DMA_APBPERI_RMT_PMS_CONSTRAIN_0": {
              "offset": "0x88",
              "size": 32,
              "description": "rmt dma permission configuration register 0."
            },
            "DMA_APBPERI_RMT_PMS_CONSTRAIN_1": {
              "offset": "0x8C",
              "size": 32,
              "description": "rmt dma permission configuration register 1."
            },
            "DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_0": {
              "offset": "0x90",
              "size": 32,
              "description": "lcd_cam dma permission configuration register 0."
            },
            "DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_1": {
              "offset": "0x94",
              "size": 32,
              "description": "lcd_cam dma permission configuration register 1."
            },
            "DMA_APBPERI_USB_PMS_CONSTRAIN_0": {
              "offset": "0x98",
              "size": 32,
              "description": "usb dma permission configuration register 0."
            },
            "DMA_APBPERI_USB_PMS_CONSTRAIN_1": {
              "offset": "0x9C",
              "size": 32,
              "description": "usb dma permission configuration register 1."
            },
            "DMA_APBPERI_LC_PMS_CONSTRAIN_0": {
              "offset": "0xA0",
              "size": 32,
              "description": "lc dma permission configuration register 0."
            },
            "DMA_APBPERI_LC_PMS_CONSTRAIN_1": {
              "offset": "0xA4",
              "size": 32,
              "description": "lc dma permission configuration register 1."
            },
            "DMA_APBPERI_SDIO_PMS_CONSTRAIN_0": {
              "offset": "0xA8",
              "size": 32,
              "description": "sdio dma permission configuration register 0."
            },
            "DMA_APBPERI_SDIO_PMS_CONSTRAIN_1": {
              "offset": "0xAC",
              "size": 32,
              "description": "sdio dma permission configuration register 1."
            },
            "DMA_APBPERI_PMS_MONITOR_0": {
              "offset": "0xB0",
              "size": 32,
              "description": "dma permission monitor configuration register 0."
            },
            "DMA_APBPERI_PMS_MONITOR_1": {
              "offset": "0xB4",
              "size": 32,
              "description": "dma permission monitor configuration register 1."
            },
            "DMA_APBPERI_PMS_MONITOR_2": {
              "offset": "0xB8",
              "size": 32,
              "description": "dma permission monitor configuration register 2."
            },
            "DMA_APBPERI_PMS_MONITOR_3": {
              "offset": "0xBC",
              "size": 32,
              "description": "dma permission monitor configuration register 3."
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0": {
              "offset": "0xC0",
              "size": 32,
              "description": "sram split line configuration register 0"
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1": {
              "offset": "0xC4",
              "size": 32,
              "description": "sram split line configuration register 1"
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2": {
              "offset": "0xC8",
              "size": 32,
              "description": "sram split line configuration register 1"
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3": {
              "offset": "0xCC",
              "size": 32,
              "description": "sram split line configuration register 1"
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4": {
              "offset": "0xD0",
              "size": 32,
              "description": "sram split line configuration register 1"
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5": {
              "offset": "0xD4",
              "size": 32,
              "description": "sram split line configuration register 1"
            },
            "CORE_X_IRAM0_PMS_CONSTRAIN_0": {
              "offset": "0xD8",
              "size": 32,
              "description": "corex iram0 permission configuration register 0"
            },
            "CORE_X_IRAM0_PMS_CONSTRAIN_1": {
              "offset": "0xDC",
              "size": 32,
              "description": "corex iram0 permission configuration register 0"
            },
            "CORE_X_IRAM0_PMS_CONSTRAIN_2": {
              "offset": "0xE0",
              "size": 32,
              "description": "corex iram0 permission configuration register 1"
            },
            "CORE_0_IRAM0_PMS_MONITOR_0": {
              "offset": "0xE4",
              "size": 32,
              "description": "core0 iram0 permission monitor configuration register 0"
            },
            "CORE_0_IRAM0_PMS_MONITOR_1": {
              "offset": "0xE8",
              "size": 32,
              "description": "core0 iram0 permission monitor configuration register 1"
            },
            "CORE_0_IRAM0_PMS_MONITOR_2": {
              "offset": "0xEC",
              "size": 32,
              "description": "core0 iram0 permission monitor configuration register 2"
            },
            "CORE_1_IRAM0_PMS_MONITOR_0": {
              "offset": "0xF0",
              "size": 32,
              "description": "core1 iram0 permission monitor configuration register 0"
            },
            "CORE_1_IRAM0_PMS_MONITOR_1": {
              "offset": "0xF4",
              "size": 32,
              "description": "core1 iram0 permission monitor configuration register 1"
            },
            "CORE_1_IRAM0_PMS_MONITOR_2": {
              "offset": "0xF8",
              "size": 32,
              "description": "core1 iram0 permission monitor configuration register 2"
            },
            "CORE_X_DRAM0_PMS_CONSTRAIN_0": {
              "offset": "0xFC",
              "size": 32,
              "description": "corex dram0 permission configuration register 0"
            },
            "CORE_X_DRAM0_PMS_CONSTRAIN_1": {
              "offset": "0x100",
              "size": 32,
              "description": "corex dram0 permission configuration register 1"
            },
            "CORE_0_DRAM0_PMS_MONITOR_0": {
              "offset": "0x104",
              "size": 32,
              "description": "core0 dram0 permission monitor configuration register 0"
            },
            "CORE_0_DRAM0_PMS_MONITOR_1": {
              "offset": "0x108",
              "size": 32,
              "description": "core0 dram0 permission monitor configuration register 1"
            },
            "CORE_0_DRAM0_PMS_MONITOR_2": {
              "offset": "0x10C",
              "size": 32,
              "description": "core0 dram0 permission monitor configuration register 2."
            },
            "CORE_0_DRAM0_PMS_MONITOR_3": {
              "offset": "0x110",
              "size": 32,
              "description": "core0 dram0 permission monitor configuration register 3."
            },
            "CORE_1_DRAM0_PMS_MONITOR_0": {
              "offset": "0x114",
              "size": 32,
              "description": "core1 dram0 permission monitor configuration register 0"
            },
            "CORE_1_DRAM0_PMS_MONITOR_1": {
              "offset": "0x118",
              "size": 32,
              "description": "core1 dram0 permission monitor configuration register 1"
            },
            "CORE_1_DRAM0_PMS_MONITOR_2": {
              "offset": "0x11C",
              "size": 32,
              "description": "core1 dram0 permission monitor configuration register 2."
            },
            "CORE_1_DRAM0_PMS_MONITOR_3": {
              "offset": "0x120",
              "size": 32,
              "description": "core1 dram0 permission monitor configuration register 3."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_0": {
              "offset": "0x124",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 0."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_1": {
              "offset": "0x128",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 1."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_2": {
              "offset": "0x12C",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 2."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_3": {
              "offset": "0x130",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 3."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_4": {
              "offset": "0x134",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 4."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_5": {
              "offset": "0x138",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 5."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_6": {
              "offset": "0x13C",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 6."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_7": {
              "offset": "0x140",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 7."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_8": {
              "offset": "0x144",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 8."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_9": {
              "offset": "0x148",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 9."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_10": {
              "offset": "0x14C",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 10."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_11": {
              "offset": "0x150",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 11."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_12": {
              "offset": "0x154",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 12."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_13": {
              "offset": "0x158",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 13."
            },
            "CORE_0_PIF_PMS_CONSTRAIN_14": {
              "offset": "0x15C",
              "size": 32,
              "description": "Core0 access peripherals permission configuration register 14."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_0": {
              "offset": "0x160",
              "size": 32,
              "description": "Core0 region permission register 0."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_1": {
              "offset": "0x164",
              "size": 32,
              "description": "Core0 region permission register 1."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_2": {
              "offset": "0x168",
              "size": 32,
              "description": "Core0 region permission register 2."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_3": {
              "offset": "0x16C",
              "size": 32,
              "description": "Core0 region permission register 3."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_4": {
              "offset": "0x170",
              "size": 32,
              "description": "Core0 region permission register 4."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_5": {
              "offset": "0x174",
              "size": 32,
              "description": "Core0 region permission register 5."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_6": {
              "offset": "0x178",
              "size": 32,
              "description": "Core0 region permission register 6."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_7": {
              "offset": "0x17C",
              "size": 32,
              "description": "Core0 region permission register 7."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_8": {
              "offset": "0x180",
              "size": 32,
              "description": "Core0 region permission register 8."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_9": {
              "offset": "0x184",
              "size": 32,
              "description": "Core0 region permission register 9."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_10": {
              "offset": "0x188",
              "size": 32,
              "description": "Core0 region permission register 10."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_11": {
              "offset": "0x18C",
              "size": 32,
              "description": "Core0 region permission register 11."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_12": {
              "offset": "0x190",
              "size": 32,
              "description": "Core0 region permission register 12."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_13": {
              "offset": "0x194",
              "size": 32,
              "description": "Core0 region permission register 13."
            },
            "CORE_0_REGION_PMS_CONSTRAIN_14": {
              "offset": "0x198",
              "size": 32,
              "description": "Core0 region permission register 14."
            },
            "CORE_0_PIF_PMS_MONITOR_0": {
              "offset": "0x19C",
              "size": 32,
              "description": "Core0 permission report register 0."
            },
            "CORE_0_PIF_PMS_MONITOR_1": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Core0 permission report register 1."
            },
            "CORE_0_PIF_PMS_MONITOR_2": {
              "offset": "0x1A4",
              "size": 32,
              "description": "Core0 permission report register 2."
            },
            "CORE_0_PIF_PMS_MONITOR_3": {
              "offset": "0x1A8",
              "size": 32,
              "description": "Core0 permission report register 3."
            },
            "CORE_0_PIF_PMS_MONITOR_4": {
              "offset": "0x1AC",
              "size": 32,
              "description": "Core0 permission report register 4."
            },
            "CORE_0_PIF_PMS_MONITOR_5": {
              "offset": "0x1B0",
              "size": 32,
              "description": "Core0 permission report register 5."
            },
            "CORE_0_PIF_PMS_MONITOR_6": {
              "offset": "0x1B4",
              "size": 32,
              "description": "Core0 permission report register 6."
            },
            "CORE_0_VECBASE_OVERRIDE_LOCK": {
              "offset": "0x1B8",
              "size": 32,
              "description": "core0 vecbase override configuration register 0"
            },
            "CORE_0_VECBASE_OVERRIDE_0": {
              "offset": "0x1BC",
              "size": 32,
              "description": "core0 vecbase override configuration register 0"
            },
            "CORE_0_VECBASE_OVERRIDE_1": {
              "offset": "0x1C0",
              "size": 32,
              "description": "core0 vecbase override configuration register 1"
            },
            "CORE_0_VECBASE_OVERRIDE_2": {
              "offset": "0x1C4",
              "size": 32,
              "description": "core0 vecbase override configuration register 1"
            },
            "CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_0": {
              "offset": "0x1C8",
              "size": 32,
              "description": "core0 toomanyexception override configuration register 0."
            },
            "CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_1": {
              "offset": "0x1CC",
              "size": 32,
              "description": "core0 toomanyexception override configuration register 1."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_0": {
              "offset": "0x1D0",
              "size": 32,
              "description": "Core1 access peripherals permission configuration register 0."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_1": {
              "offset": "0x1D4",
              "size": 32,
              "description": "Core1 access peripherals permission configuration register 1."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_2": {
              "offset": "0x1D8",
              "size": 32,
              "description": "Core1 access peripherals permission configuration register 2."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_3": {
              "offset": "0x1DC",
              "size": 32,
              "description": "Core1 access peripherals permission configuration register 3."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_4": {
              "offset": "0x1E0",
              "size": 32,
              "description": "Core1 access peripherals permission configuration register 4."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_5": {
              "offset": "0x1E4",
              "size": 32,
              "description": "Core1 access peripherals permission configuration register 5."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_6": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Core1 access peripherals permission configuration register 6."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_7": {
              "offset": "0x1EC",
              "size": 32,
              "description": "Core1 access peripherals permission configuration register 7."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_8": {
              "offset": "0x1F0",
              "size": 32,
              "description": "Core1 access peripherals permission configuration register 8."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_9": {
              "offset": "0x1F4",
              "size": 32,
              "description": "Core1 access peripherals permission configuration register 9."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_10": {
              "offset": "0x1F8",
              "size": 32,
              "description": "core1 access peripherals permission configuration register 10."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_11": {
              "offset": "0x1FC",
              "size": 32,
              "description": "core1 access peripherals permission configuration register 11."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_12": {
              "offset": "0x200",
              "size": 32,
              "description": "core1 access peripherals permission configuration register 12."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_13": {
              "offset": "0x204",
              "size": 32,
              "description": "core1 access peripherals permission configuration register 13."
            },
            "CORE_1_PIF_PMS_CONSTRAIN_14": {
              "offset": "0x208",
              "size": 32,
              "description": "core1 access peripherals permission configuration register 14."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_0": {
              "offset": "0x20C",
              "size": 32,
              "description": "core1 region permission register 0."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_1": {
              "offset": "0x210",
              "size": 32,
              "description": "core1 region permission register 1."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_2": {
              "offset": "0x214",
              "size": 32,
              "description": "core1 region permission register 2."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_3": {
              "offset": "0x218",
              "size": 32,
              "description": "core1 region permission register 3."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_4": {
              "offset": "0x21C",
              "size": 32,
              "description": "core1 region permission register 4."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_5": {
              "offset": "0x220",
              "size": 32,
              "description": "core1 region permission register 5."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_6": {
              "offset": "0x224",
              "size": 32,
              "description": "core1 region permission register 6."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_7": {
              "offset": "0x228",
              "size": 32,
              "description": "core1 region permission register 7."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_8": {
              "offset": "0x22C",
              "size": 32,
              "description": "core1 region permission register 8."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_9": {
              "offset": "0x230",
              "size": 32,
              "description": "core1 region permission register 9."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_10": {
              "offset": "0x234",
              "size": 32,
              "description": "core1 region permission register 10."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_11": {
              "offset": "0x238",
              "size": 32,
              "description": "core1 region permission register 11."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_12": {
              "offset": "0x23C",
              "size": 32,
              "description": "core1 region permission register 12."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_13": {
              "offset": "0x240",
              "size": 32,
              "description": "core1 region permission register 13."
            },
            "CORE_1_REGION_PMS_CONSTRAIN_14": {
              "offset": "0x244",
              "size": 32,
              "description": "core1 region permission register 14."
            },
            "CORE_1_PIF_PMS_MONITOR_0": {
              "offset": "0x248",
              "size": 32,
              "description": "core1 permission report register 0."
            },
            "CORE_1_PIF_PMS_MONITOR_1": {
              "offset": "0x24C",
              "size": 32,
              "description": "core1 permission report register 1."
            },
            "CORE_1_PIF_PMS_MONITOR_2": {
              "offset": "0x250",
              "size": 32,
              "description": "core1 permission report register 2."
            },
            "CORE_1_PIF_PMS_MONITOR_3": {
              "offset": "0x254",
              "size": 32,
              "description": "core1 permission report register 3."
            },
            "CORE_1_PIF_PMS_MONITOR_4": {
              "offset": "0x258",
              "size": 32,
              "description": "core1 permission report register 4."
            },
            "CORE_1_PIF_PMS_MONITOR_5": {
              "offset": "0x25C",
              "size": 32,
              "description": "core1 permission report register 5."
            },
            "CORE_1_PIF_PMS_MONITOR_6": {
              "offset": "0x260",
              "size": 32,
              "description": "core1 permission report register 6."
            },
            "CORE_1_VECBASE_OVERRIDE_LOCK": {
              "offset": "0x264",
              "size": 32,
              "description": "core1 vecbase override configuration register 0"
            },
            "CORE_1_VECBASE_OVERRIDE_0": {
              "offset": "0x268",
              "size": 32,
              "description": "core1 vecbase override configuration register 0"
            },
            "CORE_1_VECBASE_OVERRIDE_1": {
              "offset": "0x26C",
              "size": 32,
              "description": "core1 vecbase override configuration register 1"
            },
            "CORE_1_VECBASE_OVERRIDE_2": {
              "offset": "0x270",
              "size": 32,
              "description": "core1 vecbase override configuration register 1"
            },
            "CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_0": {
              "offset": "0x274",
              "size": 32,
              "description": "core1 toomanyexception override configuration register 0."
            },
            "CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_1": {
              "offset": "0x278",
              "size": 32,
              "description": "core1 toomanyexception override configuration register 1."
            },
            "BACKUP_BUS_PMS_CONSTRAIN_0": {
              "offset": "0x27C",
              "size": 32,
              "description": "BackUp access peripherals permission configuration register 0."
            },
            "BACKUP_BUS_PMS_CONSTRAIN_1": {
              "offset": "0x280",
              "size": 32,
              "description": "BackUp access peripherals permission configuration register 1."
            },
            "BACKUP_BUS_PMS_CONSTRAIN_2": {
              "offset": "0x284",
              "size": 32,
              "description": "BackUp access peripherals permission configuration register 2."
            },
            "BACKUP_BUS_PMS_CONSTRAIN_3": {
              "offset": "0x288",
              "size": 32,
              "description": "BackUp access peripherals permission configuration register 3."
            },
            "BACKUP_BUS_PMS_CONSTRAIN_4": {
              "offset": "0x28C",
              "size": 32,
              "description": "BackUp access peripherals permission configuration register 4."
            },
            "BACKUP_BUS_PMS_CONSTRAIN_5": {
              "offset": "0x290",
              "size": 32,
              "description": "BackUp access peripherals permission configuration register 5."
            },
            "BACKUP_BUS_PMS_CONSTRAIN_6": {
              "offset": "0x294",
              "size": 32,
              "description": "BackUp access peripherals permission configuration register 6."
            },
            "BACKUP_BUS_PMS_MONITOR_0": {
              "offset": "0x298",
              "size": 32,
              "description": "BackUp permission report register 0."
            },
            "BACKUP_BUS_PMS_MONITOR_1": {
              "offset": "0x29C",
              "size": 32,
              "description": "BackUp permission report register 1."
            },
            "BACKUP_BUS_PMS_MONITOR_2": {
              "offset": "0x2A0",
              "size": 32,
              "description": "BackUp permission report register 2."
            },
            "BACKUP_BUS_PMS_MONITOR_3": {
              "offset": "0x2A4",
              "size": 32,
              "description": "BackUp permission report register 3."
            },
            "EDMA_BOUNDARY_LOCK": {
              "offset": "0x2A8",
              "size": 32,
              "description": "EDMA boundary lock register."
            },
            "EDMA_BOUNDARY_0": {
              "offset": "0x2AC",
              "size": 32,
              "description": "EDMA boundary 0 configuration"
            },
            "EDMA_BOUNDARY_1": {
              "offset": "0x2B0",
              "size": 32,
              "description": "EDMA boundary 1 configuration"
            },
            "EDMA_BOUNDARY_2": {
              "offset": "0x2B4",
              "size": 32,
              "description": "EDMA boundary 2 configuration"
            },
            "EDMA_PMS_SPI2_LOCK": {
              "offset": "0x2B8",
              "size": 32,
              "description": "EDMA-SPI2 permission lock register."
            },
            "EDMA_PMS_SPI2": {
              "offset": "0x2BC",
              "size": 32,
              "description": "EDMA-SPI2 permission control register."
            },
            "EDMA_PMS_SPI3_LOCK": {
              "offset": "0x2C0",
              "size": 32,
              "description": "EDMA-SPI3 permission lock register."
            },
            "EDMA_PMS_SPI3": {
              "offset": "0x2C4",
              "size": 32,
              "description": "EDMA-SPI3 permission control register."
            },
            "EDMA_PMS_UHCI0_LOCK": {
              "offset": "0x2C8",
              "size": 32,
              "description": "EDMA-UHCI0 permission lock register."
            },
            "EDMA_PMS_UHCI0": {
              "offset": "0x2CC",
              "size": 32,
              "description": "EDMA-UHCI0 permission control register."
            },
            "EDMA_PMS_I2S0_LOCK": {
              "offset": "0x2D0",
              "size": 32,
              "description": "EDMA-I2S0 permission lock register."
            },
            "EDMA_PMS_I2S0": {
              "offset": "0x2D4",
              "size": 32,
              "description": "EDMA-I2S0 permission control register."
            },
            "EDMA_PMS_I2S1_LOCK": {
              "offset": "0x2D8",
              "size": 32,
              "description": "EDMA-I2S1 permission lock register."
            },
            "EDMA_PMS_I2S1": {
              "offset": "0x2DC",
              "size": 32,
              "description": "EDMA-I2S1 permission control register."
            },
            "EDMA_PMS_LCD_CAM_LOCK": {
              "offset": "0x2E0",
              "size": 32,
              "description": "EDMA-LCD/CAM permission lock register."
            },
            "EDMA_PMS_LCD_CAM": {
              "offset": "0x2E4",
              "size": 32,
              "description": "EDMA-LCD/CAM permission control register."
            },
            "EDMA_PMS_AES_LOCK": {
              "offset": "0x2E8",
              "size": 32,
              "description": "EDMA-AES permission lock register."
            },
            "EDMA_PMS_AES": {
              "offset": "0x2EC",
              "size": 32,
              "description": "EDMA-AES permission control register."
            },
            "EDMA_PMS_SHA_LOCK": {
              "offset": "0x2F0",
              "size": 32,
              "description": "EDMA-SHA permission lock register."
            },
            "EDMA_PMS_SHA": {
              "offset": "0x2F4",
              "size": 32,
              "description": "EDMA-SHA permission control register."
            },
            "EDMA_PMS_ADC_DAC_LOCK": {
              "offset": "0x2F8",
              "size": 32,
              "description": "EDMA-ADC/DAC permission lock register."
            },
            "EDMA_PMS_ADC_DAC": {
              "offset": "0x2FC",
              "size": 32,
              "description": "EDMA-ADC/DAC permission control register."
            },
            "EDMA_PMS_RMT_LOCK": {
              "offset": "0x300",
              "size": 32,
              "description": "EDMA-RMT permission lock register."
            },
            "EDMA_PMS_RMT": {
              "offset": "0x304",
              "size": 32,
              "description": "EDMA-RMT permission control register."
            },
            "CLOCK_GATE": {
              "offset": "0x308",
              "size": 32,
              "description": "Sensitive module clock gate configuration register."
            },
            "RTC_PMS": {
              "offset": "0x30C",
              "size": 32,
              "description": "RTC coprocessor permission register."
            },
            "DATE": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Sensitive version register."
            }
          },
          "bits": {
            "CACHE_DATAARRAY_CONNECT_0": {
              "CACHE_DATAARRAY_CONNECT_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock cache data array registers."
              }
            },
            "CACHE_DATAARRAY_CONNECT_1": {
              "CACHE_DATAARRAY_CONNECT_FLATTEN": {
                "bit": 0,
                "description": "Cache data array connection configuration.",
                "width": 8
              }
            },
            "APB_PERIPHERAL_ACCESS_0": {
              "APB_PERIPHERAL_ACCESS_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock APB peripheral Configuration Register."
              }
            },
            "APB_PERIPHERAL_ACCESS_1": {
              "APB_PERIPHERAL_ACCESS_SPLIT_BURST": {
                "bit": 0,
                "description": "Set 1 to support split function for AHB access to APB peripherals."
              }
            },
            "INTERNAL_SRAM_USAGE_0": {
              "INTERNAL_SRAM_USAGE_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock internal SRAM Configuration Register."
              }
            },
            "INTERNAL_SRAM_USAGE_1": {
              "INTERNAL_SRAM_ICACHE_USAGE": {
                "bit": 0,
                "description": "Set 1 to someone bit means corresponding internal SRAM level can be accessed by icache.",
                "width": 2
              },
              "INTERNAL_SRAM_DCACHE_USAGE": {
                "bit": 2,
                "description": "Set 1 to someone bit means corresponding internal SRAM level can be accessed by dcache.",
                "width": 2
              },
              "INTERNAL_SRAM_CPU_USAGE": {
                "bit": 4,
                "description": "Set 1 to someone bit means corresponding internal SRAM level can be accessed by cpu.",
                "width": 7
              }
            },
            "INTERNAL_SRAM_USAGE_2": {
              "INTERNAL_SRAM_CORE0_TRACE_USAGE": {
                "bit": 0,
                "description": "Set 1 to someone bit means corresponding internal SRAM level can be accessed by core0 trace bus.",
                "width": 7
              },
              "INTERNAL_SRAM_CORE1_TRACE_USAGE": {
                "bit": 7,
                "description": "Set 1 to someone bit means corresponding internal SRAM level can be accessed by core1 trace bus.",
                "width": 7
              },
              "INTERNAL_SRAM_CORE0_TRACE_ALLOC": {
                "bit": 14,
                "description": "Which internal SRAM bank (16KB) of 64KB can be accessed by core0 trace bus.",
                "width": 2
              },
              "INTERNAL_SRAM_CORE1_TRACE_ALLOC": {
                "bit": 16,
                "description": "Which internal SRAM bank (16KB) of 64KB can be accessed by core1 trace bus.",
                "width": 2
              }
            },
            "INTERNAL_SRAM_USAGE_3": {
              "INTERNAL_SRAM_MAC_DUMP_USAGE": {
                "bit": 0,
                "description": "Set 1 to someone bit means corresponding internal SRAM level can be accessed by mac dump.",
                "width": 4
              }
            },
            "INTERNAL_SRAM_USAGE_4": {
              "INTERNAL_SRAM_LOG_USAGE": {
                "bit": 0,
                "description": "Set 1 to someone bit means corresponding internal SRAM level can be accessed by log bus.",
                "width": 7
              }
            },
            "RETENTION_DISABLE": {
              "RETENTION_DISABLE": {
                "bit": 0,
                "description": "Set 1 to disable retention function and lock disable state."
              }
            },
            "CACHE_TAG_ACCESS_0": {
              "CACHE_TAG_ACCESS_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock cache tag Configuration Register."
              }
            },
            "CACHE_TAG_ACCESS_1": {
              "PRO_I_TAG_RD_ACS": {
                "bit": 0,
                "description": "Set 1 to enable Icache read access tag memory."
              },
              "PRO_I_TAG_WR_ACS": {
                "bit": 1,
                "description": "Set 1 to enable Icache wrtie access tag memory."
              },
              "PRO_D_TAG_RD_ACS": {
                "bit": 2,
                "description": "Set 1 to enable Dcache read access tag memory."
              },
              "PRO_D_TAG_WR_ACS": {
                "bit": 3,
                "description": "Set 1 to enable Dcache wrtie access tag memory."
              }
            },
            "CACHE_MMU_ACCESS_0": {
              "CACHE_MMU_ACCESS_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock cache MMU registers."
              }
            },
            "CACHE_MMU_ACCESS_1": {
              "PRO_MMU_RD_ACS": {
                "bit": 0,
                "description": "Set 1 to enable read access MMU memory."
              },
              "PRO_MMU_WR_ACS": {
                "bit": 1,
                "description": "Set 1 to enable write access MMU memory."
              }
            },
            "DMA_APBPERI_SPI2_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock spi2 dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_SPI2_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "spi2's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "spi2's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "spi2's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "spi2's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "spi2's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "spi2's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_SPI3_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_SPI3_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock spi3 dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_SPI3_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "spi3's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "spi3's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "spi3's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "spi3's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "spi3's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "spi3's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_UHCI0_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_UHCI0_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock uhci0 dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_UHCI0_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "uhci0's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "uhci0's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "uhci0's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "uhci0's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "uhci0's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "uhci0's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_I2S0_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock i2s0 dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_I2S0_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "i2s0's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "i2s0's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "i2s0's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "i2s0's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "i2s0's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "i2s0's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_I2S1_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_I2S1_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock i2s1 dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_I2S1_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "i2s1's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "i2s1's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "i2s1's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "i2s1's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "i2s1's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "i2s1's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_MAC_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock mac dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_MAC_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "mac's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "mac's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "mac's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "mac's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "mac's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "mac's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock backup dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "backup's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "backup's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "backup's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "backup's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "backup's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "backup's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_AES_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock aes dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_AES_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "aes's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "aes's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "aes's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "aes's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "aes's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "aes's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_SHA_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock sha dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_SHA_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "sha's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "sha's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "sha's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "sha's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "sha's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "sha's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock adc_dac dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "adc_dac's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "adc_dac's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "adc_dac's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "adc_dac's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "adc_dac's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "adc_dac's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_RMT_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_RMT_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock rmt dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_RMT_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "rmt's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "rmt's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "rmt's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "rmt's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "rmt's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "rmt's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock lcd_cam dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "lcd_cam's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "lcd_cam's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "lcd_cam's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "lcd_cam's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "lcd_cam's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "lcd_cam's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_USB_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_USB_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock usb dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_USB_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "usb's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "usb's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "usb's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "usb's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "usb's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "usb's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_LC_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock lc dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_LC_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "lc's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "lc's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "lc's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "lc's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "lc's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "lc's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_SDIO_PMS_CONSTRAIN_0": {
              "DMA_APBPERI_SDIO_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock sdio dma permission Configuration Register."
              }
            },
            "DMA_APBPERI_SDIO_PMS_CONSTRAIN_1": {
              "DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0": {
                "bit": 0,
                "description": "sdio's permission(store,load) in data region0 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1": {
                "bit": 2,
                "description": "sdio's permission(store,load) in data region1 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2": {
                "bit": 4,
                "description": "sdio's permission(store,load) in data region2 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3": {
                "bit": 6,
                "description": "sdio's permission(store,load) in data region3 of SRAM",
                "width": 2
              },
              "DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "sdio's permission(store,load) in dcache data sram block0",
                "width": 2
              },
              "DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "sdio's permission(store,load) in dcache data sram block1",
                "width": 2
              }
            },
            "DMA_APBPERI_PMS_MONITOR_0": {
              "DMA_APBPERI_PMS_MONITOR_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock  dma permission monitor Configuration Register."
              }
            },
            "DMA_APBPERI_PMS_MONITOR_1": {
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR": {
                "bit": 0,
                "description": "Set 1 to clear dma_pms_monitor_violate interrupt"
              },
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_EN": {
                "bit": 1,
                "description": "Set 1 to enable dma pms monitor, if dma access violated permission, will trigger interrupt."
              }
            },
            "DMA_APBPERI_PMS_MONITOR_2": {
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR": {
                "bit": 0,
                "description": "recorded dma's interrupt status when dma access violated permission"
              },
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD": {
                "bit": 1,
                "description": "recorded dma's world status when dma access violated permission",
                "width": 2
              },
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR": {
                "bit": 3,
                "description": "recorded dma's address bit[25:4] status when dma access violated permission, real address is 0x3c00_0000+addr*16",
                "width": 22
              }
            },
            "DMA_APBPERI_PMS_MONITOR_3": {
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR": {
                "bit": 0,
                "description": "recorded dma's write status when dma access violated permission, 1(write), 0(read)"
              },
              "DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN": {
                "bit": 1,
                "description": "recorded dma's byte enable status when dma access violated permission",
                "width": 16
              }
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0": {
              "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock sram split configuration register"
              }
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1": {
              "CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0": {
                "bit": 0,
                "description": "category0 of core_x_iram0_dram_dma_line, if the splitaddress in block0 of SRAM, configured as 0x10, else if the splitaddress below block0 of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1": {
                "bit": 2,
                "description": "category1 of core_x_iram0_dram_dma_line, if the splitaddress in block1 of SRAM, configured as 0x10, else if the splitaddress below block1 of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2": {
                "bit": 4,
                "description": "category2 of core_x_iram0_dram_dma_line, if the splitaddress in block2 of SRAM, configured as 0x10, else if the splitaddress below block2 of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_3": {
                "bit": 6,
                "description": "category3 of core_x_iram0_dram_dma_line, if the splitaddress in block3 of SRAM, configured as 0x10, else if the splitaddress below block3 of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_4": {
                "bit": 8,
                "description": "category4 of core_x_iram0_dram_dma_line, if the splitaddress in block4 of SRAM, configured as 0x10, else if the splitaddress below block4 of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_5": {
                "bit": 10,
                "description": "category5 of core_x_iram0_dram_dma_line, if the splitaddress in block5 of SRAM, configured as 0x10, else if the splitaddress below block5 of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_6": {
                "bit": 12,
                "description": "category6 of core_x_iram0_dram_dma_line, if the splitaddress in block6 of SRAM, configured as 0x10, else if the splitaddress below block6 of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR": {
                "bit": 14,
                "description": "splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit of actual address",
                "width": 8
              }
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2": {
              "CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0": {
                "bit": 0,
                "description": "category0 of core_x_iram0_dram_dma_line, if the splitaddress in block0 of SRAM, configured as 0x10, else if the splitaddress below block0 of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1": {
                "bit": 2,
                "description": "category1 of core_x_iram0_dram_dma_line, if the splitaddress in block1 of SRAM, configured as 0x10, else if the splitaddress below block1 of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2": {
                "bit": 4,
                "description": "category2 of core_x_iram0_dram_dma_line, if the splitaddress in block2 of SRAM, configured as 0x10, else if the splitaddress below block2 of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_3": {
                "bit": 6,
                "description": "category3 of core_x_iram0_dram_dma_line, if the splitaddress in block3 of SRAM, configured as 0x10, else if the splitaddress below block3 of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_4": {
                "bit": 8,
                "description": "category4 of core_x_iram0_dram_dma_line, if the splitaddress in block4 of SRAM, configured as 0x10, else if the splitaddress below block4 of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_5": {
                "bit": 10,
                "description": "category5 of core_x_iram0_dram_dma_line, if the splitaddress in block5 of SRAM, configured as 0x10, else if the splitaddress below block5 of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_6": {
                "bit": 12,
                "description": "category6 of core_x_iram0_dram_dma_line, if the splitaddress in block6 of SRAM, configured as 0x10, else if the splitaddress below block6 of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR": {
                "bit": 14,
                "description": "splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit of actual address",
                "width": 8
              }
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3": {
              "CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0": {
                "bit": 0,
                "description": "category0 of core_x_iram0_dram_dma_line, if the splitaddress in block0 of SRAM, configured as 0x10, else if the splitaddress below block0 of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1": {
                "bit": 2,
                "description": "category1 of core_x_iram0_dram_dma_line, if the splitaddress in block1 of SRAM, configured as 0x10, else if the splitaddress below block1 of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2": {
                "bit": 4,
                "description": "category2 of core_x_iram0_dram_dma_line, if the splitaddress in block2 of SRAM, configured as 0x10, else if the splitaddress below block2 of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_3": {
                "bit": 6,
                "description": "category3 of core_x_iram0_dram_dma_line, if the splitaddress in block3 of SRAM, configured as 0x10, else if the splitaddress below block3 of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_4": {
                "bit": 8,
                "description": "category4 of core_x_iram0_dram_dma_line, if the splitaddress in block4 of SRAM, configured as 0x10, else if the splitaddress below block4 of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_5": {
                "bit": 10,
                "description": "category5 of core_x_iram0_dram_dma_line, if the splitaddress in block5 of SRAM, configured as 0x10, else if the splitaddress below block5 of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_6": {
                "bit": 12,
                "description": "category6 of core_x_iram0_dram_dma_line, if the splitaddress in block6 of SRAM, configured as 0x10, else if the splitaddress below block6 of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR": {
                "bit": 14,
                "description": "splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit of actual address",
                "width": 8
              }
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4": {
              "CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0": {
                "bit": 0,
                "description": "category0 of core_x_iram0_dram_dma_line, if the splitaddress in block0 of SRAM, configured as 0x10, else if the splitaddress below block0 of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1": {
                "bit": 2,
                "description": "category1 of core_x_iram0_dram_dma_line, if the splitaddress in block1 of SRAM, configured as 0x10, else if the splitaddress below block1 of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2": {
                "bit": 4,
                "description": "category2 of core_x_iram0_dram_dma_line, if the splitaddress in block2 of SRAM, configured as 0x10, else if the splitaddress below block2 of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_3": {
                "bit": 6,
                "description": "category3 of core_x_iram0_dram_dma_line, if the splitaddress in block3 of SRAM, configured as 0x10, else if the splitaddress below block3 of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_4": {
                "bit": 8,
                "description": "category4 of core_x_iram0_dram_dma_line, if the splitaddress in block4 of SRAM, configured as 0x10, else if the splitaddress below block4 of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_5": {
                "bit": 10,
                "description": "category5 of core_x_iram0_dram_dma_line, if the splitaddress in block5 of SRAM, configured as 0x10, else if the splitaddress below block5 of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_6": {
                "bit": 12,
                "description": "category6 of core_x_iram0_dram_dma_line, if the splitaddress in block6 of SRAM, configured as 0x10, else if the splitaddress below block6 of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR": {
                "bit": 14,
                "description": "splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit of actual address",
                "width": 8
              }
            },
            "CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5": {
              "CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0": {
                "bit": 0,
                "description": "category0 of core_x_iram0_dram_dma_line, if the splitaddress in block0 of SRAM, configured as 0x10, else if the splitaddress below block0 of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1": {
                "bit": 2,
                "description": "category1 of core_x_iram0_dram_dma_line, if the splitaddress in block1 of SRAM, configured as 0x10, else if the splitaddress below block1 of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2": {
                "bit": 4,
                "description": "category2 of core_x_iram0_dram_dma_line, if the splitaddress in block2 of SRAM, configured as 0x10, else if the splitaddress below block2 of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_3": {
                "bit": 6,
                "description": "category3 of core_x_iram0_dram_dma_line, if the splitaddress in block3 of SRAM, configured as 0x10, else if the splitaddress below block3 of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_4": {
                "bit": 8,
                "description": "category4 of core_x_iram0_dram_dma_line, if the splitaddress in block4 of SRAM, configured as 0x10, else if the splitaddress below block4 of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_5": {
                "bit": 10,
                "description": "category5 of core_x_iram0_dram_dma_line, if the splitaddress in block5 of SRAM, configured as 0x10, else if the splitaddress below block5 of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_6": {
                "bit": 12,
                "description": "category6 of core_x_iram0_dram_dma_line, if the splitaddress in block6 of SRAM, configured as 0x10, else if the splitaddress below block6 of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM, configured as 0x00",
                "width": 2
              },
              "CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR": {
                "bit": 14,
                "description": "splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit of actual address",
                "width": 8
              }
            },
            "CORE_X_IRAM0_PMS_CONSTRAIN_0": {
              "CORE_X_IRAM0_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock corex iram0 permission configuration register"
              }
            },
            "CORE_X_IRAM0_PMS_CONSTRAIN_1": {
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0": {
                "bit": 0,
                "description": "core0/core1's permission of instruction region0 of SRAM in world1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1": {
                "bit": 3,
                "description": "core0/core1's permission of instruction region1 of SRAM in world1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2": {
                "bit": 6,
                "description": "core0/core1's permission of instruction region2 of SRAM in world1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3": {
                "bit": 9,
                "description": "core0/core1's permission of instruction region3 of SRAM in world1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0": {
                "bit": 12,
                "description": "core0/core1's permission of icache data sram block0 in world1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_1": {
                "bit": 15,
                "description": "core0/core1's permission of icache data sram block1 in world1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS": {
                "bit": 18,
                "description": "core0/core1's permission of rom in world1",
                "width": 3
              }
            },
            "CORE_X_IRAM0_PMS_CONSTRAIN_2": {
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0": {
                "bit": 0,
                "description": "core0/core1's permission of instruction region0 of SRAM in world1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1": {
                "bit": 3,
                "description": "core0/core1's permission of instruction region1 of SRAM in world1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2": {
                "bit": 6,
                "description": "core0/core1's permission of instruction region2 of SRAM in world1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3": {
                "bit": 9,
                "description": "core0/core1's permission of instruction region3 of SRAM in world1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0": {
                "bit": 12,
                "description": "core0/core1's permission of icache data sram block0 in world1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_1": {
                "bit": 15,
                "description": "core0/core1's permission of icache data sram block1 in world1",
                "width": 3
              },
              "CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS": {
                "bit": 18,
                "description": "core0/core1's permission of rom in world1",
                "width": 3
              }
            },
            "CORE_0_IRAM0_PMS_MONITOR_0": {
              "CORE_0_IRAM0_PMS_MONITOR_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core0 iram0 permission monitor register"
              }
            },
            "CORE_0_IRAM0_PMS_MONITOR_1": {
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR": {
                "bit": 0,
                "description": "Set 1 to clear core0 iram0 permission violated interrupt"
              },
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN": {
                "bit": 1,
                "description": "Set 1 to enable core0 iram0 permission monitor, when core0_iram violated permission, will trigger interrupt"
              }
            },
            "CORE_0_IRAM0_PMS_MONITOR_2": {
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR": {
                "bit": 0,
                "description": "recorded core0 iram0 pms monitor interrupt status."
              },
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR": {
                "bit": 1,
                "description": "recorded core0 iram0 wr status, only if loadstore is 1 have meaning, 1(store), 0(load)."
              },
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE": {
                "bit": 2,
                "description": "recorded core0 iram0 loadstore status, indicated the type of operation, 0(fetch), 1(load/store)."
              },
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD": {
                "bit": 3,
                "description": "recorded core0 iram0 world status, 0x01 means world0, 0x10 means world1.",
                "width": 2
              },
              "CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR": {
                "bit": 5,
                "description": "recorded core0 iram0 address [25:2] status when core0 iram0 violated permission, the real address is 0x40000000+addr*4",
                "width": 24
              }
            },
            "CORE_1_IRAM0_PMS_MONITOR_0": {
              "CORE_1_IRAM0_PMS_MONITOR_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core1 iram0 permission monitor register"
              }
            },
            "CORE_1_IRAM0_PMS_MONITOR_1": {
              "CORE_1_IRAM0_PMS_MONITOR_VIOLATE_CLR": {
                "bit": 0,
                "description": "Set 1 to clear core1 iram0 permission violated interrupt"
              },
              "CORE_1_IRAM0_PMS_MONITOR_VIOLATE_EN": {
                "bit": 1,
                "description": "Set 1 to enable core1 iram0 permission monitor, when core1_iram violated permission, will trigger interrupt"
              }
            },
            "CORE_1_IRAM0_PMS_MONITOR_2": {
              "CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR": {
                "bit": 0,
                "description": "recorded core1 iram0 pms monitor interrupt status."
              },
              "CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR": {
                "bit": 1,
                "description": "recorded core1 iram0 wr status, only if loadstore is 1 have meaning, 1(store), 0(load)."
              },
              "CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE": {
                "bit": 2,
                "description": "recorded core1 iram0 loadstore status, indicated the type of operation, 0(fetch), 1(load/store)."
              },
              "CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD": {
                "bit": 3,
                "description": "recorded core1 iram0 world status, 0x01 means world0, 0x10 means world1.",
                "width": 2
              },
              "CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR": {
                "bit": 5,
                "description": "recorded core1 iram0 address [25:2] status when core1 iram0 violated permission, the real address is 0x40000000+addr*4",
                "width": 24
              }
            },
            "CORE_X_DRAM0_PMS_CONSTRAIN_0": {
              "CORE_X_DRAM0_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock corex dram0 permission configuration register"
              }
            },
            "CORE_X_DRAM0_PMS_CONSTRAIN_1": {
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0": {
                "bit": 0,
                "description": "core0/core1's permission of data region0 of SRAM in world0.",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1": {
                "bit": 2,
                "description": "core0/core1's permission of data region1 of SRAM in world0.",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2": {
                "bit": 4,
                "description": "core0/core1's permission of data region2 of SRAM in world0.",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3": {
                "bit": 6,
                "description": "core0/core1's permission of data region3 of SRAM in world0.",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0": {
                "bit": 8,
                "description": "core0/core1's permission of dcache data sram block0 in world0.",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_1": {
                "bit": 10,
                "description": "core0/core1's permission of dcache data sram block1 in world0.",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0": {
                "bit": 12,
                "description": "core0/core1's permission of data region0 of SRAM in world1.",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1": {
                "bit": 14,
                "description": "core0/core1's permission of data region1 of SRAM in world1.",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2": {
                "bit": 16,
                "description": "core0/core1's permission of data region2 of SRAM in world1.",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3": {
                "bit": 18,
                "description": "core0/core1's permission of data region3 of SRAM in world1.",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0": {
                "bit": 20,
                "description": "core0/core1's permission of dcache data sram block0 in world1.",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_1": {
                "bit": 22,
                "description": "core0/core1's permission of dcache data sram block1 in world1.",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS": {
                "bit": 24,
                "description": "core0/core1's permission(sotre,load) of rom in world0.",
                "width": 2
              },
              "CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS": {
                "bit": 26,
                "description": "core0/core1's permission(sotre,load) of rom in world1.",
                "width": 2
              }
            },
            "CORE_0_DRAM0_PMS_MONITOR_0": {
              "CORE_0_DRAM0_PMS_MONITOR_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core0 dram0 permission monitor configuration register."
              }
            },
            "CORE_0_DRAM0_PMS_MONITOR_1": {
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR": {
                "bit": 0,
                "description": "Set 1 to clear core0 dram0 permission monior interrupt."
              },
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN": {
                "bit": 1,
                "description": "Set 1 to enable core0 dram0 permission monitor interrupt."
              }
            },
            "CORE_0_DRAM0_PMS_MONITOR_2": {
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR": {
                "bit": 0,
                "description": "recorded core0 dram0 permission monitor interrupt status."
              },
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK": {
                "bit": 1,
                "description": "recorded core0 dram0 lock status, 1 means s32c1i access."
              },
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD": {
                "bit": 2,
                "description": "recorded core0 dram0 world status, 0x1 means world0, 0x2 means world1.",
                "width": 2
              },
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR": {
                "bit": 4,
                "description": "recorded core0 dram0 address[25:4] status when core0 dram0 violated permission,the real address is 0x3c000000+addr*16",
                "width": 22
              }
            },
            "CORE_0_DRAM0_PMS_MONITOR_3": {
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR": {
                "bit": 0,
                "description": "recorded core0 dram0 wr status, 1 means store, 0 means load."
              },
              "CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN": {
                "bit": 1,
                "description": "recorded core0 dram0 byteen status.",
                "width": 16
              }
            },
            "CORE_1_DRAM0_PMS_MONITOR_0": {
              "CORE_1_DRAM0_PMS_MONITOR_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core1 dram0 permission monitor configuration register."
              }
            },
            "CORE_1_DRAM0_PMS_MONITOR_1": {
              "CORE_1_DRAM0_PMS_MONITOR_VIOLATE_CLR": {
                "bit": 0,
                "description": "Set 1 to clear core1 dram0 permission monior interrupt."
              },
              "CORE_1_DRAM0_PMS_MONITOR_VIOLATE_EN": {
                "bit": 1,
                "description": "Set 1 to enable core1 dram0 permission monitor interrupt."
              }
            },
            "CORE_1_DRAM0_PMS_MONITOR_2": {
              "CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR": {
                "bit": 0,
                "description": "recorded core1 dram0 permission monitor interrupt status."
              },
              "CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK": {
                "bit": 1,
                "description": "recorded core1 dram0 lock status, 1 means s32c1i access."
              },
              "CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD": {
                "bit": 2,
                "description": "recorded core1 dram0 world status, 0x1 means world0, 0x2 means world1.",
                "width": 2
              },
              "CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR": {
                "bit": 4,
                "description": "recorded core1 dram0 address[25:4] status when core1 dram0 violated permission,the real address is 0x3c000000+addr*16",
                "width": 22
              }
            },
            "CORE_1_DRAM0_PMS_MONITOR_3": {
              "CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR": {
                "bit": 0,
                "description": "recorded core1 dram0 wr status, 1 means store, 0 means load."
              },
              "CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN": {
                "bit": 1,
                "description": "recorded core1 dram0 byteen status.",
                "width": 16
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_0": {
              "CORE_0_PIF_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core0 access peripherals permission Configuration Register."
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_1": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART": {
                "bit": 0,
                "description": "Core0 access uart permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1": {
                "bit": 2,
                "description": "Core0 access g0spi_1 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0": {
                "bit": 4,
                "description": "Core0 access g0spi_0 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO": {
                "bit": 6,
                "description": "Core0 access gpio permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2": {
                "bit": 8,
                "description": "Core0 access fe2 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE": {
                "bit": 10,
                "description": "Core0 access fe permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC": {
                "bit": 14,
                "description": "Core0 access rtc permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX": {
                "bit": 16,
                "description": "Core0 access io_mux permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_HINF": {
                "bit": 20,
                "description": "Core0 access hinf permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC": {
                "bit": 24,
                "description": "Core0 access misc permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C": {
                "bit": 26,
                "description": "Core0 access i2c permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S0": {
                "bit": 28,
                "description": "Core0 access i2s0 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1": {
                "bit": 30,
                "description": "Core0 access uart1 permission in world0.",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_2": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT": {
                "bit": 0,
                "description": "Core0 access bt permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0": {
                "bit": 4,
                "description": "Core0 access i2c_ext0 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0": {
                "bit": 6,
                "description": "Core0 access uhci0 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST": {
                "bit": 8,
                "description": "Core0 access slchost permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT": {
                "bit": 10,
                "description": "Core0 access rmt permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT": {
                "bit": 12,
                "description": "Core0 access pcnt permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC": {
                "bit": 14,
                "description": "Core0 access slc permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC": {
                "bit": 16,
                "description": "Core0 access ledc permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP": {
                "bit": 18,
                "description": "Core0 access backup permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB": {
                "bit": 22,
                "description": "Core0 access bb permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0": {
                "bit": 24,
                "description": "Core0 access pwm0 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP": {
                "bit": 26,
                "description": "Core0 access timergroup permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1": {
                "bit": 28,
                "description": "Core0 access timergroup1 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER": {
                "bit": 30,
                "description": "Core0 access systimer permission in world0.",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_3": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2": {
                "bit": 0,
                "description": "Core0 access spi_2 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_3": {
                "bit": 2,
                "description": "Core0 access spi_3 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL": {
                "bit": 4,
                "description": "Core0 access apb_ctrl permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT1": {
                "bit": 6,
                "description": "Core0 access i2c_ext1 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SDIO_HOST": {
                "bit": 8,
                "description": "Core0 access sdio_host permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN": {
                "bit": 10,
                "description": "Core0 access can permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM1": {
                "bit": 12,
                "description": "Core0 access pwm1 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1": {
                "bit": 14,
                "description": "Core0 access i2s1 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART2": {
                "bit": 16,
                "description": "Core0 access uart2 permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT": {
                "bit": 22,
                "description": "Core0 access rwbt permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC": {
                "bit": 26,
                "description": "Core0 access wifimac permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR": {
                "bit": 28,
                "description": "Core0 access pwr permission in world0.",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_4": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE": {
                "bit": 0,
                "description": "Core0 access usb_device permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP": {
                "bit": 2,
                "description": "Core0 access usb_wrap permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI": {
                "bit": 4,
                "description": "Core0 access crypto_peri permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA": {
                "bit": 6,
                "description": "Core0 access crypto_dma permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC": {
                "bit": 8,
                "description": "Core0 access apb_adc permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LCD_CAM": {
                "bit": 10,
                "description": "Core0 access lcd_cam permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR": {
                "bit": 12,
                "description": "Core0 access bt_pwr permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB": {
                "bit": 14,
                "description": "Core0 access usb permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM": {
                "bit": 16,
                "description": "Core0 access system permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE": {
                "bit": 18,
                "description": "Core0 access sensitive permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT": {
                "bit": 20,
                "description": "Core0 access interrupt permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY": {
                "bit": 22,
                "description": "Core0 access dma_copy permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG": {
                "bit": 24,
                "description": "Core0 access cache_config permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD": {
                "bit": 26,
                "description": "Core0 access ad permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO": {
                "bit": 28,
                "description": "Core0 access dio permission in world0.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER": {
                "bit": 30,
                "description": "Core0 access world_controller permission in world0.",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_5": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART": {
                "bit": 0,
                "description": "Core0 access uart permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1": {
                "bit": 2,
                "description": "Core0 access g0spi_1 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0": {
                "bit": 4,
                "description": "Core0 access g0spi_0 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO": {
                "bit": 6,
                "description": "Core0 access gpio permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2": {
                "bit": 8,
                "description": "Core0 access fe2 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE": {
                "bit": 10,
                "description": "Core0 access fe permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC": {
                "bit": 14,
                "description": "Core0 access rtc permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX": {
                "bit": 16,
                "description": "Core0 access io_mux permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_HINF": {
                "bit": 20,
                "description": "Core0 access hinf permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC": {
                "bit": 24,
                "description": "Core0 access misc permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C": {
                "bit": 26,
                "description": "Core0 access i2c permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0": {
                "bit": 28,
                "description": "Core0 access i2s0 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1": {
                "bit": 30,
                "description": "Core0 access uart1 permission in world1.",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_6": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT": {
                "bit": 0,
                "description": "Core0 access bt permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0": {
                "bit": 4,
                "description": "Core0 access i2c_ext0 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0": {
                "bit": 6,
                "description": "Core0 access uhci0 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SLCHOST": {
                "bit": 8,
                "description": "Core0 access slchost permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT": {
                "bit": 10,
                "description": "Core0 access rmt permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PCNT": {
                "bit": 12,
                "description": "Core0 access pcnt permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SLC": {
                "bit": 14,
                "description": "Core0 access slc permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC": {
                "bit": 16,
                "description": "Core0 access ledc permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BACKUP": {
                "bit": 18,
                "description": "Core0 access backup permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB": {
                "bit": 22,
                "description": "Core0 access bb permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWM0": {
                "bit": 24,
                "description": "Core0 access pwm0 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP": {
                "bit": 26,
                "description": "Core0 access timergroup permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1": {
                "bit": 28,
                "description": "Core0 access timergroup1 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER": {
                "bit": 30,
                "description": "Core0 access systimer permission in world1.",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_7": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2": {
                "bit": 0,
                "description": "Core0 access spi_2 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_3": {
                "bit": 2,
                "description": "Core0 access spi_3 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL": {
                "bit": 4,
                "description": "Core0 access apb_ctrl permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT1": {
                "bit": 6,
                "description": "Core0 access i2c_ext1 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SDIO_HOST": {
                "bit": 8,
                "description": "Core0 access sdio_host permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN": {
                "bit": 10,
                "description": "Core0 access can permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWM1": {
                "bit": 12,
                "description": "Core0 access pwm1 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1": {
                "bit": 14,
                "description": "Core0 access i2s1 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART2": {
                "bit": 16,
                "description": "Core0 access uart2 permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT": {
                "bit": 22,
                "description": "Core0 access rwbt permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC": {
                "bit": 26,
                "description": "Core0 access wifimac permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR": {
                "bit": 28,
                "description": "Core0 access pwr permission in world1.",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_8": {
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE": {
                "bit": 0,
                "description": "Core0 access usb_device permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP": {
                "bit": 2,
                "description": "Core0 access usb_wrap permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI": {
                "bit": 4,
                "description": "Core0 access crypto_peri permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA": {
                "bit": 6,
                "description": "Core0 access crypto_dma permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC": {
                "bit": 8,
                "description": "Core0 access apb_adc permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM": {
                "bit": 10,
                "description": "Core0 access lcd_cam permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR": {
                "bit": 12,
                "description": "Core0 access bt_pwr permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB": {
                "bit": 14,
                "description": "Core0 access usb permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM": {
                "bit": 16,
                "description": "Core0 access system permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE": {
                "bit": 18,
                "description": "Core0 access sensitive permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT": {
                "bit": 20,
                "description": "Core0 access interrupt permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY": {
                "bit": 22,
                "description": "Core0 access dma_copy permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG": {
                "bit": 24,
                "description": "Core0 access cache_config permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD": {
                "bit": 26,
                "description": "Core0 access ad permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO": {
                "bit": 28,
                "description": "Core0 access dio permission in world1.",
                "width": 2
              },
              "CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER": {
                "bit": 30,
                "description": "Core0 access world_controller permission in world1.",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_9": {
              "CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0": {
                "bit": 0,
                "description": "RTCFast memory split address in world 0 for core0.",
                "width": 11
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1": {
                "bit": 11,
                "description": "RTCFast memory split address in world 1 for core0.",
                "width": 11
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_10": {
              "CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L": {
                "bit": 0,
                "description": "RTCFast memory low region permission in world 0 for core0.",
                "width": 3
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H": {
                "bit": 3,
                "description": "RTCFast memory high region permission in world 0 for core0.",
                "width": 3
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L": {
                "bit": 6,
                "description": "RTCFast memory low region permission in world 1 for core0.",
                "width": 3
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H": {
                "bit": 9,
                "description": "RTCFast memory high region permission in world 1 for core0.",
                "width": 3
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_11": {
              "CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_0": {
                "bit": 0,
                "description": "RTCSlow_0 memory split address in world 0 for core0.",
                "width": 11
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_1": {
                "bit": 11,
                "description": "RTCSlow_0 memory split address in world 1 for core0.",
                "width": 11
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_12": {
              "CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_L": {
                "bit": 0,
                "description": "RTCSlow_0 memory low region permission in world 0 for core0.",
                "width": 3
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_H": {
                "bit": 3,
                "description": "RTCSlow_0 memory high region permission in world 0 for core0.",
                "width": 3
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_L": {
                "bit": 6,
                "description": "RTCSlow_0 memory low region permission in world 1 for core0.",
                "width": 3
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_H": {
                "bit": 9,
                "description": "RTCSlow_0 memory high region permission in world 1 for core0.",
                "width": 3
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_13": {
              "CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_0": {
                "bit": 0,
                "description": "RTCSlow_1 memory split address in world 0 for core0.",
                "width": 11
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_1": {
                "bit": 11,
                "description": "RTCSlow_1 memory split address in world 1 for core0.",
                "width": 11
              }
            },
            "CORE_0_PIF_PMS_CONSTRAIN_14": {
              "CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_L": {
                "bit": 0,
                "description": "RTCSlow_1 memory low region permission in world 0 for core0.",
                "width": 3
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_H": {
                "bit": 3,
                "description": "RTCSlow_1 memory high region permission in world 0 for core0.",
                "width": 3
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_L": {
                "bit": 6,
                "description": "RTCSlow_1 memory low region permission in world 1 for core0.",
                "width": 3
              },
              "CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_H": {
                "bit": 9,
                "description": "RTCSlow_1 memory high region permission in world 1 for core0.",
                "width": 3
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_0": {
              "CORE_0_REGION_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core0 region permission registers."
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_1": {
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0": {
                "bit": 0,
                "description": "Region 0 permission in world 0 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1": {
                "bit": 2,
                "description": "Region 1 permission in world 0 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2": {
                "bit": 4,
                "description": "Region 2 permission in world 0 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3": {
                "bit": 6,
                "description": "Region 3 permission in world 0 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4": {
                "bit": 8,
                "description": "Region 4 permission in world 0 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5": {
                "bit": 10,
                "description": "Region 5 permission in world 0 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6": {
                "bit": 12,
                "description": "Region 6 permission in world 0 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_7": {
                "bit": 14,
                "description": "Region 7 permission in world 0 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_8": {
                "bit": 16,
                "description": "Region 8 permission in world 0 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_9": {
                "bit": 18,
                "description": "Region 9 permission in world 0 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_10": {
                "bit": 20,
                "description": "Region 10 permission in world 0 for core0.",
                "width": 2
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_2": {
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0": {
                "bit": 0,
                "description": "Region 0 permission in world 1 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1": {
                "bit": 2,
                "description": "Region 1 permission in world 1 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2": {
                "bit": 4,
                "description": "Region 2 permission in world 1 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3": {
                "bit": 6,
                "description": "Region 3 permission in world 1 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4": {
                "bit": 8,
                "description": "Region 4 permission in world 1 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5": {
                "bit": 10,
                "description": "Region 5 permission in world 1 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6": {
                "bit": 12,
                "description": "Region 6 permission in world 1 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_7": {
                "bit": 14,
                "description": "Region 7 permission in world 1 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_8": {
                "bit": 16,
                "description": "Region 8 permission in world 1 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_9": {
                "bit": 18,
                "description": "Region 9 permission in world 1 for core0.",
                "width": 2
              },
              "CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_10": {
                "bit": 20,
                "description": "Region 10 permission in world 1 for core0.",
                "width": 2
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_3": {
              "CORE_0_REGION_PMS_CONSTRAIN_ADDR_0": {
                "bit": 0,
                "description": "Region 0 start address for core0.",
                "width": 30
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_4": {
              "CORE_0_REGION_PMS_CONSTRAIN_ADDR_1": {
                "bit": 0,
                "description": "Region 0 end address and Region 1 start address for core0.",
                "width": 30
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_5": {
              "CORE_0_REGION_PMS_CONSTRAIN_ADDR_2": {
                "bit": 0,
                "description": "Region 1 end address and Region 2 start address for core0.",
                "width": 30
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_6": {
              "CORE_0_REGION_PMS_CONSTRAIN_ADDR_3": {
                "bit": 0,
                "description": "Region 2 end address and Region 3 start address for core0.",
                "width": 30
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_7": {
              "CORE_0_REGION_PMS_CONSTRAIN_ADDR_4": {
                "bit": 0,
                "description": "Region 3 end address and Region 4 start address for core0.",
                "width": 30
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_8": {
              "CORE_0_REGION_PMS_CONSTRAIN_ADDR_5": {
                "bit": 0,
                "description": "Region 4 end address and Region 5 start address for core0.",
                "width": 30
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_9": {
              "CORE_0_REGION_PMS_CONSTRAIN_ADDR_6": {
                "bit": 0,
                "description": "Region 5 end address and Region 6 start address for core0.",
                "width": 30
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_10": {
              "CORE_0_REGION_PMS_CONSTRAIN_ADDR_7": {
                "bit": 0,
                "description": "Region 6 end address and Region 7 start address for core0.",
                "width": 30
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_11": {
              "CORE_0_REGION_PMS_CONSTRAIN_ADDR_8": {
                "bit": 0,
                "description": "Region 7 end address and Region 8 start address for core0.",
                "width": 30
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_12": {
              "CORE_0_REGION_PMS_CONSTRAIN_ADDR_9": {
                "bit": 0,
                "description": "Region 8 end address and Region 9 start address for core0.",
                "width": 30
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_13": {
              "CORE_0_REGION_PMS_CONSTRAIN_ADDR_10": {
                "bit": 0,
                "description": "Region 9 end address and Region 10 start address for core0.",
                "width": 30
              }
            },
            "CORE_0_REGION_PMS_CONSTRAIN_14": {
              "CORE_0_REGION_PMS_CONSTRAIN_ADDR_11": {
                "bit": 0,
                "description": "Region 10 end address for core0.",
                "width": 30
              }
            },
            "CORE_0_PIF_PMS_MONITOR_0": {
              "CORE_0_PIF_PMS_MONITOR_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core0 permission report registers."
              }
            },
            "CORE_0_PIF_PMS_MONITOR_1": {
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR": {
                "bit": 0,
                "description": "Set 1 to clear interrupt that core0 initiate illegal PIF bus access."
              },
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_EN": {
                "bit": 1,
                "description": "Set 1 to enable interrupt that core0 initiate illegal PIF bus access."
              }
            },
            "CORE_0_PIF_PMS_MONITOR_2": {
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR": {
                "bit": 0,
                "description": "Record core0 illegal access interrupt state."
              },
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0": {
                "bit": 1,
                "description": "Record hport information when core0 initiate illegal access."
              },
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE": {
                "bit": 2,
                "description": "Record access type when core0 initate illegal access.",
                "width": 3
              },
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE": {
                "bit": 5,
                "description": "Record access direction when core0 initiate illegal access."
              },
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD": {
                "bit": 6,
                "description": "Record world information when core0 initiate illegal access.",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_MONITOR_3": {
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR": {
                "bit": 0,
                "description": "Record address information when core0 initiate illegal access.",
                "width": 32
              }
            },
            "CORE_0_PIF_PMS_MONITOR_4": {
              "CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR": {
                "bit": 0,
                "description": "Set 1 to clear interrupt that core0 initiate unsupported access type."
              },
              "CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN": {
                "bit": 1,
                "description": "Set 1 to enable interrupt that core0 initiate unsupported access type."
              }
            },
            "CORE_0_PIF_PMS_MONITOR_5": {
              "CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR": {
                "bit": 0,
                "description": "Record core0 unsupported access type interrupt state."
              },
              "CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE": {
                "bit": 1,
                "description": "Record access type when core0 initiate unsupported access type.",
                "width": 2
              },
              "CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD": {
                "bit": 3,
                "description": "Record world information when core0 initiate unsupported access type.",
                "width": 2
              }
            },
            "CORE_0_PIF_PMS_MONITOR_6": {
              "CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR": {
                "bit": 0,
                "description": "Record address information when core0 initiate unsupported access type.",
                "width": 32
              }
            },
            "CORE_0_VECBASE_OVERRIDE_LOCK": {
              "CORE_0_VECBASE_OVERRIDE_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core0 vecbase configuration register"
              }
            },
            "CORE_0_VECBASE_OVERRIDE_0": {
              "CORE_0_VECBASE_WORLD_MASK": {
                "bit": 0,
                "description": "Set 1 to mask world, then only world0_value will work."
              }
            },
            "CORE_0_VECBASE_OVERRIDE_1": {
              "CORE_0_VECBASE_OVERRIDE_WORLD0_VALUE": {
                "bit": 0,
                "description": "world0 vecbase_override register, when core0 in world0 use this register to override vecbase register.",
                "width": 22
              },
              "CORE_0_VECBASE_OVERRIDE_SEL": {
                "bit": 22,
                "description": "Set 0x3 to sel vecbase_override to override vecbase register.",
                "width": 2
              }
            },
            "CORE_0_VECBASE_OVERRIDE_2": {
              "CORE_0_VECBASE_OVERRIDE_WORLD1_VALUE": {
                "bit": 0,
                "description": "world1 vecbase_override register, when core0 in world1 use this register to override vecbase register.",
                "width": 22
              }
            },
            "CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_0": {
              "CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core0 toomanyexception override configuration register"
              }
            },
            "CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_1": {
              "CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE": {
                "bit": 0,
                "description": "Set 1 to mask toomanyexception."
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_0": {
              "CORE_1_PIF_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core1 pif permission configuration register."
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_1": {
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART": {
                "bit": 0,
                "description": "Core1 access uart permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1": {
                "bit": 2,
                "description": "Core1 access g0spi_1 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0": {
                "bit": 4,
                "description": "Core1 access g0spi_0 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_GPIO": {
                "bit": 6,
                "description": "Core1 access gpio permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE2": {
                "bit": 8,
                "description": "Core1 access fe2 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE": {
                "bit": 10,
                "description": "Core1 access fe permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RTC": {
                "bit": 14,
                "description": "Core1 access rtc permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX": {
                "bit": 16,
                "description": "Core1 access io_mux permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_HINF": {
                "bit": 20,
                "description": "Core1 access hinf permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_MISC": {
                "bit": 24,
                "description": "Core1 access misc permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C": {
                "bit": 26,
                "description": "Core1 access i2c permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S0": {
                "bit": 28,
                "description": "Core1 access i2s0 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART1": {
                "bit": 30,
                "description": "Core1 access uart1 permission in world0.",
                "width": 2
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_2": {
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BT": {
                "bit": 0,
                "description": "Core1 access bt permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0": {
                "bit": 4,
                "description": "Core1 access i2c_ext0 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0": {
                "bit": 6,
                "description": "Core1 access uhci0 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST": {
                "bit": 8,
                "description": "Core1 access slchost permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RMT": {
                "bit": 10,
                "description": "Core1 access rmt permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PCNT": {
                "bit": 12,
                "description": "Core1 access pcnt permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SLC": {
                "bit": 14,
                "description": "Core1 access slc permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_LEDC": {
                "bit": 16,
                "description": "Core1 access ledc permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP": {
                "bit": 18,
                "description": "Core1 access backup permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BB": {
                "bit": 22,
                "description": "Core1 access bb permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWM0": {
                "bit": 24,
                "description": "Core1 access pwm0 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP": {
                "bit": 26,
                "description": "Core1 access timergroup permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1": {
                "bit": 28,
                "description": "Core1 access timergroup1 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER": {
                "bit": 30,
                "description": "Core1 access systimer permission in world0.",
                "width": 2
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_3": {
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2": {
                "bit": 0,
                "description": "Core1 access spi_2 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SPI_3": {
                "bit": 2,
                "description": "Core1 access spi_3 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL": {
                "bit": 4,
                "description": "Core1 access apb_ctrl permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT1": {
                "bit": 6,
                "description": "Core1 access i2c_ext1 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SDIO_HOST": {
                "bit": 8,
                "description": "Core1 access sdio_host permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CAN": {
                "bit": 10,
                "description": "Core1 access can permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWM1": {
                "bit": 12,
                "description": "Core1 access pwm1 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S1": {
                "bit": 14,
                "description": "Core1 access i2s1 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART2": {
                "bit": 16,
                "description": "Core1 access uart2 permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RWBT": {
                "bit": 22,
                "description": "Core1 access rwbt permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC": {
                "bit": 26,
                "description": "Core1 access wifimac permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWR": {
                "bit": 28,
                "description": "Core1 access pwr permission in world0.",
                "width": 2
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_4": {
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE": {
                "bit": 0,
                "description": "Core1 access usb_device permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP": {
                "bit": 2,
                "description": "Core1 access usb_wrap permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI": {
                "bit": 4,
                "description": "Core1 access crypto_peri permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA": {
                "bit": 6,
                "description": "Core1 access crypto_dma permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC": {
                "bit": 8,
                "description": "Core1 access apb_adc permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_LCD_CAM": {
                "bit": 10,
                "description": "Core1 access lcd_cam permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR": {
                "bit": 12,
                "description": "Core1 access bt_pwr permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB": {
                "bit": 14,
                "description": "Core1 access usb permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM": {
                "bit": 16,
                "description": "Core1 access system permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE": {
                "bit": 18,
                "description": "Core1 access sensitive permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT": {
                "bit": 20,
                "description": "Core1 access interrupt permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY": {
                "bit": 22,
                "description": "Core1 access dma_copy permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG": {
                "bit": 24,
                "description": "Core1 access cache_config permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_AD": {
                "bit": 26,
                "description": "Core1 access ad permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_DIO": {
                "bit": 28,
                "description": "Core1 access dio permission in world0.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER": {
                "bit": 30,
                "description": "Core1 access world_controller permission in world0.",
                "width": 2
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_5": {
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART": {
                "bit": 0,
                "description": "Core1 access uart permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1": {
                "bit": 2,
                "description": "Core1 access g0spi_1 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0": {
                "bit": 4,
                "description": "Core1 access g0spi_0 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_GPIO": {
                "bit": 6,
                "description": "Core1 access gpio permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_FE2": {
                "bit": 8,
                "description": "Core1 access fe2 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_FE": {
                "bit": 10,
                "description": "Core1 access fe permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RTC": {
                "bit": 14,
                "description": "Core1 access rtc permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX": {
                "bit": 16,
                "description": "Core1 access io_mux permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_HINF": {
                "bit": 20,
                "description": "Core1 access hinf permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_MISC": {
                "bit": 24,
                "description": "Core1 access misc permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C": {
                "bit": 26,
                "description": "Core1 access i2c permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2S0": {
                "bit": 28,
                "description": "Core1 access i2s0 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART1": {
                "bit": 30,
                "description": "Core1 access uart1 permission in world1.",
                "width": 2
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_6": {
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT": {
                "bit": 0,
                "description": "Core1 access bt permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0": {
                "bit": 4,
                "description": "Core1 access i2c_ext0 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0": {
                "bit": 6,
                "description": "Core1 access uhci0 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SLCHOST": {
                "bit": 8,
                "description": "Core1 access slchost permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RMT": {
                "bit": 10,
                "description": "Core1 access rmt permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PCNT": {
                "bit": 12,
                "description": "Core1 access pcnt permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SLC": {
                "bit": 14,
                "description": "Core1 access slc permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LEDC": {
                "bit": 16,
                "description": "Core1 access ledc permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BACKUP": {
                "bit": 18,
                "description": "Core1 access backup permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BB": {
                "bit": 22,
                "description": "Core1 access bb permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWM0": {
                "bit": 24,
                "description": "Core1 access pwm0 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP": {
                "bit": 26,
                "description": "Core1 access timergroup permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1": {
                "bit": 28,
                "description": "Core1 access timergroup1 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER": {
                "bit": 30,
                "description": "Core1 access systimer permission in world1.",
                "width": 2
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_7": {
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2": {
                "bit": 0,
                "description": "Core1 access spi_2 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SPI_3": {
                "bit": 2,
                "description": "Core1 access spi_3 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL": {
                "bit": 4,
                "description": "Core1 access apb_ctrl permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT1": {
                "bit": 6,
                "description": "Core1 access i2c_ext1 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SDIO_HOST": {
                "bit": 8,
                "description": "Core1 access sdio_host permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CAN": {
                "bit": 10,
                "description": "Core1 access can permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWM1": {
                "bit": 12,
                "description": "Core1 access pwm1 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2S1": {
                "bit": 14,
                "description": "Core1 access i2s1 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART2": {
                "bit": 16,
                "description": "Core1 access uart2 permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RWBT": {
                "bit": 22,
                "description": "Core1 access rwbt permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC": {
                "bit": 26,
                "description": "Core1 access wifimac permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWR": {
                "bit": 28,
                "description": "Core1 access pwr permission in world1.",
                "width": 2
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_8": {
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE": {
                "bit": 0,
                "description": "Core1 access usb_device permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP": {
                "bit": 2,
                "description": "Core1 access usb_wrap permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI": {
                "bit": 4,
                "description": "Core1 access crypto_peri permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA": {
                "bit": 6,
                "description": "Core1 access crypto_dma permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC": {
                "bit": 8,
                "description": "Core1 access apb_adc permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM": {
                "bit": 10,
                "description": "Core1 access lcd_cam permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR": {
                "bit": 12,
                "description": "Core1 access bt_pwr permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB": {
                "bit": 14,
                "description": "Core1 access usb permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM": {
                "bit": 16,
                "description": "Core1 access system permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE": {
                "bit": 18,
                "description": "Core1 access sensitive permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT": {
                "bit": 20,
                "description": "Core1 access interrupt permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY": {
                "bit": 22,
                "description": "Core1 access dma_copy permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG": {
                "bit": 24,
                "description": "Core1 access cache_config permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD": {
                "bit": 26,
                "description": "Core1 access ad permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO": {
                "bit": 28,
                "description": "Core1 access dio permission in world1.",
                "width": 2
              },
              "CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER": {
                "bit": 30,
                "description": "Core1 access world_controller permission in world1.",
                "width": 2
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_9": {
              "CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0": {
                "bit": 0,
                "description": "RTCFast memory split address in world 0 for core1.",
                "width": 11
              },
              "CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1": {
                "bit": 11,
                "description": "RTCFast memory split address in world 1 for core1.",
                "width": 11
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_10": {
              "CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L": {
                "bit": 0,
                "description": "RTCFast memory low region permission in world 0 for core1.",
                "width": 3
              },
              "CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H": {
                "bit": 3,
                "description": "RTCFast memory high region permission in world 0 for core1.",
                "width": 3
              },
              "CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L": {
                "bit": 6,
                "description": "RTCFast memory low region permission in world 1 for core1.",
                "width": 3
              },
              "CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H": {
                "bit": 9,
                "description": "RTCFast memory high region permission in world 1 for core1.",
                "width": 3
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_11": {
              "CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_0": {
                "bit": 0,
                "description": "RTCSlow_0 memory split address in world 0 for core1.",
                "width": 11
              },
              "CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_1": {
                "bit": 11,
                "description": "RTCSlow_0 memory split address in world 1 for core1.",
                "width": 11
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_12": {
              "CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_L": {
                "bit": 0,
                "description": "RTCSlow_0 memory low region permission in world 0 for core1.",
                "width": 3
              },
              "CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_H": {
                "bit": 3,
                "description": "RTCSlow_0 memory high region permission in world 0 for core1.",
                "width": 3
              },
              "CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_L": {
                "bit": 6,
                "description": "RTCSlow_0 memory low region permission in world 1 for core1.",
                "width": 3
              },
              "CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_H": {
                "bit": 9,
                "description": "RTCSlow_0 memory high region permission in world 1 for core1.",
                "width": 3
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_13": {
              "CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_0": {
                "bit": 0,
                "description": "RTCSlow_1 memory split address in world 0 for core1.",
                "width": 11
              },
              "CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_1": {
                "bit": 11,
                "description": "RTCSlow_1 memory split address in world 1 for core1.",
                "width": 11
              }
            },
            "CORE_1_PIF_PMS_CONSTRAIN_14": {
              "CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_L": {
                "bit": 0,
                "description": "RTCSlow_1 memory low region permission in world 0 for core1.",
                "width": 3
              },
              "CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_H": {
                "bit": 3,
                "description": "RTCSlow_1 memory high region permission in world 0 for core1.",
                "width": 3
              },
              "CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_L": {
                "bit": 6,
                "description": "RTCSlow_1 memory low region permission in world 1 for core1.",
                "width": 3
              },
              "CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_H": {
                "bit": 9,
                "description": "RTCSlow_1 memory high region permission in world 1 for core1.",
                "width": 3
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_0": {
              "CORE_1_REGION_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core1 region permission registers."
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_1": {
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0": {
                "bit": 0,
                "description": "Region 0 permission in world 0 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1": {
                "bit": 2,
                "description": "Region 1 permission in world 0 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2": {
                "bit": 4,
                "description": "Region 2 permission in world 0 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3": {
                "bit": 6,
                "description": "Region 3 permission in world 0 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4": {
                "bit": 8,
                "description": "Region 4 permission in world 0 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5": {
                "bit": 10,
                "description": "Region 5 permission in world 0 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6": {
                "bit": 12,
                "description": "Region 6 permission in world 0 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_7": {
                "bit": 14,
                "description": "Region 7 permission in world 0 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_8": {
                "bit": 16,
                "description": "Region 8 permission in world 0 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_9": {
                "bit": 18,
                "description": "Region 9 permission in world 0 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_10": {
                "bit": 20,
                "description": "Region 10 permission in world 0 for core1.",
                "width": 2
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_2": {
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0": {
                "bit": 0,
                "description": "Region 0 permission in world 1 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1": {
                "bit": 2,
                "description": "Region 1 permission in world 1 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2": {
                "bit": 4,
                "description": "Region 2 permission in world 1 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3": {
                "bit": 6,
                "description": "Region 3 permission in world 1 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4": {
                "bit": 8,
                "description": "Region 4 permission in world 1 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5": {
                "bit": 10,
                "description": "Region 5 permission in world 1 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6": {
                "bit": 12,
                "description": "Region 6 permission in world 1 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_7": {
                "bit": 14,
                "description": "Region 7 permission in world 1 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_8": {
                "bit": 16,
                "description": "Region 8 permission in world 1 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_9": {
                "bit": 18,
                "description": "Region 9 permission in world 1 for core1.",
                "width": 2
              },
              "CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_10": {
                "bit": 20,
                "description": "Region 10 permission in world 1 for core1.",
                "width": 2
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_3": {
              "CORE_1_REGION_PMS_CONSTRAIN_ADDR_0": {
                "bit": 0,
                "description": "Region 0 start address for core1.",
                "width": 30
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_4": {
              "CORE_1_REGION_PMS_CONSTRAIN_ADDR_1": {
                "bit": 0,
                "description": "Region 0 end address and Region 1 start address for core1.",
                "width": 30
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_5": {
              "CORE_1_REGION_PMS_CONSTRAIN_ADDR_2": {
                "bit": 0,
                "description": "Region 1 end address and Region 2 start address for core1.",
                "width": 30
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_6": {
              "CORE_1_REGION_PMS_CONSTRAIN_ADDR_3": {
                "bit": 0,
                "description": "Region 2 end address and Region 3 start address for core1.",
                "width": 30
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_7": {
              "CORE_1_REGION_PMS_CONSTRAIN_ADDR_4": {
                "bit": 0,
                "description": "Region 3 end address and Region 4 start address for core1.",
                "width": 30
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_8": {
              "CORE_1_REGION_PMS_CONSTRAIN_ADDR_5": {
                "bit": 0,
                "description": "Region 4 end address and Region 5 start address for core1.",
                "width": 30
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_9": {
              "CORE_1_REGION_PMS_CONSTRAIN_ADDR_6": {
                "bit": 0,
                "description": "Region 5 end address and Region 6 start address for core1.",
                "width": 30
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_10": {
              "CORE_1_REGION_PMS_CONSTRAIN_ADDR_7": {
                "bit": 0,
                "description": "Region 6 end address and Region 7 start address for core1.",
                "width": 30
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_11": {
              "CORE_1_REGION_PMS_CONSTRAIN_ADDR_8": {
                "bit": 0,
                "description": "Region 7 end address and Region 8 start address for core1.",
                "width": 30
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_12": {
              "CORE_1_REGION_PMS_CONSTRAIN_ADDR_9": {
                "bit": 0,
                "description": "Region 8 end address and Region 9 start address for core1.",
                "width": 30
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_13": {
              "CORE_1_REGION_PMS_CONSTRAIN_ADDR_10": {
                "bit": 0,
                "description": "Region 9 end address and Region 10 start address for core1.",
                "width": 30
              }
            },
            "CORE_1_REGION_PMS_CONSTRAIN_14": {
              "CORE_1_REGION_PMS_CONSTRAIN_ADDR_11": {
                "bit": 0,
                "description": "Region 10 end address for core1.",
                "width": 30
              }
            },
            "CORE_1_PIF_PMS_MONITOR_0": {
              "CORE_1_PIF_PMS_MONITOR_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core1 permission report registers."
              }
            },
            "CORE_1_PIF_PMS_MONITOR_1": {
              "CORE_1_PIF_PMS_MONITOR_VIOLATE_CLR": {
                "bit": 0,
                "description": "Set 1 to clear interrupt that core1 initiate illegal PIF bus access."
              },
              "CORE_1_PIF_PMS_MONITOR_VIOLATE_EN": {
                "bit": 1,
                "description": "Set 1 to enable interrupt that core1 initiate illegal PIF bus access."
              }
            },
            "CORE_1_PIF_PMS_MONITOR_2": {
              "CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR": {
                "bit": 0,
                "description": "Record core1 illegal access interrupt state."
              },
              "CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0": {
                "bit": 1,
                "description": "Record hport information when core1 initiate illegal access."
              },
              "CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE": {
                "bit": 2,
                "description": "Record access type when core1 initate illegal access.",
                "width": 3
              },
              "CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE": {
                "bit": 5,
                "description": "Record access direction when core1 initiate illegal access."
              },
              "CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD": {
                "bit": 6,
                "description": "Record world information when core1 initiate illegal access.",
                "width": 2
              }
            },
            "CORE_1_PIF_PMS_MONITOR_3": {
              "CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR": {
                "bit": 0,
                "description": "Record address information when core1 initiate illegal access.",
                "width": 32
              }
            },
            "CORE_1_PIF_PMS_MONITOR_4": {
              "CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR": {
                "bit": 0,
                "description": "Set 1 to clear interrupt that core1 initiate unsupported access type."
              },
              "CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN": {
                "bit": 1,
                "description": "Set 1 to enable interrupt that core1 initiate unsupported access type."
              }
            },
            "CORE_1_PIF_PMS_MONITOR_5": {
              "CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR": {
                "bit": 0,
                "description": "Record core1 unsupported access type interrupt state."
              },
              "CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE": {
                "bit": 1,
                "description": "Record access type when core1 initiate unsupported access type.",
                "width": 2
              },
              "CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD": {
                "bit": 3,
                "description": "Record world information when core1 initiate unsupported access type.",
                "width": 2
              }
            },
            "CORE_1_PIF_PMS_MONITOR_6": {
              "CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR": {
                "bit": 0,
                "description": "Record address information when core1 initiate unsupported access type.",
                "width": 32
              }
            },
            "CORE_1_VECBASE_OVERRIDE_LOCK": {
              "CORE_1_VECBASE_OVERRIDE_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core1 vecbase configuration register"
              }
            },
            "CORE_1_VECBASE_OVERRIDE_0": {
              "CORE_1_VECBASE_WORLD_MASK": {
                "bit": 0,
                "description": "Set 1 to mask world, then only world0_value will work."
              }
            },
            "CORE_1_VECBASE_OVERRIDE_1": {
              "CORE_1_VECBASE_OVERRIDE_WORLD0_VALUE": {
                "bit": 0,
                "description": "world0 vecbase_override register, when core1 in world0 use this register to override vecbase register.",
                "width": 22
              },
              "CORE_1_VECBASE_OVERRIDE_SEL": {
                "bit": 22,
                "description": "Set 0x3 to sel vecbase_override to override vecbase register.",
                "width": 2
              }
            },
            "CORE_1_VECBASE_OVERRIDE_2": {
              "CORE_1_VECBASE_OVERRIDE_WORLD1_VALUE": {
                "bit": 0,
                "description": "world1 vecbase_override register, when core1 in world1 use this register to override vecbase register.",
                "width": 22
              }
            },
            "CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_0": {
              "CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock core1 toomanyexception override configuration register"
              }
            },
            "CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_1": {
              "CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE": {
                "bit": 0,
                "description": "Set 1 to mask toomanyexception."
              }
            },
            "BACKUP_BUS_PMS_CONSTRAIN_0": {
              "BACKUP_BUS_PMS_CONSTRAIN_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock BackUp permission configuration registers."
              }
            },
            "BACKUP_BUS_PMS_CONSTRAIN_1": {
              "BACKUP_BUS_PMS_CONSTRAIN_UART": {
                "bit": 0,
                "description": "BackUp access uart permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1": {
                "bit": 2,
                "description": "BackUp access g0spi_1 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0": {
                "bit": 4,
                "description": "BackUp access g0spi_0 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_GPIO": {
                "bit": 6,
                "description": "BackUp access gpio permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_FE2": {
                "bit": 8,
                "description": "BackUp access fe2 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_FE": {
                "bit": 10,
                "description": "BackUp access fe permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_RTC": {
                "bit": 14,
                "description": "BackUp access rtc permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_IO_MUX": {
                "bit": 16,
                "description": "BackUp access io_mux permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_HINF": {
                "bit": 20,
                "description": "BackUp access hinf permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_MISC": {
                "bit": 24,
                "description": "BackUp access misc permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_I2C": {
                "bit": 26,
                "description": "BackUp access i2c permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_I2S0": {
                "bit": 28,
                "description": "BackUp access i2s0 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_UART1": {
                "bit": 30,
                "description": "BackUp access uart1 permission.",
                "width": 2
              }
            },
            "BACKUP_BUS_PMS_CONSTRAIN_2": {
              "BACKUP_BUS_PMS_CONSTRAIN_BT": {
                "bit": 0,
                "description": "BackUp access bt permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0": {
                "bit": 4,
                "description": "BackUp access i2c_ext0 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_UHCI0": {
                "bit": 6,
                "description": "BackUp access uhci0 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_SLCHOST": {
                "bit": 8,
                "description": "BackUp access slchost permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_RMT": {
                "bit": 10,
                "description": "BackUp access rmt permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_PCNT": {
                "bit": 12,
                "description": "BackUp access pcnt permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_SLC": {
                "bit": 14,
                "description": "BackUp access slc permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_LEDC": {
                "bit": 16,
                "description": "BackUp access ledc permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_BACKUP": {
                "bit": 18,
                "description": "BackUp access backup permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_BB": {
                "bit": 22,
                "description": "BackUp access bb permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_PWM0": {
                "bit": 24,
                "description": "BackUp access pwm0 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP": {
                "bit": 26,
                "description": "BackUp access timergroup permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1": {
                "bit": 28,
                "description": "BackUp access timergroup1 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER": {
                "bit": 30,
                "description": "BackUp access systimer permission.",
                "width": 2
              }
            },
            "BACKUP_BUS_PMS_CONSTRAIN_3": {
              "BACKUP_BUS_PMS_CONSTRAIN_SPI_2": {
                "bit": 0,
                "description": "BackUp access spi_2 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_SPI_3": {
                "bit": 2,
                "description": "BackUp access spi_3 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL": {
                "bit": 4,
                "description": "BackUp access apb_ctrl permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT1": {
                "bit": 6,
                "description": "BackUp access i2c_ext1 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_SDIO_HOST": {
                "bit": 8,
                "description": "BackUp access sdio_host permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_CAN": {
                "bit": 10,
                "description": "BackUp access can permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_PWM1": {
                "bit": 12,
                "description": "BackUp access pwm1 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_I2S1": {
                "bit": 14,
                "description": "BackUp access i2s1 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_UART2": {
                "bit": 16,
                "description": "BackUp access uart2 permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_RWBT": {
                "bit": 22,
                "description": "BackUp access rwbt permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC": {
                "bit": 26,
                "description": "BackUp access wifimac permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_PWR": {
                "bit": 28,
                "description": "BackUp access pwr permission.",
                "width": 2
              }
            },
            "BACKUP_BUS_PMS_CONSTRAIN_4": {
              "BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE": {
                "bit": 0,
                "description": "BackUp access usb_device permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP": {
                "bit": 2,
                "description": "BackUp access usb_wrap permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI": {
                "bit": 4,
                "description": "BackUp access crypto_peri permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA": {
                "bit": 6,
                "description": "BackUp access crypto_dma permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_APB_ADC": {
                "bit": 8,
                "description": "BackUp access apb_adc permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_LCD_CAM": {
                "bit": 10,
                "description": "BackUp access lcd_cam permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_BT_PWR": {
                "bit": 12,
                "description": "BackUp access bt_pwr permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_USB": {
                "bit": 14,
                "description": "BackUp access usb permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_SYSTEM": {
                "bit": 16,
                "description": "BackUp access system permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_SENSITIVE": {
                "bit": 18,
                "description": "BackUp access sensitive permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_INTERRUPT": {
                "bit": 20,
                "description": "BackUp access interrupt permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_DMA_COPY": {
                "bit": 22,
                "description": "BackUp access dma_copy permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_CACHE_CONFIG": {
                "bit": 24,
                "description": "BackUp access cache_config permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_AD": {
                "bit": 26,
                "description": "BackUp access ad permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_DIO": {
                "bit": 28,
                "description": "BackUp access dio permission.",
                "width": 2
              },
              "BACKUP_BUS_PMS_CONSTRAIN_WORLD_CONTROLLER": {
                "bit": 30,
                "description": "BackUp access world_controller permission.",
                "width": 2
              }
            },
            "BACKUP_BUS_PMS_CONSTRAIN_5": {
              "BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_SPLTADDR": {
                "bit": 0,
                "description": "BackUp access rtcfast_spltaddr permission.",
                "width": 11
              }
            },
            "BACKUP_BUS_PMS_CONSTRAIN_6": {
              "BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_L": {
                "bit": 0,
                "description": "BackUp access rtcfast_l permission.",
                "width": 3
              },
              "BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_H": {
                "bit": 3,
                "description": "BackUp access rtcfast_h permission.",
                "width": 3
              }
            },
            "BACKUP_BUS_PMS_MONITOR_0": {
              "BACKUP_BUS_PMS_MONITOR_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock BackUp permission report registers."
              }
            },
            "BACKUP_BUS_PMS_MONITOR_1": {
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR": {
                "bit": 0,
                "description": "Set 1 to clear interrupt that BackUp initiate illegal access."
              },
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_EN": {
                "bit": 1,
                "description": "Set 1 to enable interrupt that BackUp initiate illegal access."
              }
            },
            "BACKUP_BUS_PMS_MONITOR_2": {
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR": {
                "bit": 0,
                "description": "Record BackUp illegal access interrupt state."
              },
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS": {
                "bit": 1,
                "description": "Record htrans when BackUp initate illegal access.",
                "width": 2
              },
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE": {
                "bit": 3,
                "description": "Record access type when BackUp initate illegal access.",
                "width": 3
              },
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE": {
                "bit": 6,
                "description": "Record access direction when BackUp initiate illegal access."
              }
            },
            "BACKUP_BUS_PMS_MONITOR_3": {
              "BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR": {
                "bit": 0,
                "description": "Record address information when BackUp initiate illegal access.",
                "width": 32
              }
            },
            "EDMA_BOUNDARY_LOCK": {
              "EDMA_BOUNDARY_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock EDMA boundary registers."
              }
            },
            "EDMA_BOUNDARY_0": {
              "EDMA_BOUNDARY_0": {
                "bit": 0,
                "description": "This field is used to configure the boundary 0 of external RAM. The unit is 4K. For example, set this field to 0x80, then the address boundary 0 would be 0x3C080000 (0x3C000000 + 0x80 * 4K).",
                "width": 14
              }
            },
            "EDMA_BOUNDARY_1": {
              "EDMA_BOUNDARY_1": {
                "bit": 0,
                "description": "This field is used to configure the boundary 1 of external RAM. The unit is 4K. For example, set this field to 0x80, then the address boundary 0 would be 0x3C080000 (0x3C000000 + 0x80 * 4K).",
                "width": 14
              }
            },
            "EDMA_BOUNDARY_2": {
              "EDMA_BOUNDARY_2": {
                "bit": 0,
                "description": "This field is used to configure the boundary 2 of external RAM. The unit is 4K. For example, set this field to 0x80, then the address boundary 0 would be 0x3C080000 (0x3C000000 + 0x80 * 4K).",
                "width": 14
              }
            },
            "EDMA_PMS_SPI2_LOCK": {
              "EDMA_PMS_SPI2_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock EDMA-SPI2 permission control registers."
              }
            },
            "EDMA_PMS_SPI2": {
              "ATTR1": {
                "bit": 0,
                "description": "This field is used to configure the permission of SPI2 accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              },
              "ATTR2": {
                "bit": 2,
                "description": "This field is used to configure the permission of SPI2 accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              }
            },
            "EDMA_PMS_SPI3_LOCK": {
              "EDMA_PMS_SPI3_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock EDMA-SPI3 permission control registers."
              }
            },
            "EDMA_PMS_SPI3": {
              "ATTR1": {
                "bit": 0,
                "description": "This field is used to configure the permission of SPI3 accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              },
              "ATTR2": {
                "bit": 2,
                "description": "This field is used to configure the permission of SPI3 accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              }
            },
            "EDMA_PMS_UHCI0_LOCK": {
              "EDMA_PMS_UHCI0_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock EDMA-UHCI0 permission control registers."
              }
            },
            "EDMA_PMS_UHCI0": {
              "ATTR1": {
                "bit": 0,
                "description": "This field is used to configure the permission of UHCI0 accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              },
              "ATTR2": {
                "bit": 2,
                "description": "This field is used to configure the permission of UHCI0 accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              }
            },
            "EDMA_PMS_I2S0_LOCK": {
              "EDMA_PMS_I2S0_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock EDMA-I2S0 permission control registers."
              }
            },
            "EDMA_PMS_I2S0": {
              "ATTR1": {
                "bit": 0,
                "description": "This field is used to configure the permission of I2S0 accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              },
              "ATTR2": {
                "bit": 2,
                "description": "This field is used to configure the permission of I2S0 accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              }
            },
            "EDMA_PMS_I2S1_LOCK": {
              "EDMA_PMS_I2S1_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock EDMA-I2S1 permission control registers."
              }
            },
            "EDMA_PMS_I2S1": {
              "ATTR1": {
                "bit": 0,
                "description": "This field is used to configure the permission of I2S1 accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              },
              "ATTR2": {
                "bit": 2,
                "description": "This field is used to configure the permission of I2S1 accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              }
            },
            "EDMA_PMS_LCD_CAM_LOCK": {
              "EDMA_PMS_LCD_CAM_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock EDMA-LCD/CAM permission control registers."
              }
            },
            "EDMA_PMS_LCD_CAM": {
              "ATTR1": {
                "bit": 0,
                "description": "This field is used to configure the permission of LCD/CAM accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              },
              "ATTR2": {
                "bit": 2,
                "description": "This field is used to configure the permission of LCD/CAM accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              }
            },
            "EDMA_PMS_AES_LOCK": {
              "EDMA_PMS_AES_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock EDMA-AES permission control registers."
              }
            },
            "EDMA_PMS_AES": {
              "ATTR1": {
                "bit": 0,
                "description": "This field is used to configure the permission of AES accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              },
              "ATTR2": {
                "bit": 2,
                "description": "This field is used to configure the permission of AES accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              }
            },
            "EDMA_PMS_SHA_LOCK": {
              "EDMA_PMS_SHA_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock EDMA-SHA permission control registers."
              }
            },
            "EDMA_PMS_SHA": {
              "ATTR1": {
                "bit": 0,
                "description": "This field is used to configure the permission of SHA accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              },
              "ATTR2": {
                "bit": 2,
                "description": "This field is used to configure the permission of SHA accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              }
            },
            "EDMA_PMS_ADC_DAC_LOCK": {
              "EDMA_PMS_ADC_DAC_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock EDMA-ADC/DAC permission control registers."
              }
            },
            "EDMA_PMS_ADC_DAC": {
              "ATTR1": {
                "bit": 0,
                "description": "This field is used to configure the permission of ADC/DAC accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              },
              "ATTR2": {
                "bit": 2,
                "description": "This field is used to configure the permission of ADC/DAC accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              }
            },
            "EDMA_PMS_RMT_LOCK": {
              "EDMA_PMS_RMT_LOCK": {
                "bit": 0,
                "description": "Set 1 to lock EDMA-RMT permission control registers."
              }
            },
            "EDMA_PMS_RMT": {
              "ATTR1": {
                "bit": 0,
                "description": "This field is used to configure the permission of RMT accessing address, which is larger than boundary 0 and less than boundary 1, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              },
              "ATTR2": {
                "bit": 2,
                "description": "This field is used to configure the permission of RMT accessing address, which is larger than boundary 1 and less than boundary 2, through EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to enable write permission.",
                "width": 2
              }
            },
            "CLOCK_GATE": {
              "REG_CLK_EN": {
                "bit": 0,
                "description": "Set 1 to enable clock gate function."
              }
            },
            "RTC_PMS": {
              "DIS_RTC_CPU": {
                "bit": 0,
                "description": "Set 1 to disable rtc coprocessor."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Sensitive Date register.",
                "width": 28
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x60003000",
              "irq": 60
            },
            {
              "name": "SPI1",
              "base": "0x60002000",
              "irq": 20
            },
            {
              "name": "SPI2",
              "base": "0x60024000",
              "irq": 21
            },
            {
              "name": "SPI3",
              "base": "0x60025000",
              "irq": 22
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "SPI0 control register."
            },
            "CTRL1": {
              "offset": "0x0C",
              "size": 32,
              "description": "SPI0 control 1 register."
            },
            "CTRL2": {
              "offset": "0x10",
              "size": 32,
              "description": "SPI0 control 2 register."
            },
            "CLOCK": {
              "offset": "0x14",
              "size": 32,
              "description": "SPI_CLK clock division register when SPI0 accesses to flash."
            },
            "USER": {
              "offset": "0x18",
              "size": 32,
              "description": "SPI0 user register."
            },
            "USER1": {
              "offset": "0x1C",
              "size": 32,
              "description": "SPI0 user1 register."
            },
            "USER2": {
              "offset": "0x20",
              "size": 32,
              "description": "SPI0 user2 register."
            },
            "RD_STATUS": {
              "offset": "0x2C",
              "size": 32,
              "description": "SPI0 read control register."
            },
            "EXT_ADDR": {
              "offset": "0x30",
              "size": 32,
              "description": "SPI0 extended address register."
            },
            "MISC": {
              "offset": "0x34",
              "size": 32,
              "description": "SPI0 misc register"
            },
            "CACHE_FCTRL": {
              "offset": "0x3C",
              "size": 32,
              "description": "SPI0 external RAM bit mode control register."
            },
            "CACHE_SCTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "SPI0 external RAM control register"
            },
            "SRAM_CMD": {
              "offset": "0x44",
              "size": 32,
              "description": "SPI0 external RAM mode control register"
            },
            "SRAM_DRD_CMD": {
              "offset": "0x48",
              "size": 32,
              "description": "SPI0 external RAM DDR read command control register"
            },
            "SRAM_DWR_CMD": {
              "offset": "0x4C",
              "size": 32,
              "description": "SPI0 external RAM DDR write command control register"
            },
            "SRAM_CLK": {
              "offset": "0x50",
              "size": 32,
              "description": "SPI_CLK clock division register when SPI0 accesses to Ext_RAM."
            },
            "FSM": {
              "offset": "0x54",
              "size": 32,
              "description": "SPI0 state machine(FSM) status register."
            },
            "TIMING_CALI": {
              "offset": "0xA8",
              "size": 32,
              "description": "SPI0 timing compensation register when accesses to flash."
            },
            "DIN_MODE": {
              "offset": "0xAC",
              "size": 32,
              "description": "MSPI input timing delay mode control register when accesses to flash."
            },
            "DIN_NUM": {
              "offset": "0xB0",
              "size": 32,
              "description": "MSPI input timing delay number control register when accesses to flash."
            },
            "DOUT_MODE": {
              "offset": "0xB4",
              "size": 32,
              "description": "MSPI output timing delay mode control register when accesses to flash."
            },
            "SPI_SMEM_TIMING_CALI": {
              "offset": "0xBC",
              "size": 32,
              "description": "SPI0 Ext_RAM timing compensation register."
            },
            "SPI_SMEM_DIN_MODE": {
              "offset": "0xC0",
              "size": 32,
              "description": "MSPI input timing delay mode control register when accesses to Ext_RAM."
            },
            "SPI_SMEM_DIN_NUM": {
              "offset": "0xC4",
              "size": 32,
              "description": "MSPI input timing delay number control register when accesses to Ext_RAM."
            },
            "SPI_SMEM_DOUT_MODE": {
              "offset": "0xC8",
              "size": 32,
              "description": "MSPI output timing delay mode control register when accesses to Ext_RAM."
            },
            "ECC_CTRL": {
              "offset": "0xCC",
              "size": 32,
              "description": "MSPI ECC control register"
            },
            "ECC_ERR_ADDR": {
              "offset": "0xD0",
              "size": 32,
              "description": "MSPI ECC error address register"
            },
            "ECC_ERR_BIT": {
              "offset": "0xD4",
              "size": 32,
              "description": "MSPI ECC error bits register"
            },
            "SPI_SMEM_AC": {
              "offset": "0xDC",
              "size": 32,
              "description": "MSPI external RAM ECC and SPI CS timing control register"
            },
            "DDR": {
              "offset": "0xE0",
              "size": 32,
              "description": "SPI0 flash DDR mode control register"
            },
            "SPI_SMEM_DDR": {
              "offset": "0xE4",
              "size": 32,
              "description": "SPI0 external RAM DDR mode control register"
            },
            "CLOCK_GATE": {
              "offset": "0xE8",
              "size": 32,
              "description": "SPI0 clk_gate register"
            },
            "CORE_CLK_SEL": {
              "offset": "0xEC",
              "size": 32,
              "description": "SPI0 module clock select register"
            },
            "INT_ENA": {
              "offset": "0xF0",
              "size": 32,
              "description": "SPI1 interrupt enable register"
            },
            "INT_CLR": {
              "offset": "0xF4",
              "size": 32,
              "description": "SPI1 interrupt clear register"
            },
            "INT_RAW": {
              "offset": "0xF8",
              "size": 32,
              "description": "SPI1 interrupt raw register"
            },
            "INT_ST": {
              "offset": "0xFC",
              "size": 32,
              "description": "SPI1 interrupt status register"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "SPI0 version control register"
            }
          },
          "bits": {
            "CTRL": {
              "FDUMMY_OUT": {
                "bit": 3,
                "description": "In the DUMMY phase the signal level of SPI bus is output by the SPI0 controller."
              },
              "FDOUT_OCT": {
                "bit": 4,
                "description": "Set this bit to enable 8-bit-mode(8-bm) in DOUT phase."
              },
              "FDIN_OCT": {
                "bit": 5,
                "description": "Set this bit to enable 8-bit-mode(8-bm) in DIN phase."
              },
              "FADDR_OCT": {
                "bit": 6,
                "description": "Set this bit to enable 8-bit-mode(8-bm) in ADDR phase."
              },
              "FCMD_DUAL": {
                "bit": 7,
                "description": "Set this bit to enable 2-bit-mode(2-bm) in CMD phase."
              },
              "FCMD_QUAD": {
                "bit": 8,
                "description": "Set this bit to enable 4-bit-mode(4-bm) in CMD phase."
              },
              "FCMD_OCT": {
                "bit": 9,
                "description": "Set this bit to enable 8-bit-mode(8-bm) in CMD phase."
              },
              "FASTRD_MODE": {
                "bit": 13,
                "description": "This bit should be set when SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QUAD or SPI_MEM_FREAD_DUAL is set."
              },
              "FREAD_DUAL": {
                "bit": 14,
                "description": "In hardware 0x3B read operation, DIN phase apply 2 signals. 1: enable 0: disable."
              },
              "Q_POL": {
                "bit": 18,
                "description": "The bit is used to set MISO line polarity, 1: high 0, low"
              },
              "D_POL": {
                "bit": 19,
                "description": "The bit is used to set MOSI line polarity, 1: high 0, low"
              },
              "FREAD_QUAD": {
                "bit": 20,
                "description": "In hardware 0x6B read operation, DIN phase apply 4 signals(4-bit-mode). 1: enable 0: disable."
              },
              "WP": {
                "bit": 21,
                "description": "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              },
              "FREAD_DIO": {
                "bit": 23,
                "description": "In hardware 0xBB read operation, ADDR phase and DIN phase apply 2 signals(2-bit-mode). 1: enable 0: disable."
              },
              "FREAD_QIO": {
                "bit": 24,
                "description": "In hardware 0xEB read operation, ADDR phase and DIN phase apply 4 signals(4-bit-mode). 1: enable 0: disable."
              }
            },
            "CTRL1": {
              "CLK_MODE": {
                "bit": 0,
                "description": "SPI Bus clock (SPI_CLK) mode bits. 0: SPI Bus clock (SPI_CLK) is off when CS inactive 1: SPI_CLK is delayed one cycle after SPI_CS inactive 2: SPI_CLK is delayed two cycles after SPI_CS inactive 3: SPI_CLK is always on.",
                "width": 2
              },
              "RXFIFO_RST": {
                "bit": 30,
                "description": "SPI0 RX FIFO reset signal. Set this bit and clear it before SPI0 transfer starts."
              }
            },
            "CTRL2": {
              "CS_SETUP_TIME": {
                "bit": 0,
                "description": "(cycles-1) of PREP phase by SPI_CLK, which is the SPI_CS setup time. These bits are combined with SPI_MEM_CS_SETUP bit.",
                "width": 5
              },
              "CS_HOLD_TIME": {
                "bit": 5,
                "description": "SPI Bus CS (SPI_CS) signal is delayed to inactive by SPI Bus clock (SPI_CLK), which is the SPI_CS hold time in non-ECC mode. These bits are combined with SPI_MEM_CS_HOLD bit.",
                "width": 5
              },
              "ECC_CS_HOLD_TIME": {
                "bit": 10,
                "description": "SPI_MEM_CS_HOLD_TIME + SPI_MEM_ECC_CS_HOLD_TIME is the SPI_CS hold cycle in ECC mode when accessed flash.",
                "width": 3
              },
              "ECC_SKIP_PAGE_CORNER": {
                "bit": 13,
                "description": "1: MSPI skips page corner when accesses flash. 0: Not skip page corner when accesses flash."
              },
              "ECC_16TO18_BYTE_EN": {
                "bit": 14,
                "description": "Set this bit to enable MSPI ECC 16 bytes data with 2 ECC bytes mode when accesses flash."
              },
              "CS_HOLD_DELAY": {
                "bit": 25,
                "description": "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles.",
                "width": 6
              },
              "SYNC_RESET": {
                "bit": 31,
                "description": "The FSM will be reset."
              }
            },
            "CLOCK": {
              "CLKCNT_L": {
                "bit": 0,
                "description": "It must equal to the value of SPI_MEM_CLKCNT_N.",
                "width": 8
              },
              "CLKCNT_H": {
                "bit": 8,
                "description": "It must be a floor value of ((SPI_MEM_CLKCNT_N+1)/2-1).",
                "width": 8
              },
              "CLKCNT_N": {
                "bit": 16,
                "description": "When SPI0 accesses flash, f_SPI_CLK = f_MSPI_CORE_CLK/(SPI_MEM_CLKCNT_N+1)",
                "width": 8
              },
              "CLK_EQU_SYSCLK": {
                "bit": 31,
                "description": "When SPI0 accesses flash, set this bit in 1-division mode, f_SPI_CLK = f_MSPI_CORE_CLK."
              }
            },
            "USER": {
              "CS_HOLD": {
                "bit": 6,
                "description": "Set this bit to keep SPI_CS low when MSPI is in DONE state."
              },
              "CS_SETUP": {
                "bit": 7,
                "description": "Set this bit to keep SPI_CS low when MSPI is in PREP state."
              },
              "CK_OUT_EDGE": {
                "bit": 9,
                "description": "This bit, combined with SPI_MEM_CK_IDLE_EDGE bit, is used to change the clock mode 0~3 of SPI_CLK."
              },
              "USR_DUMMY_IDLE": {
                "bit": 26,
                "description": "SPI_CLK is disabled(No clock edges) in DUMMY phase when the bit is enable."
              },
              "USR_DUMMY": {
                "bit": 29,
                "description": "This bit enable the DUMMY phase of an SPI transfer."
              }
            },
            "USER1": {
              "USR_DUMMY_CYCLELEN": {
                "bit": 0,
                "description": "The SPI_CLK cycle length minus 1 of DUMMY phase.",
                "width": 6
              },
              "USR_ADDR_BITLEN": {
                "bit": 26,
                "description": "The length in bits of ADDR phase. The register value shall be (bit_num-1).",
                "width": 6
              }
            },
            "USER2": {
              "USR_COMMAND_VALUE": {
                "bit": 0,
                "description": "The value of user defined(USR) command.",
                "width": 16
              },
              "USR_COMMAND_BITLEN": {
                "bit": 28,
                "description": "The length in bits of CMD phase. The register value shall be (bit_num-1)",
                "width": 4
              }
            },
            "RD_STATUS": {
              "WB_MODE": {
                "bit": 16,
                "description": "Mode bits in the flash fast read mode  it is combined with SPI_MEM_FASTRD_MODE bit.",
                "width": 8
              }
            },
            "EXT_ADDR": {
              "EXT_ADDR": {
                "bit": 0,
                "description": "The register are the higher 32bits in the 64 bits address mode.",
                "width": 32
              }
            },
            "MISC": {
              "FSUB_PIN": {
                "bit": 7,
                "description": "Flash is connected to SPI SUBPIN bus."
              },
              "SSUB_PIN": {
                "bit": 8,
                "description": "Ext_RAM is connected to SPI SUBPIN bus."
              },
              "CK_IDLE_EDGE": {
                "bit": 9,
                "description": "1: SPI_CLK line is high when idle. 0: SPI_CLK line is low when idle"
              },
              "CS_KEEP_ACTIVE": {
                "bit": 10,
                "description": "SPI_CS line keep low when the bit is set."
              }
            },
            "CACHE_FCTRL": {
              "CACHE_REQ_EN": {
                "bit": 0,
                "description": "Set this bit to enable Cache's access and SPI0's transfer."
              },
              "CACHE_USR_CMD_4BYTE": {
                "bit": 1,
                "description": "Set this bit to enable SPI0 read flash with 32 bits address. The value of SPI_MEM_USR_ADDR_BITLEN should be 31."
              },
              "CACHE_FLASH_USR_CMD": {
                "bit": 2,
                "description": "1: The command value of SPI0 reads flash is SPI_MEM_USR_COMMAND_VALUE. 0: Hardware read command value, controlled by SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QUAD, SPI_MEM_FREAD_DUAL and SPI_MEM_FASTRD_MODE bits."
              },
              "FDIN_DUAL": {
                "bit": 3,
                "description": "When SPI0 accesses to flash, set this bit to enable 2-bm in DIN phase."
              },
              "FDOUT_DUAL": {
                "bit": 4,
                "description": "When SPI0 accesses to flash, set this bit to enable 2-bm in DOUT phase."
              },
              "FADDR_DUAL": {
                "bit": 5,
                "description": "When SPI0 accesses to flash, set this bit to enable 2-bm in ADDR phase."
              },
              "FDIN_QUAD": {
                "bit": 6,
                "description": "When SPI0 accesses to flash, set this bit to enable 4-bm in DIN phase."
              },
              "FDOUT_QUAD": {
                "bit": 7,
                "description": "When SPI0 accesses to flash, set this bit to enable 4-bm in DOUT phase."
              },
              "FADDR_QUAD": {
                "bit": 8,
                "description": "When SPI0 accesses to flash, set this bit to enable 4-bm in ADDR phase."
              }
            },
            "CACHE_SCTRL": {
              "CACHE_USR_SCMD_4BYTE": {
                "bit": 0,
                "description": "Set this bit to enable SPI0 read Ext_RAM with 32 bits address. The value of SPI_MEM_SRAM_ADDR_BITLEN should be 31."
              },
              "USR_SRAM_DIO": {
                "bit": 1,
                "description": "Set the bit to enable 2-bm in all the phases of SPI0 Ext_RAM transfer."
              },
              "USR_SRAM_QIO": {
                "bit": 2,
                "description": "Set the bit to enable QPI mode in all SPI0 Ext_RAM transfer."
              },
              "USR_WR_SRAM_DUMMY": {
                "bit": 3,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable DUMMY phase in write operations."
              },
              "USR_RD_SRAM_DUMMY": {
                "bit": 4,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable DUMMY phase in read operations."
              },
              "CACHE_SRAM_USR_RCMD": {
                "bit": 5,
                "description": "1: The command value of SPI0 read Ext_RAM is SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE. 0: The value is 0x2."
              },
              "SRAM_RDUMMY_CYCLELEN": {
                "bit": 6,
                "description": "When SPI0 accesses to Ext_RAM, it is the SPI_CLK cycles minus 1 of DUMMY phase in read data transfer.",
                "width": 6
              },
              "SRAM_ADDR_BITLEN": {
                "bit": 14,
                "description": "When SPI0 accesses to Ext_RAM, it is the length in bits of ADDR phase. The register value shall be (bit_num-1).",
                "width": 6
              },
              "CACHE_SRAM_USR_WCMD": {
                "bit": 20,
                "description": "1: The command value of SPI0 write Ext_RAM is SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE. 0: The value is 0x3."
              },
              "SRAM_OCT": {
                "bit": 21,
                "description": "Set the bit to enable OPI mode in all SPI0 Ext_RAM transfer."
              },
              "SRAM_WDUMMY_CYCLELEN": {
                "bit": 22,
                "description": "When SPI0 accesses to Ext_RAM, it is the SPI_CLK cycles minus 1 of DUMMY phase in write data transfer.",
                "width": 6
              }
            },
            "SRAM_CMD": {
              "SCLK_MODE": {
                "bit": 0,
                "description": "SPI_CLK mode bits  when SPI0 accesses to Ext_RAM. 0: SPI_CLK is off when CS inactive 1: SPI_CLK is delayed one cycle after CS inactive 2: SPI_CLK is delayed two cycles after CS inactive 3: SPI_CLK is always on.",
                "width": 2
              },
              "SWB_MODE": {
                "bit": 2,
                "description": "Mode bits when SPI0 accesses to Ext_RAM.",
                "width": 8
              },
              "SDIN_DUAL": {
                "bit": 10,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable 2-bm in DIN phase."
              },
              "SDOUT_DUAL": {
                "bit": 11,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable 2-bm in DOUT phase."
              },
              "SADDR_DUAL": {
                "bit": 12,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable 2-bm in ADDR phase."
              },
              "SCMD_DUAL": {
                "bit": 13,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable 2-bm in CMD phase."
              },
              "SDIN_QUAD": {
                "bit": 14,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable 4-bm in DIN phase."
              },
              "SDOUT_QUAD": {
                "bit": 15,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable 4-bm in DOUT phase."
              },
              "SADDR_QUAD": {
                "bit": 16,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable 4-bm in ADDR phase."
              },
              "SCMD_QUAD": {
                "bit": 17,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable 4-bm in CMD phase."
              },
              "SDIN_OCT": {
                "bit": 18,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable 8-bm in DIN phase."
              },
              "SDOUT_OCT": {
                "bit": 19,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable 8-bm in DOUT phase."
              },
              "SADDR_OCT": {
                "bit": 20,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable 8-bm in ADDR phase."
              },
              "SCMD_OCT": {
                "bit": 21,
                "description": "When SPI0 accesses to Ext_RAM, set this bit to enable 8-bm in CMD phase."
              },
              "SDUMMY_OUT": {
                "bit": 22,
                "description": "When SPI0 accesses to Ext_RAM, in the DUMMY phase the signal level of SPI bus is output by the SPI0 controller."
              }
            },
            "SRAM_DRD_CMD": {
              "CACHE_SRAM_USR_RD_CMD_VALUE": {
                "bit": 0,
                "description": "When SPI0 reads Ext_RAM, it is the command value of CMD phase.",
                "width": 16
              },
              "CACHE_SRAM_USR_RD_CMD_BITLEN": {
                "bit": 28,
                "description": "When SPI0 reads Ext_RAM, it is the length in bits of CMD phase. The register value shall be (bit_num-1).",
                "width": 4
              }
            },
            "SRAM_DWR_CMD": {
              "CACHE_SRAM_USR_WR_CMD_VALUE": {
                "bit": 0,
                "description": "When SPI0 writes Ext_RAM, it is the command value of CMD phase.",
                "width": 16
              },
              "CACHE_SRAM_USR_WR_CMD_BITLEN": {
                "bit": 28,
                "description": "When SPI0 writes Ext_RAM, it is the length in bits of CMD phase. The register value shall be (bit_num-1).",
                "width": 4
              }
            },
            "SRAM_CLK": {
              "SCLKCNT_L": {
                "bit": 0,
                "description": "It must equal to the value of SPI_MEM_SCLKCNT_N.",
                "width": 8
              },
              "SCLKCNT_H": {
                "bit": 8,
                "description": "It must be a floor value of ((SPI_MEM_SCLKCNT_N+1)/2-1).",
                "width": 8
              },
              "SCLKCNT_N": {
                "bit": 16,
                "description": "When SPI0 accesses to Ext_RAM, f_SPI_CLK = f_MSPI_CORE_CLK/(SPI_MEM_SCLKCNT_N+1)",
                "width": 8
              },
              "SCLK_EQU_SYSCLK": {
                "bit": 31,
                "description": "When SPI0 accesses to Ext_RAM, set this bit in 1-division mode, f_SPI_CLK = f_MSPI_CORE_CLK."
              }
            },
            "FSM": {
              "ST": {
                "bit": 0,
                "description": "The status of SPI0 state machine. 0: idle state(IDLE), 1: preparation state(PREP), 2: send command state(CMD), 3: send address state(ADDR), 4: red data state(DIN), 5:write data state(DOUT), 6: wait state(DUMMY), 7: done state(DONE).",
                "width": 3
              }
            },
            "TIMING_CALI": {
              "TIMING_CLK_ENA": {
                "bit": 0,
                "description": "Set this bit to power on HCLK. When PLL is powered on, the frequency of HCLK equals to that of PLL. Otherwise, the frequency equals to that of XTAL."
              },
              "TIMING_CALI": {
                "bit": 1,
                "description": "Set this bit to add extra SPI_CLK cycles in DUMMY phase for all reading operations."
              },
              "EXTRA_DUMMY_CYCLELEN": {
                "bit": 2,
                "description": "Extra SPI_CLK cycles added in DUMMY phase for timing compensation, when SPI0 accesses to flash. Active when SPI_MEM_TIMING_CALI bit is set.",
                "width": 3
              }
            },
            "DIN_MODE": {
              "DIN0_MODE": {
                "bit": 0,
                "description": "SPI_D input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN0_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN0_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN0_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN0_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN0_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "DIN1_MODE": {
                "bit": 3,
                "description": "SPI_Q input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN3_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN3_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN3_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN3_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN3_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "DIN2_MODE": {
                "bit": 6,
                "description": "SPI_WP input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN6_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN6_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN6_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN6_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN6_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "DIN3_MODE": {
                "bit": 9,
                "description": "SPI_HD input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN9_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN9_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN9_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN9_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN9_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "DIN4_MODE": {
                "bit": 12,
                "description": "SPI_IO4 input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN12_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN12_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN12_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN12_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN12_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "DIN5_MODE": {
                "bit": 15,
                "description": "SPI_IO5 input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN15_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN15_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN15_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN15_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN15_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "DIN6_MODE": {
                "bit": 18,
                "description": "SPI_IO6 input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN18_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN18_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN18_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN18_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN18_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "DIN7_MODE": {
                "bit": 21,
                "description": "SPI_IO7 input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DIN21_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DIN21_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DIN21_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DIN21_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DIN21_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "DINS_MODE": {
                "bit": 24,
                "description": "SPI_DQS input delay mode. 0: No delay. 1: Delay for (SPI_MEM_DINS_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_MEM_DINS_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_MEM_DINS_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_MEM_DINS_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_MEM_DINS_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              }
            },
            "DIN_NUM": {
              "DIN0_NUM": {
                "bit": 0,
                "description": "SPI_D input delay number.",
                "width": 2
              },
              "DIN1_NUM": {
                "bit": 2,
                "description": "SPI_Q input delay number.",
                "width": 2
              },
              "DIN2_NUM": {
                "bit": 4,
                "description": "SPI_WP input delay number.",
                "width": 2
              },
              "DIN3_NUM": {
                "bit": 6,
                "description": "SPI_HD input delay number.",
                "width": 2
              },
              "DIN4_NUM": {
                "bit": 8,
                "description": "SPI_IO4 input delay number.",
                "width": 2
              },
              "DIN5_NUM": {
                "bit": 10,
                "description": "SPI_IO5 input delay number.",
                "width": 2
              },
              "DIN6_NUM": {
                "bit": 12,
                "description": "SPI_IO6 input delay number.",
                "width": 2
              },
              "DIN7_NUM": {
                "bit": 14,
                "description": "SPI_IO7 input delay number.",
                "width": 2
              },
              "DINS_NUM": {
                "bit": 16,
                "description": "SPI_DQS input delay number.",
                "width": 2
              }
            },
            "DOUT_MODE": {
              "DOUT0_MODE": {
                "bit": 0,
                "description": "SPI_D output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "DOUT1_MODE": {
                "bit": 1,
                "description": "SPI_Q output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "DOUT2_MODE": {
                "bit": 2,
                "description": "SPI_WP output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "DOUT3_MODE": {
                "bit": 3,
                "description": "SPI_HD output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "DOUT4_MODE": {
                "bit": 4,
                "description": "SPI_IO4 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "DOUT5_MODE": {
                "bit": 5,
                "description": "SPI_IO5 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "DOUT6_MODE": {
                "bit": 6,
                "description": "SPI_IO6 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "DOUT7_MODE": {
                "bit": 7,
                "description": "SPI_IO7 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "DOUTS_MODE": {
                "bit": 8,
                "description": "SPI_DQS output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              }
            },
            "SPI_SMEM_TIMING_CALI": {
              "SPI_SMEM_TIMING_CLK_ENA": {
                "bit": 0,
                "description": "Set this bit to power on HCLK. When PLL is powered on, the frequency of HCLK equals to that of PLL. Otherwise, the frequency equals to that of XTAL."
              },
              "SPI_SMEM_TIMING_CALI": {
                "bit": 1,
                "description": "Set this bit to add extra SPI_CLK cycles in DUMMY phase for all reading operations."
              },
              "SPI_SMEM_EXTRA_DUMMY_CYCLELEN": {
                "bit": 2,
                "description": "Extra SPI_CLK cycles added in DUMMY phase for timing compensation, when SPI0 accesses to Ext_RAM. Active when SPI_SMEM_TIMING_CALI bit is set.",
                "width": 3
              }
            },
            "SPI_SMEM_DIN_MODE": {
              "SPI_SMEM_DIN0_MODE": {
                "bit": 0,
                "description": "SPI_D input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN0_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN0_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN0_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN0_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN0_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "SPI_SMEM_DIN1_MODE": {
                "bit": 3,
                "description": "SPI_Q input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN3_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN3_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN3_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN3_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN3_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "SPI_SMEM_DIN2_MODE": {
                "bit": 6,
                "description": "SPI_WP input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN6_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN6_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN6_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN6_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN6_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "SPI_SMEM_DIN3_MODE": {
                "bit": 9,
                "description": "SPI_HD input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN9_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN9_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN9_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN9_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN9_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "SPI_SMEM_DIN4_MODE": {
                "bit": 12,
                "description": "SPI_IO4 input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN12_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN12_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN12_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN12_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN12_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "SPI_SMEM_DIN5_MODE": {
                "bit": 15,
                "description": "SPI_IO5 input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN15_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN15_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN15_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN15_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN15_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "SPI_SMEM_DIN6_MODE": {
                "bit": 18,
                "description": "SPI_IO6 input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN18_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN18_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN18_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN18_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN18_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "SPI_SMEM_DIN7_MODE": {
                "bit": 21,
                "description": "SPI_IO7 input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DIN21_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DIN21_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DIN21_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DIN21_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DIN21_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              },
              "SPI_SMEM_DINS_MODE": {
                "bit": 24,
                "description": "SPI_DQS input delay mode. 0: No delay. 1: Delay for (SPI_SMEM_DINS_NUM+1) cycles at MSPI_CORE_CLK negative edge. 2: Delay for (SPI_SMEM_DINS_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK positive edge. 3: Delay for (SPI_SMEM_DINS_NUM+1) cycles at HCLK positive edge and one cycle at MSPI_CORE_CLK negative edge. 4: Delay for (SPI_SMEM_DINS_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK positive edge. 5: Delay for (SPI_SMEM_DINS_NUM+1) cycles at HCLK negative edge and one cycle at MSPI_CORE_CLK negative edge.",
                "width": 3
              }
            },
            "SPI_SMEM_DIN_NUM": {
              "SPI_SMEM_DIN0_NUM": {
                "bit": 0,
                "description": "SPI_D input delay number.",
                "width": 2
              },
              "SPI_SMEM_DIN1_NUM": {
                "bit": 2,
                "description": "SPI_Q input delay number.",
                "width": 2
              },
              "SPI_SMEM_DIN2_NUM": {
                "bit": 4,
                "description": "SPI_WP input delay number.",
                "width": 2
              },
              "SPI_SMEM_DIN3_NUM": {
                "bit": 6,
                "description": "SPI_HD input delay number.",
                "width": 2
              },
              "SPI_SMEM_DIN4_NUM": {
                "bit": 8,
                "description": "SPI_IO4 input delay number.",
                "width": 2
              },
              "SPI_SMEM_DIN5_NUM": {
                "bit": 10,
                "description": "SPI_IO5 input delay number.",
                "width": 2
              },
              "SPI_SMEM_DIN6_NUM": {
                "bit": 12,
                "description": "SPI_IO6 input delay number.",
                "width": 2
              },
              "SPI_SMEM_DIN7_NUM": {
                "bit": 14,
                "description": "SPI_IO7 input delay number.",
                "width": 2
              },
              "SPI_SMEM_DINS_NUM": {
                "bit": 16,
                "description": "SPI_DQS input delay number.",
                "width": 2
              }
            },
            "SPI_SMEM_DOUT_MODE": {
              "SPI_SMEM_DOUT0_MODE": {
                "bit": 0,
                "description": "SPI_D output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "SPI_SMEM_DOUT1_MODE": {
                "bit": 1,
                "description": "SPI_Q output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "SPI_SMEM_DOUT2_MODE": {
                "bit": 2,
                "description": "SPI_WP output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "SPI_SMEM_DOUT3_MODE": {
                "bit": 3,
                "description": "SPI_HD output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "SPI_SMEM_DOUT4_MODE": {
                "bit": 4,
                "description": "SPI_IO4 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "SPI_SMEM_DOUT5_MODE": {
                "bit": 5,
                "description": "SPI_IO5 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "SPI_SMEM_DOUT6_MODE": {
                "bit": 6,
                "description": "SPI_IO6 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "SPI_SMEM_DOUT7_MODE": {
                "bit": 7,
                "description": "SPI_IO7 output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              },
              "SPI_SMEM_DOUTS_MODE": {
                "bit": 8,
                "description": "SPI_DQS output delay mode. 0: No delay. 1: Delay one cycle at MSPI_CORE_CLK negative edge."
              }
            },
            "ECC_CTRL": {
              "ECC_ERR_INT_NUM": {
                "bit": 0,
                "description": "Set the error times of MSPI ECC read to generate MSPI SPI_MEM_ECC_ERR_INT interrupt.",
                "width": 8
              },
              "SPI_FMEM_ECC_ERR_INT_EN": {
                "bit": 8,
                "description": "Set this bit to calculate the error times of MSPI ECC read when accesses to flash."
              }
            },
            "ECC_ERR_ADDR": {
              "ECC_ERR_ADDR": {
                "bit": 0,
                "description": "These bits show the first MSPI ECC error address when SPI_FMEM_ECC_ERR_INT_EN/SPI_SMEM_ECC_ERR_INT_EN is set and accessed to flash/Ext_RAM, including ECC byte error and data error. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set.",
                "width": 32
              }
            },
            "ECC_ERR_BIT": {
              "ECC_DATA_ERR_BIT": {
                "bit": 6,
                "description": "It records the first ECC data error bit number when SPI_FMEM_ECC_ERR_INT_EN/SPI_SMEM_ECC_ERR_INT_EN is set and accessed to flash/Ext_RAM. The value ranges from 0~127, corresponding to the bit number in 16 data bytes. It is cleared by SPI_MEM_ECC_ERR_INT_CLR bit.",
                "width": 7
              },
              "ECC_CHK_ERR_BIT": {
                "bit": 13,
                "description": "When SPI_MEM_ECC_BYTE_ERR is set, these bits show the error bit number of ECC byte.",
                "width": 3
              },
              "ECC_BYTE_ERR": {
                "bit": 16,
                "description": "It records the first ECC byte error when SPI_FMEM_ECC_ERR_INT_EN/SPI_SMEM_ECC_ERR_INT_EN is set and accessed to flash/Ext_RAM. It is cleared by SPI_MEM_ECC_ERR_INT_CLR bit."
              },
              "ECC_ERR_CNT": {
                "bit": 17,
                "description": "This bits show the error times of MSPI ECC read, including ECC byte error and data byte error. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set.",
                "width": 8
              }
            },
            "SPI_SMEM_AC": {
              "SPI_SMEM_CS_SETUP": {
                "bit": 0,
                "description": "Set this bit to keep SPI_CS low when MSPI is in PREP state."
              },
              "SPI_SMEM_CS_HOLD": {
                "bit": 1,
                "description": "Set this bit to keep SPI_CS low when MSPI is in DONE state."
              },
              "SPI_SMEM_CS_SETUP_TIME": {
                "bit": 2,
                "description": "(cycles-1) of PREP phase by SPI_CLK, which is the SPI_CS setup time. These bits are combined with SPI_MEM_CS_SETUP bit.",
                "width": 5
              },
              "SPI_SMEM_CS_HOLD_TIME": {
                "bit": 7,
                "description": "SPI Bus CS (SPI_CS) signal is delayed to inactive by SPI Bus clock (SPI_CLK), which is the SPI_CS hold time in non-ECC mode. These bits are combined with SPI_MEM_CS_HOLD bit.",
                "width": 5
              },
              "SPI_SMEM_ECC_CS_HOLD_TIME": {
                "bit": 12,
                "description": "SPI_SMEM_CS_HOLD_TIME + SPI_SMEM_ECC_CS_HOLD_TIME is the MSPI CS hold cycles in ECC mode when accesses to external RAM.",
                "width": 3
              },
              "SPI_SMEM_ECC_SKIP_PAGE_CORNER": {
                "bit": 15,
                "description": "1: MSPI skips page corner when accesses to external RAM. 0: Not skip page corner when accesses to external RAM."
              },
              "SPI_SMEM_ECC_16TO18_BYTE_EN": {
                "bit": 16,
                "description": "Set this bit to enable MSPI ECC 16 bytes data with 2 ECC bytes mode when accesses to external RAM."
              },
              "SPI_SMEM_ECC_ERR_INT_EN": {
                "bit": 24,
                "description": "Set this bit to calculate the error times of MSPI ECC read when accesses to external RAM."
              },
              "SPI_SMEM_CS_HOLD_DELAY": {
                "bit": 25,
                "description": "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to external RAM. tSHSL is (SPI_SMEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles.",
                "width": 6
              }
            },
            "DDR": {
              "SPI_FMEM_DDR_EN": {
                "bit": 0,
                "description": "1: in ddr mode,  0 in sdr mode"
              },
              "SPI_FMEM_VAR_DUMMY": {
                "bit": 1,
                "description": "Set the bit to enable variable dummy cycle in DDR mode."
              },
              "SPI_FMEM_DDR_RDAT_SWP": {
                "bit": 2,
                "description": "Set the bit to reorder RX data of the word in DDR mode."
              },
              "SPI_FMEM_DDR_WDAT_SWP": {
                "bit": 3,
                "description": "Set the bit to swap TX data of a word in DDR mode."
              },
              "SPI_FMEM_DDR_CMD_DIS": {
                "bit": 4,
                "description": "the bit is used to disable dual edge in CMD phase when ddr mode."
              },
              "SPI_FMEM_OUTMINBYTELEN": {
                "bit": 5,
                "description": "It is the minimum output data length in the panda device.",
                "width": 7
              },
              "SPI_FMEM_TX_DDR_MSK_EN": {
                "bit": 12,
                "description": "Set this bit to mask the first or the last byte in MSPI ECC DDR write mode, when accesses to flash."
              },
              "SPI_FMEM_RX_DDR_MSK_EN": {
                "bit": 13,
                "description": "Set this bit to mask the first or the last byte in MSPI ECC DDR read mode, when accesses to flash."
              },
              "SPI_FMEM_USR_DDR_DQS_THD": {
                "bit": 14,
                "description": "The delay number of data strobe which from memory based on SPI_CLK.",
                "width": 7
              },
              "SPI_FMEM_DDR_DQS_LOOP": {
                "bit": 21,
                "description": "1: Use internal signal  as data strobe, the strobe can not be delayed by input timing module. 0: Use input SPI_DQS signal from PAD as data strobe, the strobe can be delayed by input timing module"
              },
              "SPI_FMEM_DDR_DQS_LOOP_MODE": {
                "bit": 22,
                "description": "When SPI_FMEM_DDR_DQS_LOOP and SPI_FMEM_DDR_EN are set, 1: Use internal SPI_CLK  as data strobe. 0: Use internal ~SPI_CLK  as data strobe. Otherwise this bit is not active."
              },
              "SPI_FMEM_CLK_DIFF_EN": {
                "bit": 24,
                "description": "Set this bit to enable the differential SPI_CLK#."
              },
              "SPI_FMEM_HYPERBUS_MODE": {
                "bit": 25,
                "description": "Set this bit to enable the SPI HyperBus mode."
              },
              "SPI_FMEM_DQS_CA_IN": {
                "bit": 26,
                "description": "Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR."
              },
              "SPI_FMEM_HYPERBUS_DUMMY_2X": {
                "bit": 27,
                "description": "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses to flash or SPI1 accesses flash or sram."
              },
              "SPI_FMEM_CLK_DIFF_INV": {
                "bit": 28,
                "description": "Set this bit to invert SPI_DIFF when accesses to flash. ."
              },
              "SPI_FMEM_OCTA_RAM_ADDR": {
                "bit": 29,
                "description": "Set this bit to enable octa_ram address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
              },
              "SPI_FMEM_HYPERBUS_CA": {
                "bit": 30,
                "description": "Set this bit to enable HyperRAM address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
              }
            },
            "SPI_SMEM_DDR": {
              "EN": {
                "bit": 0,
                "description": "1: in ddr mode,  0 in sdr mode"
              },
              "SPI_SMEM_VAR_DUMMY": {
                "bit": 1,
                "description": "Set the bit to enable variable dummy cycle in spi ddr mode."
              },
              "RDAT_SWP": {
                "bit": 2,
                "description": "Set the bit to reorder rx data of the word in spi ddr mode."
              },
              "WDAT_SWP": {
                "bit": 3,
                "description": "Set the bit to reorder tx data of the word in spi ddr mode."
              },
              "CMD_DIS": {
                "bit": 4,
                "description": "the bit is used to disable dual edge in CMD phase when ddr mode."
              },
              "SPI_SMEM_OUTMINBYTELEN": {
                "bit": 5,
                "description": "It is the minimum output data length in the ddr psram.",
                "width": 7
              },
              "SPI_SMEM_TX_DDR_MSK_EN": {
                "bit": 12,
                "description": "Set this bit to mask the first or the last byte in MSPI ECC DDR write mode, when accesses to external RAM."
              },
              "SPI_SMEM_RX_DDR_MSK_EN": {
                "bit": 13,
                "description": "Set this bit to mask the first or the last byte in MSPI ECC DDR read mode, when accesses to external RAM."
              },
              "SPI_SMEM_USR_DDR_DQS_THD": {
                "bit": 14,
                "description": "The delay number of data strobe which from memory based on SPI_CLK.",
                "width": 7
              },
              "DQS_LOOP": {
                "bit": 21,
                "description": "1: Use internal signal  as data strobe, the strobe can not be delayed by input timing module. 0: Use input SPI_DQS signal from PAD as data strobe, the strobe can be delayed by input timing module"
              },
              "DQS_LOOP_MODE": {
                "bit": 22,
                "description": "When SPI_SMEM_DDR_DQS_LOOP and SPI_SMEM_DDR_EN are set, 1: Use internal SPI_CLK  as data strobe. 0: Use internal ~SPI_CLK  as data strobe. Otherwise this bit is not active."
              },
              "SPI_SMEM_CLK_DIFF_EN": {
                "bit": 24,
                "description": "Set this bit to enable the differential SPI_CLK#."
              },
              "SPI_SMEM_HYPERBUS_MODE": {
                "bit": 25,
                "description": "Set this bit to enable the SPI HyperBus mode."
              },
              "SPI_SMEM_DQS_CA_IN": {
                "bit": 26,
                "description": "Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR."
              },
              "SPI_SMEM_HYPERBUS_DUMMY_2X": {
                "bit": 27,
                "description": "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses to flash or SPI1 accesses flash or sram."
              },
              "SPI_SMEM_CLK_DIFF_INV": {
                "bit": 28,
                "description": "Set this bit to invert SPI_DIFF when accesses to external RAM. ."
              },
              "SPI_SMEM_OCTA_RAM_ADDR": {
                "bit": 29,
                "description": "Set this bit to enable octa_ram address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
              },
              "SPI_SMEM_HYPERBUS_CA": {
                "bit": 30,
                "description": "Set this bit to enable HyperRAM address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "Register clock gate enable signal. 1: Enable. 0: Disable."
              }
            },
            "CORE_CLK_SEL": {
              "CORE_CLK_SEL": {
                "bit": 0,
                "description": "When the digital system clock selects PLL clock and the frequency of PLL clock is 480MHz, the value of SPI_MEM_CORE_CLK_SEL:  0: SPI0/1 module clock (MSPI_CORE_CLK) is 80MHz. 1: MSPI_CORE_CLK is 120MHz.  2: MSPI_CORE_CLK is 160MHz. 3: MSPI_CORE_CLK is 240MHz. When the digital system clock selects PLL clock and the frequency of PLL clock is 320MHz, the value of SPI_MEM_CORE_CLK_SEL:  0: MSPI_CORE_CLK is 80MHz. 1: MSPI_CORE_CLK is 80MHz.  2: MSPI_CORE_CLK 160MHz. 3: Not used.",
                "width": 2
              }
            },
            "INT_ENA": {
              "TOTAL_TRANS_END_INT_ENA": {
                "bit": 2,
                "description": "The enable bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt."
              },
              "ECC_ERR_INT_ENA": {
                "bit": 4,
                "description": "The enable bit for SPI_MEM_ECC_ERR_INT interrupt."
              }
            },
            "INT_CLR": {
              "TOTAL_TRANS_END_INT_CLR": {
                "bit": 2,
                "description": "The clear bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt."
              },
              "ECC_ERR_INT_CLR": {
                "bit": 4,
                "description": "The clear bit for SPI_MEM_ECC_ERR_INT interrupt. SPI_MEM_ECC_ERR_ADDR and SPI_MEM_ECC_ERR_CNT will be cleared by the pulse of this bit."
              }
            },
            "INT_RAW": {
              "TOTAL_TRANS_END_INT_RAW": {
                "bit": 2,
                "description": "The raw bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt. 1: Triggered when SPI1 transfer is done and flash is already idle. When WRSR/PP/SE/BE/CE is sent and PES/PER command is sent, this bit is set when WRSR/PP/SE/BE/CE is success.  0: Others."
              },
              "ECC_ERR_INT_RAW": {
                "bit": 4,
                "description": "The raw bit for SPI_MEM_ECC_ERR_INT interrupt. When APB_CTRL_FECC_ERR_INT_EN is set and  APB_CTRL_SECC_ERR_INT_EN is cleared, this bit is triggered when the error times of SPI0/1 ECC read flash are equal or bigger than APB_CTRL_ECC_ERR_INT_NUM. When APB_CTRL_FECC_ERR_INT_EN is cleared and  APB_CTRL_SECC_ERR_INT_EN is set, this bit is triggered when the error times of SPI0/1 ECC read external RAM are equal or bigger than APB_CTRL_ECC_ERR_INT_NUM. When APB_CTRL_FECC_ERR_INT_EN and  APB_CTRL_SECC_ERR_INT_EN are set, this bit is triggered when the total error times of SPI0/1 ECC read external RAM and flash are equal or bigger than APB_CTRL_ECC_ERR_INT_NUM. When APB_CTRL_FECC_ERR_INT_EN and  APB_CTRL_SECC_ERR_INT_EN are cleared, this bit will not be triggered."
              }
            },
            "INT_ST": {
              "TOTAL_TRANS_END_INT_ST": {
                "bit": 2,
                "description": "The status bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt."
              },
              "ECC_ERR_INT_ST": {
                "bit": 4,
                "description": "The status bit for SPI_MEM_ECC_ERR_INT interrupt."
              }
            },
            "DATE": {
              "SPI_SMEM_SPICLK_FUN_DRV": {
                "bit": 0,
                "description": "The driver of SPI_CLK PAD  is controlled by the bits SPI_SMEM_SPICLK_FUN_DRV[1:0] when the bit SPI_SPICLK_PAD_DRV_CTL_EN is set and MSPI accesses to external RAM.",
                "width": 2
              },
              "SPI_FMEM_SPICLK_FUN_DRV": {
                "bit": 2,
                "description": "The driver of SPI_CLK PAD  is controlled by the bits SPI_FMEM_SPICLK_FUN_DRV[1:0] when the bit SPI_SPICLK_PAD_DRV_CTL_EN is set and MSPI accesses to flash.",
                "width": 2
              },
              "SPI_SPICLK_PAD_DRV_CTL_EN": {
                "bit": 4,
                "description": "SPI_CLK PAD driver control signal. 1: The driver of SPI_CLK PAD  is controlled by the bits SPI_FMEM_SPICLK_FUN_DRV[1:0] and SPI_SMEM_SPICLK_FUN_DRV[1:0]. 0: The driver of SPI_CLK PAD  is controlled by the bits IO_MUX_FUNC_DRV[1:0] of SPICLK PAD."
              },
              "DATE": {
                "bit": 5,
                "description": "SPI register version.",
                "width": 23
              }
            }
          }
        },
        "SYSTEM": {
          "instances": [
            {
              "name": "SYSTEM",
              "base": "0x600C0000"
            }
          ],
          "registers": {
            "CORE_1_CONTROL_0": {
              "offset": "0x00",
              "size": 32,
              "description": "Core0 control regiter 0"
            },
            "CORE_1_CONTROL_1": {
              "offset": "0x04",
              "size": 32,
              "description": "Core0 control regiter 1"
            },
            "CPU_PERI_CLK_EN": {
              "offset": "0x08",
              "size": 32,
              "description": "cpu_peripheral clock configuration register"
            },
            "CPU_PERI_RST_EN": {
              "offset": "0x0C",
              "size": 32,
              "description": "cpu_peripheral reset configuration regsiter"
            },
            "CPU_PER_CONF": {
              "offset": "0x10",
              "size": 32,
              "description": "cpu peripheral clock configuration register"
            },
            "MEM_PD_MASK": {
              "offset": "0x14",
              "size": 32,
              "description": "memory power down mask configuration register"
            },
            "PERIP_CLK_EN0": {
              "offset": "0x18",
              "size": 32,
              "description": "peripheral clock configuration regsiter 0"
            },
            "PERIP_CLK_EN1": {
              "offset": "0x1C",
              "size": 32,
              "description": "peripheral clock configuration regsiter 1"
            },
            "PERIP_RST_EN0": {
              "offset": "0x20",
              "size": 32,
              "description": "peripheral reset configuration register0"
            },
            "PERIP_RST_EN1": {
              "offset": "0x24",
              "size": 32,
              "description": "peripheral reset configuration regsiter 1"
            },
            "BT_LPCK_DIV_INT": {
              "offset": "0x28",
              "size": 32,
              "description": "low power clock frequent division factor configuration regsiter"
            },
            "BT_LPCK_DIV_FRAC": {
              "offset": "0x2C",
              "size": 32,
              "description": "low power clock configuration register"
            },
            "CPU_INTR_FROM_CPU_0": {
              "offset": "0x30",
              "size": 32,
              "description": "interrupt source register 0"
            },
            "CPU_INTR_FROM_CPU_1": {
              "offset": "0x34",
              "size": 32,
              "description": "interrupt source register 1"
            },
            "CPU_INTR_FROM_CPU_2": {
              "offset": "0x38",
              "size": 32,
              "description": "interrupt source register 2"
            },
            "CPU_INTR_FROM_CPU_3": {
              "offset": "0x3C",
              "size": 32,
              "description": "interrupt source register 3"
            },
            "RSA_PD_CTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "rsa memory power control register"
            },
            "EDMA_CTRL": {
              "offset": "0x44",
              "size": 32,
              "description": "EDMA control register"
            },
            "CACHE_CONTROL": {
              "offset": "0x48",
              "size": 32,
              "description": "Cache control register"
            },
            "EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL": {
              "offset": "0x4C",
              "size": 32,
              "description": "External memory encrypt and decrypt control register"
            },
            "RTC_FASTMEM_CONFIG": {
              "offset": "0x50",
              "size": 32,
              "description": "RTC fast memory configuration register"
            },
            "RTC_FASTMEM_CRC": {
              "offset": "0x54",
              "size": 32,
              "description": "RTC fast memory CRC control register"
            },
            "REDUNDANT_ECO_CTRL": {
              "offset": "0x58",
              "size": 32,
              "description": "******* Description ***********"
            },
            "CLOCK_GATE": {
              "offset": "0x5C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "SYSCLK_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "System clock configuration register."
            },
            "MEM_PVT": {
              "offset": "0x64",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_LVT_CONF": {
              "offset": "0x68",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_NVT_CONF": {
              "offset": "0x6C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_HVT_CONF": {
              "offset": "0x70",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_ERR_LVT_SITE0": {
              "offset": "0x74",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_ERR_NVT_SITE0": {
              "offset": "0x78",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_ERR_HVT_SITE0": {
              "offset": "0x7C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_ERR_LVT_SITE1": {
              "offset": "0x80",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_ERR_NVT_SITE1": {
              "offset": "0x84",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_ERR_HVT_SITE1": {
              "offset": "0x88",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_ERR_LVT_SITE2": {
              "offset": "0x8C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_ERR_NVT_SITE2": {
              "offset": "0x90",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_ERR_HVT_SITE2": {
              "offset": "0x94",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_ERR_LVT_SITE3": {
              "offset": "0x98",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_ERR_NVT_SITE3": {
              "offset": "0x9C",
              "size": 32,
              "description": "******* Description ***********"
            },
            "COMB_PVT_ERR_HVT_SITE3": {
              "offset": "0xA0",
              "size": 32,
              "description": "******* Description ***********"
            },
            "DATE": {
              "offset": "0xFFC",
              "size": 32,
              "description": "version register"
            }
          },
          "bits": {
            "CORE_1_CONTROL_0": {
              "CONTROL_CORE_1_RUNSTALL": {
                "bit": 0,
                "description": "Set 1 to stall core1"
              },
              "CONTROL_CORE_1_CLKGATE_EN": {
                "bit": 1,
                "description": "Set 1 to open core1 clock"
              },
              "CONTROL_CORE_1_RESETING": {
                "bit": 2,
                "description": "Set 1 to let core1 reset"
              }
            },
            "CORE_1_CONTROL_1": {
              "CONTROL_CORE_1_MESSAGE": {
                "bit": 0,
                "description": "it's only a R/W register, no function, software can write any value",
                "width": 32
              }
            },
            "CPU_PERI_CLK_EN": {
              "CLK_EN_ASSIST_DEBUG": {
                "bit": 6,
                "description": "Set 1 to open assist_debug module clock"
              },
              "CLK_EN_DEDICATED_GPIO": {
                "bit": 7,
                "description": "Set 1 to open dedicated_gpio module clk"
              }
            },
            "CPU_PERI_RST_EN": {
              "RST_EN_ASSIST_DEBUG": {
                "bit": 6,
                "description": "Set 1 to let assist_debug module reset"
              },
              "RST_EN_DEDICATED_GPIO": {
                "bit": 7,
                "description": "Set 1 to let dedicated_gpio module reset"
              }
            },
            "CPU_PER_CONF": {
              "CPUPERIOD_SEL": {
                "bit": 0,
                "description": "This field used to sel cpu clock frequent.",
                "width": 2
              },
              "PLL_FREQ_SEL": {
                "bit": 2,
                "description": "This field used to sel pll frequent."
              },
              "CPU_WAIT_MODE_FORCE_ON": {
                "bit": 3,
                "description": "Set 1 to force cpu_waiti_clk enable."
              },
              "CPU_WAITI_DELAY_NUM": {
                "bit": 4,
                "description": "This field used to set delay cycle when cpu enter waiti mode, after delay waiti_clk will close",
                "width": 4
              }
            },
            "MEM_PD_MASK": {
              "LSLP_MEM_PD_MASK": {
                "bit": 0,
                "description": "Set 1 to mask memory power down."
              }
            },
            "PERIP_CLK_EN0": {
              "TIMERS_CLK_EN": {
                "bit": 0,
                "description": "Set 1 to enable TIMERS clock"
              },
              "SPI01_CLK_EN": {
                "bit": 1,
                "description": "Set 1 to enable SPI01 clock"
              },
              "UART_CLK_EN": {
                "bit": 2,
                "description": "Set 1 to enable UART clock"
              },
              "WDG_CLK_EN": {
                "bit": 3,
                "description": "Set 1 to enable WDG clock"
              },
              "I2S0_CLK_EN": {
                "bit": 4,
                "description": "Set 1 to enable I2S0 clock"
              },
              "UART1_CLK_EN": {
                "bit": 5,
                "description": "Set 1 to enable UART1 clock"
              },
              "SPI2_CLK_EN": {
                "bit": 6,
                "description": "Set 1 to enable SPI2 clock"
              },
              "I2C_EXT0_CLK_EN": {
                "bit": 7,
                "description": "Set 1 to enable I2C_EXT0 clock"
              },
              "UHCI0_CLK_EN": {
                "bit": 8,
                "description": "Set 1 to enable UHCI0 clock"
              },
              "RMT_CLK_EN": {
                "bit": 9,
                "description": "Set 1 to enable RMT clock"
              },
              "PCNT_CLK_EN": {
                "bit": 10,
                "description": "Set 1 to enable PCNT clock"
              },
              "LEDC_CLK_EN": {
                "bit": 11,
                "description": "Set 1 to enable LEDC clock"
              },
              "UHCI1_CLK_EN": {
                "bit": 12,
                "description": "Set 1 to enable UHCI1 clock"
              },
              "TIMERGROUP_CLK_EN": {
                "bit": 13,
                "description": "Set 1 to enable TIMERGROUP clock"
              },
              "EFUSE_CLK_EN": {
                "bit": 14,
                "description": "Set 1 to enable EFUSE clock"
              },
              "TIMERGROUP1_CLK_EN": {
                "bit": 15,
                "description": "Set 1 to enable TIMERGROUP1 clock"
              },
              "SPI3_CLK_EN": {
                "bit": 16,
                "description": "Set 1 to enable SPI3 clock"
              },
              "PWM0_CLK_EN": {
                "bit": 17,
                "description": "Set 1 to enable PWM0 clock"
              },
              "I2C_EXT1_CLK_EN": {
                "bit": 18,
                "description": "Set 1 to enable I2C_EXT1 clock"
              },
              "TWAI_CLK_EN": {
                "bit": 19,
                "description": "Set 1 to enable CAN clock"
              },
              "PWM1_CLK_EN": {
                "bit": 20,
                "description": "Set 1 to enable PWM1 clock"
              },
              "I2S1_CLK_EN": {
                "bit": 21,
                "description": "Set 1 to enable I2S1 clock"
              },
              "SPI2_DMA_CLK_EN": {
                "bit": 22,
                "description": "Set 1 to enable SPI2_DMA clock"
              },
              "USB_CLK_EN": {
                "bit": 23,
                "description": "Set 1 to enable USB clock"
              },
              "UART_MEM_CLK_EN": {
                "bit": 24,
                "description": "Set 1 to enable UART_MEM clock"
              },
              "PWM2_CLK_EN": {
                "bit": 25,
                "description": "Set 1 to enable PWM2 clock"
              },
              "PWM3_CLK_EN": {
                "bit": 26,
                "description": "Set 1 to enable PWM3 clock"
              },
              "SPI3_DMA_CLK_EN": {
                "bit": 27,
                "description": "Set 1 to enable SPI4 clock"
              },
              "APB_SARADC_CLK_EN": {
                "bit": 28,
                "description": "Set 1 to enable APB_SARADC clock"
              },
              "SYSTIMER_CLK_EN": {
                "bit": 29,
                "description": "Set 1 to enable SYSTEMTIMER clock"
              },
              "ADC2_ARB_CLK_EN": {
                "bit": 30,
                "description": "Set 1 to enable ADC2_ARB clock"
              },
              "SPI4_CLK_EN": {
                "bit": 31,
                "description": "Set 1 to enable SPI4 clock"
              }
            },
            "PERIP_CLK_EN1": {
              "PERI_BACKUP_CLK_EN": {
                "bit": 0,
                "description": "Set 1 to enable BACKUP clock"
              },
              "CRYPTO_AES_CLK_EN": {
                "bit": 1,
                "description": "Set 1 to enable AES clock"
              },
              "CRYPTO_SHA_CLK_EN": {
                "bit": 2,
                "description": "Set 1 to enable SHA clock"
              },
              "CRYPTO_RSA_CLK_EN": {
                "bit": 3,
                "description": "Set 1 to enable RSA clock"
              },
              "CRYPTO_DS_CLK_EN": {
                "bit": 4,
                "description": "Set 1 to enable DS clock"
              },
              "CRYPTO_HMAC_CLK_EN": {
                "bit": 5,
                "description": "Set 1 to enable HMAC clock"
              },
              "DMA_CLK_EN": {
                "bit": 6,
                "description": "Set 1 to enable DMA clock"
              },
              "SDIO_HOST_CLK_EN": {
                "bit": 7,
                "description": "Set 1 to enable SDIO_HOST clock"
              },
              "LCD_CAM_CLK_EN": {
                "bit": 8,
                "description": "Set 1 to enable LCD_CAM clock"
              },
              "UART2_CLK_EN": {
                "bit": 9,
                "description": "Set 1 to enable UART2 clock"
              },
              "USB_DEVICE_CLK_EN": {
                "bit": 10,
                "description": "Set 1 to enable USB_DEVICE clock"
              }
            },
            "PERIP_RST_EN0": {
              "TIMERS_RST": {
                "bit": 0,
                "description": "Set 1 to let TIMERS reset"
              },
              "SPI01_RST": {
                "bit": 1,
                "description": "Set 1 to let SPI01 reset"
              },
              "UART_RST": {
                "bit": 2,
                "description": "Set 1 to let UART reset"
              },
              "WDG_RST": {
                "bit": 3,
                "description": "Set 1 to let WDG reset"
              },
              "I2S0_RST": {
                "bit": 4,
                "description": "Set 1 to let I2S0 reset"
              },
              "UART1_RST": {
                "bit": 5,
                "description": "Set 1 to let UART1 reset"
              },
              "SPI2_RST": {
                "bit": 6,
                "description": "Set 1 to let SPI2 reset"
              },
              "I2C_EXT0_RST": {
                "bit": 7,
                "description": "Set 1 to let I2C_EXT0 reset"
              },
              "UHCI0_RST": {
                "bit": 8,
                "description": "Set 1 to let UHCI0 reset"
              },
              "RMT_RST": {
                "bit": 9,
                "description": "Set 1 to let RMT reset"
              },
              "PCNT_RST": {
                "bit": 10,
                "description": "Set 1 to let PCNT reset"
              },
              "LEDC_RST": {
                "bit": 11,
                "description": "Set 1 to let LEDC reset"
              },
              "UHCI1_RST": {
                "bit": 12,
                "description": "Set 1 to let UHCI1 reset"
              },
              "TIMERGROUP_RST": {
                "bit": 13,
                "description": "Set 1 to let TIMERGROUP reset"
              },
              "EFUSE_RST": {
                "bit": 14,
                "description": "Set 1 to let EFUSE reset"
              },
              "TIMERGROUP1_RST": {
                "bit": 15,
                "description": "Set 1 to let TIMERGROUP1 reset"
              },
              "SPI3_RST": {
                "bit": 16,
                "description": "Set 1 to let SPI3 reset"
              },
              "PWM0_RST": {
                "bit": 17,
                "description": "Set 1 to let PWM0 reset"
              },
              "I2C_EXT1_RST": {
                "bit": 18,
                "description": "Set 1 to let I2C_EXT1 reset"
              },
              "TWAI_RST": {
                "bit": 19,
                "description": "Set 1 to let CAN reset"
              },
              "PWM1_RST": {
                "bit": 20,
                "description": "Set 1 to let PWM1 reset"
              },
              "I2S1_RST": {
                "bit": 21,
                "description": "Set 1 to let I2S1 reset"
              },
              "SPI2_DMA_RST": {
                "bit": 22,
                "description": "Set 1 to let SPI2 reset"
              },
              "USB_RST": {
                "bit": 23,
                "description": "Set 1 to let USB reset"
              },
              "UART_MEM_RST": {
                "bit": 24,
                "description": "Set 1 to let UART_MEM reset"
              },
              "PWM2_RST": {
                "bit": 25,
                "description": "Set 1 to let PWM2 reset"
              },
              "PWM3_RST": {
                "bit": 26,
                "description": "Set 1 to let PWM3 reset"
              },
              "SPI3_DMA_RST": {
                "bit": 27,
                "description": "Set 1 to let SPI3 reset"
              },
              "APB_SARADC_RST": {
                "bit": 28,
                "description": "Set 1 to let APB_SARADC reset"
              },
              "SYSTIMER_RST": {
                "bit": 29,
                "description": "Set 1 to let SYSTIMER reset"
              },
              "ADC2_ARB_RST": {
                "bit": 30,
                "description": "Set 1 to let ADC2_ARB reset"
              },
              "SPI4_RST": {
                "bit": 31,
                "description": "Set 1 to let SPI4 reset"
              }
            },
            "PERIP_RST_EN1": {
              "PERI_BACKUP_RST": {
                "bit": 0,
                "description": "Set 1 to let BACKUP reset"
              },
              "CRYPTO_AES_RST": {
                "bit": 1,
                "description": "Set 1 to let CRYPTO_AES reset"
              },
              "CRYPTO_SHA_RST": {
                "bit": 2,
                "description": "Set 1 to let CRYPTO_SHA reset"
              },
              "CRYPTO_RSA_RST": {
                "bit": 3,
                "description": "Set 1 to let CRYPTO_RSA reset"
              },
              "CRYPTO_DS_RST": {
                "bit": 4,
                "description": "Set 1 to let CRYPTO_DS reset"
              },
              "CRYPTO_HMAC_RST": {
                "bit": 5,
                "description": "Set 1 to let CRYPTO_HMAC reset"
              },
              "DMA_RST": {
                "bit": 6,
                "description": "Set 1 to let DMA reset"
              },
              "SDIO_HOST_RST": {
                "bit": 7,
                "description": "Set 1 to let SDIO_HOST reset"
              },
              "LCD_CAM_RST": {
                "bit": 8,
                "description": "Set 1 to let LCD_CAM reset"
              },
              "UART2_RST": {
                "bit": 9,
                "description": "Set 1 to let UART2 reset"
              },
              "USB_DEVICE_RST": {
                "bit": 10,
                "description": "Set 1 to let USB_DEVICE reset"
              }
            },
            "BT_LPCK_DIV_INT": {
              "BT_LPCK_DIV_NUM": {
                "bit": 0,
                "description": "This field is lower power clock frequent division factor",
                "width": 12
              }
            },
            "BT_LPCK_DIV_FRAC": {
              "BT_LPCK_DIV_B": {
                "bit": 0,
                "description": "This field is lower power clock frequent division factor b",
                "width": 12
              },
              "BT_LPCK_DIV_A": {
                "bit": 12,
                "description": "This field is lower power clock frequent division factor a",
                "width": 12
              },
              "LPCLK_SEL_RTC_SLOW": {
                "bit": 24,
                "description": "Set 1 to select rtc-slow clock as rtc low power clock"
              },
              "LPCLK_SEL_8M": {
                "bit": 25,
                "description": "Set 1 to select 8m clock as rtc low power clock"
              },
              "LPCLK_SEL_XTAL": {
                "bit": 26,
                "description": "Set 1 to select xtal clock as rtc low power clock"
              },
              "LPCLK_SEL_XTAL32K": {
                "bit": 27,
                "description": "Set 1 to select xtal32k clock as low power clock"
              },
              "LPCLK_RTC_EN": {
                "bit": 28,
                "description": "Set 1 to enable RTC low power clock"
              }
            },
            "CPU_INTR_FROM_CPU_0": {
              "CPU_INTR_FROM_CPU_0": {
                "bit": 0,
                "description": "Set 1 to generate cpu interrupt 0"
              }
            },
            "CPU_INTR_FROM_CPU_1": {
              "CPU_INTR_FROM_CPU_1": {
                "bit": 0,
                "description": "Set 1 to generate cpu interrupt 1"
              }
            },
            "CPU_INTR_FROM_CPU_2": {
              "CPU_INTR_FROM_CPU_2": {
                "bit": 0,
                "description": "Set 1 to generate cpu interrupt 2"
              }
            },
            "CPU_INTR_FROM_CPU_3": {
              "CPU_INTR_FROM_CPU_3": {
                "bit": 0,
                "description": "Set 1 to generate cpu interrupt 3"
              }
            },
            "RSA_PD_CTRL": {
              "RSA_MEM_PD": {
                "bit": 0,
                "description": "Set 1 to power down RSA memory. This bit has the lowest priority.When Digital Signature occupies the RSA, this bit is invalid."
              },
              "RSA_MEM_FORCE_PU": {
                "bit": 1,
                "description": "Set 1 to force power up RSA memory, this bit has the second highest priority."
              },
              "RSA_MEM_FORCE_PD": {
                "bit": 2,
                "description": "Set 1 to force power down RSA memory,this bit has the highest priority."
              }
            },
            "EDMA_CTRL": {
              "EDMA_CLK_ON": {
                "bit": 0,
                "description": "Set 1 to enable EDMA clock."
              },
              "EDMA_RESET": {
                "bit": 1,
                "description": "Set 1 to let EDMA reset"
              }
            },
            "CACHE_CONTROL": {
              "ICACHE_CLK_ON": {
                "bit": 0,
                "description": "Set 1 to enable icache clock"
              },
              "ICACHE_RESET": {
                "bit": 1,
                "description": "Set 1 to let icache reset"
              },
              "DCACHE_CLK_ON": {
                "bit": 2,
                "description": "Set 1 to enable dcache clock"
              },
              "DCACHE_RESET": {
                "bit": 3,
                "description": "Set 1 to let dcache reset"
              }
            },
            "EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL": {
              "ENABLE_SPI_MANUAL_ENCRYPT": {
                "bit": 0,
                "description": "Set 1 to enable the SPI manual encrypt."
              },
              "ENABLE_DOWNLOAD_DB_ENCRYPT": {
                "bit": 1,
                "description": "Set 1 to enable download DB encrypt."
              },
              "ENABLE_DOWNLOAD_G0CB_DECRYPT": {
                "bit": 2,
                "description": "Set 1 to enable download G0CB decrypt"
              },
              "ENABLE_DOWNLOAD_MANUAL_ENCRYPT": {
                "bit": 3,
                "description": "Set 1 to enable download manual encrypt"
              }
            },
            "RTC_FASTMEM_CONFIG": {
              "RTC_MEM_CRC_START": {
                "bit": 8,
                "description": "Set 1 to start the CRC of RTC memory"
              },
              "RTC_MEM_CRC_ADDR": {
                "bit": 9,
                "description": "This field is used to set address of RTC memory for CRC.",
                "width": 11
              },
              "RTC_MEM_CRC_LEN": {
                "bit": 20,
                "description": "This field is used to set length of RTC memory for CRC based on start address.",
                "width": 11
              },
              "RTC_MEM_CRC_FINISH": {
                "bit": 31,
                "description": "This bit stores the status of RTC memory CRC.1 means finished."
              }
            },
            "RTC_FASTMEM_CRC": {
              "RTC_MEM_CRC_RES": {
                "bit": 0,
                "description": "This field stores the CRC result of RTC memory.",
                "width": 32
              }
            },
            "REDUNDANT_ECO_CTRL": {
              "REDUNDANT_ECO_DRIVE": {
                "bit": 0,
                "description": "******* Description ***********"
              },
              "REDUNDANT_ECO_RESULT": {
                "bit": 1,
                "description": "******* Description ***********"
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "******* Description ***********"
              }
            },
            "SYSCLK_CONF": {
              "PRE_DIV_CNT": {
                "bit": 0,
                "description": "This field is used to set the count of prescaler of XTAL_CLK.",
                "width": 10
              },
              "SOC_CLK_SEL": {
                "bit": 10,
                "description": "This field is used to select soc clock.",
                "width": 2
              },
              "CLK_XTAL_FREQ": {
                "bit": 12,
                "description": "This field is used to read xtal frequency in MHz.",
                "width": 7
              },
              "CLK_DIV_EN": {
                "bit": 19,
                "description": "Reserved."
              }
            },
            "MEM_PVT": {
              "MEM_PATH_LEN": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 4
              },
              "MEM_ERR_CNT_CLR": {
                "bit": 4,
                "description": "******* Description ***********"
              },
              "MONITOR_EN": {
                "bit": 5,
                "description": "******* Description ***********"
              },
              "MEM_TIMING_ERR_CNT": {
                "bit": 6,
                "description": "******* Description ***********",
                "width": 16
              },
              "MEM_VT_SEL": {
                "bit": 22,
                "description": "******* Description ***********",
                "width": 2
              }
            },
            "COMB_PVT_LVT_CONF": {
              "COMB_PATH_LEN_LVT": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 5
              },
              "COMB_ERR_CNT_CLR_LVT": {
                "bit": 5,
                "description": "******* Description ***********"
              },
              "COMB_PVT_MONITOR_EN_LVT": {
                "bit": 6,
                "description": "******* Description ***********"
              }
            },
            "COMB_PVT_NVT_CONF": {
              "COMB_PATH_LEN_NVT": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 5
              },
              "COMB_ERR_CNT_CLR_NVT": {
                "bit": 5,
                "description": "******* Description ***********"
              },
              "COMB_PVT_MONITOR_EN_NVT": {
                "bit": 6,
                "description": "******* Description ***********"
              }
            },
            "COMB_PVT_HVT_CONF": {
              "COMB_PATH_LEN_HVT": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 5
              },
              "COMB_ERR_CNT_CLR_HVT": {
                "bit": 5,
                "description": "******* Description ***********"
              },
              "COMB_PVT_MONITOR_EN_HVT": {
                "bit": 6,
                "description": "******* Description ***********"
              }
            },
            "COMB_PVT_ERR_LVT_SITE0": {
              "COMB_TIMING_ERR_CNT_LVT_SITE0": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "COMB_PVT_ERR_NVT_SITE0": {
              "COMB_TIMING_ERR_CNT_NVT_SITE0": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "COMB_PVT_ERR_HVT_SITE0": {
              "COMB_TIMING_ERR_CNT_HVT_SITE0": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "COMB_PVT_ERR_LVT_SITE1": {
              "COMB_TIMING_ERR_CNT_LVT_SITE1": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "COMB_PVT_ERR_NVT_SITE1": {
              "COMB_TIMING_ERR_CNT_NVT_SITE1": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "COMB_PVT_ERR_HVT_SITE1": {
              "COMB_TIMING_ERR_CNT_HVT_SITE1": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "COMB_PVT_ERR_LVT_SITE2": {
              "COMB_TIMING_ERR_CNT_LVT_SITE2": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "COMB_PVT_ERR_NVT_SITE2": {
              "COMB_TIMING_ERR_CNT_NVT_SITE2": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "COMB_PVT_ERR_HVT_SITE2": {
              "COMB_TIMING_ERR_CNT_HVT_SITE2": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "COMB_PVT_ERR_LVT_SITE3": {
              "COMB_TIMING_ERR_CNT_LVT_SITE3": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "COMB_PVT_ERR_NVT_SITE3": {
              "COMB_TIMING_ERR_CNT_NVT_SITE3": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "COMB_PVT_ERR_HVT_SITE3": {
              "COMB_TIMING_ERR_CNT_HVT_SITE3": {
                "bit": 0,
                "description": "******* Description ***********",
                "width": 16
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "version register",
                "width": 28
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "SYSTIMER",
              "base": "0x60023000",
              "irq": 57
            },
            {
              "name": "TIMG0",
              "base": "0x6001F000",
              "irq": 50
            },
            {
              "name": "TIMG1",
              "base": "0x60020000",
              "irq": 53
            }
          ],
          "registers": {
            "CONF": {
              "offset": "0x00",
              "size": 32,
              "description": "Configure system timer clock"
            },
            "UNIT0_OP": {
              "offset": "0x04",
              "size": 32,
              "description": "system timer unit0 value update register"
            },
            "UNIT1_OP": {
              "offset": "0x08",
              "size": 32,
              "description": "system timer unit1 value update register"
            },
            "UNIT0_LOAD_HI": {
              "offset": "0x0C",
              "size": 32,
              "description": "system timer unit0 value high load register"
            },
            "UNIT0_LOAD_LO": {
              "offset": "0x10",
              "size": 32,
              "description": "system timer unit0 value low load register"
            },
            "UNIT1_LOAD_HI": {
              "offset": "0x14",
              "size": 32,
              "description": "system timer unit1 value high load register"
            },
            "UNIT1_LOAD_LO": {
              "offset": "0x18",
              "size": 32,
              "description": "system timer unit1 value low load register"
            },
            "TARGET0_HI": {
              "offset": "0x1C",
              "size": 32,
              "description": "system timer comp0 value high register"
            },
            "TARGET0_LO": {
              "offset": "0x20",
              "size": 32,
              "description": "system timer comp0 value low register"
            },
            "TARGET1_HI": {
              "offset": "0x24",
              "size": 32,
              "description": "system timer comp1 value high register"
            },
            "TARGET1_LO": {
              "offset": "0x28",
              "size": 32,
              "description": "system timer comp1 value low register"
            },
            "TARGET2_HI": {
              "offset": "0x2C",
              "size": 32,
              "description": "system timer comp2 value high register"
            },
            "TARGET2_LO": {
              "offset": "0x30",
              "size": 32,
              "description": "system timer comp2 value low register"
            },
            "TARGET0_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "system timer comp0 target mode register"
            },
            "TARGET1_CONF": {
              "offset": "0x38",
              "size": 32,
              "description": "system timer comp1 target mode register"
            },
            "TARGET2_CONF": {
              "offset": "0x3C",
              "size": 32,
              "description": "system timer comp2 target mode register"
            },
            "UNIT0_VALUE_HI": {
              "offset": "0x40",
              "size": 32,
              "description": "system timer unit0 value high register"
            },
            "UNIT0_VALUE_LO": {
              "offset": "0x44",
              "size": 32,
              "description": "system timer unit0 value low register"
            },
            "UNIT1_VALUE_HI": {
              "offset": "0x48",
              "size": 32,
              "description": "system timer unit1 value high register"
            },
            "UNIT1_VALUE_LO": {
              "offset": "0x4C",
              "size": 32,
              "description": "system timer unit1 value low register"
            },
            "COMP0_LOAD": {
              "offset": "0x50",
              "size": 32,
              "description": "system timer comp0 conf sync register"
            },
            "COMP1_LOAD": {
              "offset": "0x54",
              "size": 32,
              "description": "system timer comp1 conf sync register"
            },
            "COMP2_LOAD": {
              "offset": "0x58",
              "size": 32,
              "description": "system timer comp2 conf sync register"
            },
            "UNIT0_LOAD": {
              "offset": "0x5C",
              "size": 32,
              "description": "system timer unit0 conf sync register"
            },
            "UNIT1_LOAD": {
              "offset": "0x60",
              "size": 32,
              "description": "system timer unit1 conf sync register"
            },
            "INT_ENA": {
              "offset": "0x64",
              "size": 32,
              "description": "systimer interrupt enable register"
            },
            "INT_RAW": {
              "offset": "0x68",
              "size": 32,
              "description": "systimer interrupt raw register"
            },
            "INT_CLR": {
              "offset": "0x6C",
              "size": 32,
              "description": "systimer interrupt clear register"
            },
            "INT_ST": {
              "offset": "0x70",
              "size": 32,
              "description": "systimer interrupt status register"
            },
            "REAL_TARGET0_LO": {
              "offset": "0x74",
              "size": 32,
              "description": "system timer comp0 actual target value low register"
            },
            "REAL_TARGET0_HI": {
              "offset": "0x78",
              "size": 32,
              "description": "system timer comp0 actual target value high register"
            },
            "REAL_TARGET1_LO": {
              "offset": "0x7C",
              "size": 32,
              "description": "system timer comp1 actual target value low register"
            },
            "REAL_TARGET1_HI": {
              "offset": "0x80",
              "size": 32,
              "description": "system timer comp1 actual target value high register"
            },
            "REAL_TARGET2_LO": {
              "offset": "0x84",
              "size": 32,
              "description": "system timer comp2 actual target value low register"
            },
            "REAL_TARGET2_HI": {
              "offset": "0x88",
              "size": 32,
              "description": "system timer comp2 actual target value high register"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "system timer version control register"
            }
          },
          "bits": {
            "CONF": {
              "SYSTIMER_CLK_FO": {
                "bit": 0,
                "description": "systimer clock force on"
              },
              "TARGET2_WORK_EN": {
                "bit": 22,
                "description": "target2 work enable"
              },
              "TARGET1_WORK_EN": {
                "bit": 23,
                "description": "target1 work enable"
              },
              "TARGET0_WORK_EN": {
                "bit": 24,
                "description": "target0 work enable"
              },
              "TIMER_UNIT1_CORE1_STALL_EN": {
                "bit": 25,
                "description": "If timer unit1 is stalled when core1 stalled"
              },
              "TIMER_UNIT1_CORE0_STALL_EN": {
                "bit": 26,
                "description": "If timer unit1 is stalled when core0 stalled"
              },
              "TIMER_UNIT0_CORE1_STALL_EN": {
                "bit": 27,
                "description": "If timer unit0 is stalled when core1 stalled"
              },
              "TIMER_UNIT0_CORE0_STALL_EN": {
                "bit": 28,
                "description": "If timer unit0 is stalled when core0 stalled"
              },
              "TIMER_UNIT1_WORK_EN": {
                "bit": 29,
                "description": "timer unit1 work enable"
              },
              "TIMER_UNIT0_WORK_EN": {
                "bit": 30,
                "description": "timer unit0 work enable"
              },
              "CLK_EN": {
                "bit": 31,
                "description": "register file clk gating"
              }
            },
            "UNIT0_OP": {
              "TIMER_UNIT0_VALUE_VALID": {
                "bit": 29,
                "description": "timer value is sync and valid"
              },
              "TIMER_UNIT0_UPDATE": {
                "bit": 30,
                "description": "update timer_unit0"
              }
            },
            "UNIT1_OP": {
              "TIMER_UNIT1_VALUE_VALID": {
                "bit": 29,
                "description": "timer value is sync and valid"
              },
              "TIMER_UNIT1_UPDATE": {
                "bit": 30,
                "description": "update timer unit1"
              }
            },
            "UNIT0_LOAD_HI": {
              "TIMER_UNIT0_LOAD_HI": {
                "bit": 0,
                "description": "timer unit0 load high 20 bits",
                "width": 20
              }
            },
            "UNIT0_LOAD_LO": {
              "TIMER_UNIT0_LOAD_LO": {
                "bit": 0,
                "description": "timer unit0 load low 32 bits",
                "width": 32
              }
            },
            "UNIT1_LOAD_HI": {
              "TIMER_UNIT1_LOAD_HI": {
                "bit": 0,
                "description": "timer unit1 load high 20 bits",
                "width": 20
              }
            },
            "UNIT1_LOAD_LO": {
              "TIMER_UNIT1_LOAD_LO": {
                "bit": 0,
                "description": "timer unit1 load low 32 bits",
                "width": 32
              }
            },
            "TARGET0_HI": {
              "TIMER_TARGET0_HI": {
                "bit": 0,
                "description": "timer taget0 high 20 bits",
                "width": 20
              }
            },
            "TARGET0_LO": {
              "TIMER_TARGET0_LO": {
                "bit": 0,
                "description": "timer taget0 low 32 bits",
                "width": 32
              }
            },
            "TARGET1_HI": {
              "TIMER_TARGET1_HI": {
                "bit": 0,
                "description": "timer taget1 high 20 bits",
                "width": 20
              }
            },
            "TARGET1_LO": {
              "TIMER_TARGET1_LO": {
                "bit": 0,
                "description": "timer taget1 low 32 bits",
                "width": 32
              }
            },
            "TARGET2_HI": {
              "TIMER_TARGET2_HI": {
                "bit": 0,
                "description": "timer taget2 high 20 bits",
                "width": 20
              }
            },
            "TARGET2_LO": {
              "TIMER_TARGET2_LO": {
                "bit": 0,
                "description": "timer taget2 low 32 bits",
                "width": 32
              }
            },
            "TARGET0_CONF": {
              "TARGET0_PERIOD": {
                "bit": 0,
                "description": "target0 period",
                "width": 26
              },
              "TARGET0_PERIOD_MODE": {
                "bit": 30,
                "description": "Set target0 to period mode"
              },
              "TARGET0_TIMER_UNIT_SEL": {
                "bit": 31,
                "description": "select which unit to compare"
              }
            },
            "TARGET1_CONF": {
              "TARGET1_PERIOD": {
                "bit": 0,
                "description": "target1 period",
                "width": 26
              },
              "TARGET1_PERIOD_MODE": {
                "bit": 30,
                "description": "Set target1 to period mode"
              },
              "TARGET1_TIMER_UNIT_SEL": {
                "bit": 31,
                "description": "select which unit to compare"
              }
            },
            "TARGET2_CONF": {
              "TARGET2_PERIOD": {
                "bit": 0,
                "description": "target2 period",
                "width": 26
              },
              "TARGET2_PERIOD_MODE": {
                "bit": 30,
                "description": "Set target2 to period mode"
              },
              "TARGET2_TIMER_UNIT_SEL": {
                "bit": 31,
                "description": "select which unit to compare"
              }
            },
            "UNIT0_VALUE_HI": {
              "TIMER_UNIT0_VALUE_HI": {
                "bit": 0,
                "description": "timer read value high 20bits",
                "width": 20
              }
            },
            "UNIT0_VALUE_LO": {
              "TIMER_UNIT0_VALUE_LO": {
                "bit": 0,
                "description": "timer read value low 32bits",
                "width": 32
              }
            },
            "UNIT1_VALUE_HI": {
              "TIMER_UNIT1_VALUE_HI": {
                "bit": 0,
                "description": "timer read value high 20bits",
                "width": 20
              }
            },
            "UNIT1_VALUE_LO": {
              "TIMER_UNIT1_VALUE_LO": {
                "bit": 0,
                "description": "timer read value low 32bits",
                "width": 32
              }
            },
            "COMP0_LOAD": {
              "TIMER_COMP0_LOAD": {
                "bit": 0,
                "description": "timer comp0 sync enable signal"
              }
            },
            "COMP1_LOAD": {
              "TIMER_COMP1_LOAD": {
                "bit": 0,
                "description": "timer comp1 sync enable signal"
              }
            },
            "COMP2_LOAD": {
              "TIMER_COMP2_LOAD": {
                "bit": 0,
                "description": "timer comp2 sync enable signal"
              }
            },
            "UNIT0_LOAD": {
              "TIMER_UNIT0_LOAD": {
                "bit": 0,
                "description": "timer unit0 sync enable signal"
              }
            },
            "UNIT1_LOAD": {
              "TIMER_UNIT1_LOAD": {
                "bit": 0,
                "description": "timer unit1 sync enable signal"
              }
            },
            "INT_ENA": {
              "TARGET0_INT_ENA": {
                "bit": 0,
                "description": "interupt0 enable"
              },
              "TARGET1_INT_ENA": {
                "bit": 1,
                "description": "interupt1 enable"
              },
              "TARGET2_INT_ENA": {
                "bit": 2,
                "description": "interupt2 enable"
              }
            },
            "INT_RAW": {
              "TARGET0_INT_RAW": {
                "bit": 0,
                "description": "interupt0 raw"
              },
              "TARGET1_INT_RAW": {
                "bit": 1,
                "description": "interupt1 raw"
              },
              "TARGET2_INT_RAW": {
                "bit": 2,
                "description": "interupt2 raw"
              }
            },
            "INT_CLR": {
              "TARGET0_INT_CLR": {
                "bit": 0,
                "description": "interupt0 clear"
              },
              "TARGET1_INT_CLR": {
                "bit": 1,
                "description": "interupt1 clear"
              },
              "TARGET2_INT_CLR": {
                "bit": 2,
                "description": "interupt2 clear"
              }
            },
            "INT_ST": {
              "TARGET0_INT_ST": {
                "bit": 0,
                "description": "interupt0 status"
              },
              "TARGET1_INT_ST": {
                "bit": 1,
                "description": "interupt1 status"
              },
              "TARGET2_INT_ST": {
                "bit": 2,
                "description": "interupt2 status"
              }
            },
            "REAL_TARGET0_LO": {
              "TARGET0_LO_RO": {
                "bit": 0,
                "description": "actual target value value low 32bits",
                "width": 32
              }
            },
            "REAL_TARGET0_HI": {
              "TARGET0_HI_RO": {
                "bit": 0,
                "description": "actual target value value high 20bits",
                "width": 20
              }
            },
            "REAL_TARGET1_LO": {
              "TARGET1_LO_RO": {
                "bit": 0,
                "description": "actual target value value low 32bits",
                "width": 32
              }
            },
            "REAL_TARGET1_HI": {
              "TARGET1_HI_RO": {
                "bit": 0,
                "description": "actual target value value high 20bits",
                "width": 20
              }
            },
            "REAL_TARGET2_LO": {
              "TARGET2_LO_RO": {
                "bit": 0,
                "description": "actual target value value low 32bits",
                "width": 32
              }
            },
            "REAL_TARGET2_HI": {
              "TARGET2_HI_RO": {
                "bit": 0,
                "description": "actual target value value high 20bits",
                "width": 20
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "systimer register version",
                "width": 32
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "TWAI0",
              "base": "0x6002B000",
              "irq": 37
            }
          ],
          "registers": {
            "MODE": {
              "offset": "0x00",
              "size": 32,
              "description": "Mode Register"
            },
            "CMD": {
              "offset": "0x04",
              "size": 32,
              "description": "Command Register"
            },
            "STATUS": {
              "offset": "0x08",
              "size": 32,
              "description": "Status register"
            },
            "INT_RAW": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Register"
            },
            "INT_ENA": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "BUS_TIMING_0": {
              "offset": "0x18",
              "size": 32,
              "description": "Bus Timing Register 0"
            },
            "BUS_TIMING_1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Bus Timing Register 1"
            },
            "ARB_LOST_CAP": {
              "offset": "0x2C",
              "size": 32,
              "description": "Arbitration Lost Capture Register"
            },
            "ERR_CODE_CAP": {
              "offset": "0x30",
              "size": 32,
              "description": "Error Code Capture Register"
            },
            "ERR_WARNING_LIMIT": {
              "offset": "0x34",
              "size": 32,
              "description": "Error Warning Limit Register"
            },
            "RX_ERR_CNT": {
              "offset": "0x38",
              "size": 32,
              "description": "Receive Error Counter Register"
            },
            "TX_ERR_CNT": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transmit Error Counter Register"
            },
            "DATA_0": {
              "offset": "0x40",
              "size": 32,
              "description": "Data register 0"
            },
            "DATA_1": {
              "offset": "0x44",
              "size": 32,
              "description": "Data register 1"
            },
            "DATA_2": {
              "offset": "0x48",
              "size": 32,
              "description": "Data register 2"
            },
            "DATA_3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Data register 3"
            },
            "DATA_4": {
              "offset": "0x50",
              "size": 32,
              "description": "Data register 4"
            },
            "DATA_5": {
              "offset": "0x54",
              "size": 32,
              "description": "Data register 5"
            },
            "DATA_6": {
              "offset": "0x58",
              "size": 32,
              "description": "Data register 6"
            },
            "DATA_7": {
              "offset": "0x5C",
              "size": 32,
              "description": "Data register 7"
            },
            "DATA_8": {
              "offset": "0x60",
              "size": 32,
              "description": "Data register 8"
            },
            "DATA_9": {
              "offset": "0x64",
              "size": 32,
              "description": "Data register 9"
            },
            "DATA_10": {
              "offset": "0x68",
              "size": 32,
              "description": "Data register 10"
            },
            "DATA_11": {
              "offset": "0x6C",
              "size": 32,
              "description": "Data register 11"
            },
            "DATA_12": {
              "offset": "0x70",
              "size": 32,
              "description": "Data register 12"
            },
            "RX_MESSAGE_CNT": {
              "offset": "0x74",
              "size": 32,
              "description": "Receive Message Counter Register"
            },
            "CLOCK_DIVIDER": {
              "offset": "0x7C",
              "size": 32,
              "description": "Clock Divider register"
            }
          },
          "bits": {
            "MODE": {
              "RESET_MODE": {
                "bit": 0,
                "description": "This bit is used to configure the operating mode of the TWAI Controller. 1: Reset mode; 0: Operating mode."
              },
              "LISTEN_ONLY_MODE": {
                "bit": 1,
                "description": "1: Listen only mode. In this mode the nodes will only receive messages from the bus, without generating the acknowledge signal nor updating the RX error counter."
              },
              "SELF_TEST_MODE": {
                "bit": 2,
                "description": "1: Self test mode. In this mode the TX nodes can perform a successful transmission without receiving the acknowledge signal. This mode is often used to test a single node with the self reception request command."
              },
              "RX_FILTER_MODE": {
                "bit": 3,
                "description": "This bit is used to configure the filter mode. 0: Dual filter mode; 1: Single filter mode."
              }
            },
            "CMD": {
              "TX_REQ": {
                "bit": 0,
                "description": "Set the bit to 1 to allow the driving nodes start transmission."
              },
              "ABORT_TX": {
                "bit": 1,
                "description": "Set the bit to 1 to cancel a pending transmission request."
              },
              "RELEASE_BUF": {
                "bit": 2,
                "description": "Set the bit to 1 to release the RX buffer."
              },
              "CLR_OVERRUN": {
                "bit": 3,
                "description": "Set the bit to 1 to clear the data overrun status bit."
              },
              "SELF_RX_REQ": {
                "bit": 4,
                "description": "Self reception request command. Set the bit to 1 to allow a message be transmitted and received simultaneously."
              }
            },
            "STATUS": {
              "RX_BUF_ST": {
                "bit": 0,
                "description": "1: The data in the RX buffer is not empty, with at least one received data packet."
              },
              "OVERRUN_ST": {
                "bit": 1,
                "description": "1: The RX FIFO is full and data overrun has occurred."
              },
              "TX_BUF_ST": {
                "bit": 2,
                "description": "1: The TX buffer is empty, the CPU may write a message into it."
              },
              "TX_COMPLETE": {
                "bit": 3,
                "description": "1: The TWAI controller has successfully received a packet from the bus."
              },
              "RX_ST": {
                "bit": 4,
                "description": "1: The TWAI Controller is receiving a message from the bus."
              },
              "TX_ST": {
                "bit": 5,
                "description": "1: The TWAI Controller is transmitting a message to the bus."
              },
              "ERR_ST": {
                "bit": 6,
                "description": "1: At least one of the RX/TX error counter has reached or exceeded the value set in register TWAI_ERR_WARNING_LIMIT_REG."
              },
              "BUS_OFF_ST": {
                "bit": 7,
                "description": "1: In bus-off status, the TWAI Controller is no longer involved in bus activities."
              },
              "MISS_ST": {
                "bit": 8,
                "description": "This bit reflects whether the data packet in the RX FIFO is complete. 1: The current packet is missing; 0: The current packet is complete"
              }
            },
            "INT_RAW": {
              "RX_INT_ST": {
                "bit": 0,
                "description": "Receive interrupt. If this bit is set to 1, it indicates there are messages to be handled in the RX FIFO."
              },
              "TX_INT_ST": {
                "bit": 1,
                "description": "Transmit interrupt. If this bit is set to 1, it indicates the message transmitting mis- sion is finished and a new transmission is able to execute."
              },
              "ERR_WARN_INT_ST": {
                "bit": 2,
                "description": "Error warning interrupt. If this bit is set to 1, it indicates the error status signal and the bus-off status signal of Status register have changed (e.g., switched from 0 to 1 or from 1 to 0)."
              },
              "OVERRUN_INT_ST": {
                "bit": 3,
                "description": "Data overrun interrupt. If this bit is set to 1, it indicates a data overrun interrupt is generated in the RX FIFO."
              },
              "ERR_PASSIVE_INT_ST": {
                "bit": 5,
                "description": "Error passive interrupt. If this bit is set to 1, it indicates the TWAI Controller is switched between error active status and error passive status due to the change of error counters."
              },
              "ARB_LOST_INT_ST": {
                "bit": 6,
                "description": "Arbitration lost interrupt. If this bit is set to 1, it indicates an arbitration lost interrupt is generated."
              },
              "BUS_ERR_INT_ST": {
                "bit": 7,
                "description": "Error interrupt. If this bit is set to 1, it indicates an error is detected on the bus."
              }
            },
            "INT_ENA": {
              "RX_INT_ENA": {
                "bit": 0,
                "description": "Set this bit to 1 to enable receive interrupt."
              },
              "TX_INT_ENA": {
                "bit": 1,
                "description": "Set this bit to 1 to enable transmit interrupt."
              },
              "ERR_WARN_INT_ENA": {
                "bit": 2,
                "description": "Set this bit to 1 to enable error warning interrupt."
              },
              "OVERRUN_INT_ENA": {
                "bit": 3,
                "description": "Set this bit to 1 to enable data overrun interrupt."
              },
              "ERR_PASSIVE_INT_ENA": {
                "bit": 5,
                "description": "Set this bit to 1 to enable error passive interrupt."
              },
              "ARB_LOST_INT_ENA": {
                "bit": 6,
                "description": "Set this bit to 1 to enable arbitration lost interrupt."
              },
              "BUS_ERR_INT_ENA": {
                "bit": 7,
                "description": "Set this bit to 1 to enable error interrupt."
              }
            },
            "BUS_TIMING_0": {
              "BAUD_PRESC": {
                "bit": 0,
                "description": "Baud Rate Prescaler, determines the frequency dividing ratio.",
                "width": 14
              },
              "SYNC_JUMP_WIDTH": {
                "bit": 14,
                "description": "Synchronization Jump Width (SJW), 1 \\verb+~+ 14 Tq wide.",
                "width": 2
              }
            },
            "BUS_TIMING_1": {
              "TIME_SEG1": {
                "bit": 0,
                "description": "The width of PBS1.",
                "width": 4
              },
              "TIME_SEG2": {
                "bit": 4,
                "description": "The width of PBS2.",
                "width": 3
              },
              "TIME_SAMP": {
                "bit": 7,
                "description": "The number of sample points. 0: the bus is sampled once; 1: the bus is sampled three times"
              }
            },
            "ARB_LOST_CAP": {
              "ARB_LOST_CAP": {
                "bit": 0,
                "description": "This register contains information about the bit position of lost arbitration.",
                "width": 5
              }
            },
            "ERR_CODE_CAP": {
              "ECC_SEGMENT": {
                "bit": 0,
                "description": "This register contains information about the location of errors, see Table 181 for details.",
                "width": 5
              },
              "ECC_DIRECTION": {
                "bit": 5,
                "description": "This register contains information about transmission direction of the node when error occurs. 1: Error occurs when receiving a message; 0: Error occurs when transmitting a message"
              },
              "ECC_TYPE": {
                "bit": 6,
                "description": "This register contains information about error types: 00: bit error; 01: form error; 10: stuff error; 11: other type of error",
                "width": 2
              }
            },
            "ERR_WARNING_LIMIT": {
              "ERR_WARNING_LIMIT": {
                "bit": 0,
                "description": "Error warning threshold. In the case when any of a error counter value exceeds the threshold, or all the error counter values are below the threshold, an error warning interrupt will be triggered (given the enable signal is valid).",
                "width": 8
              }
            },
            "RX_ERR_CNT": {
              "RX_ERR_CNT": {
                "bit": 0,
                "description": "The RX error counter register, reflects value changes under reception status.",
                "width": 8
              }
            },
            "TX_ERR_CNT": {
              "TX_ERR_CNT": {
                "bit": 0,
                "description": "The TX error counter register, reflects value changes under transmission status.",
                "width": 8
              }
            },
            "DATA_0": {
              "TX_BYTE_0": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 0 with R/W Permission. In operation mode, it stores the 0th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_1": {
              "TX_BYTE_1": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 1 with R/W Permission. In operation mode, it stores the 1st byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_2": {
              "TX_BYTE_2": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 2 with R/W Permission. In operation mode, it stores the 2nd byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_3": {
              "TX_BYTE_3": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 3 with R/W Permission. In operation mode, it stores the 3rd byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_4": {
              "TX_BYTE_4": {
                "bit": 0,
                "description": "In reset mode, it is acceptance mask register 0 with R/W Permission. In operation mode, it stores the 4th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_5": {
              "TX_BYTE_5": {
                "bit": 0,
                "description": "In reset mode, it is acceptance mask register 1 with R/W Permission. In operation mode, it stores the 5th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_6": {
              "TX_BYTE_6": {
                "bit": 0,
                "description": "In reset mode, it is acceptance mask register 2 with R/W Permission. In operation mode, it stores the 6th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_7": {
              "TX_BYTE_7": {
                "bit": 0,
                "description": "In reset mode, it is acceptance mask register 3 with R/W Permission. In operation mode, it stores the 7th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_8": {
              "TX_BYTE_8": {
                "bit": 0,
                "description": "Stored the 8th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_9": {
              "TX_BYTE_9": {
                "bit": 0,
                "description": "Stored the 9th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_10": {
              "TX_BYTE_10": {
                "bit": 0,
                "description": "Stored the 10th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_11": {
              "TX_BYTE_11": {
                "bit": 0,
                "description": "Stored the 11th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_12": {
              "TX_BYTE_12": {
                "bit": 0,
                "description": "Stored the 12th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "RX_MESSAGE_CNT": {
              "RX_MESSAGE_COUNTER": {
                "bit": 0,
                "description": "This register reflects the number of messages available within the RX FIFO.",
                "width": 7
              }
            },
            "CLOCK_DIVIDER": {
              "CD": {
                "bit": 0,
                "description": "These bits are used to configure frequency dividing coefficients of the external CLKOUT pin.",
                "width": 8
              },
              "CLOCK_OFF": {
                "bit": 8,
                "description": "This bit can be configured under reset mode. 1: Disable the external CLKOUT pin; 0: Enable the external CLKOUT pin"
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x60000000",
              "irq": 27
            },
            {
              "name": "UART1",
              "base": "0x60010000",
              "irq": 28
            },
            {
              "name": "UART2",
              "base": "0x6002E000",
              "irq": 29
            }
          ],
          "registers": {
            "FIFO": {
              "offset": "0x00",
              "size": 32,
              "description": "FIFO data register"
            },
            "INT_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0x08",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "CLKDIV": {
              "offset": "0x14",
              "size": 32,
              "description": "Clock divider configuration"
            },
            "RX_FILT": {
              "offset": "0x18",
              "size": 32,
              "description": "Rx Filter configuration"
            },
            "STATUS": {
              "offset": "0x1C",
              "size": 32,
              "description": "UART status register"
            },
            "CONF0": {
              "offset": "0x20",
              "size": 32,
              "description": "a"
            },
            "CONF1": {
              "offset": "0x24",
              "size": 32,
              "description": "Configuration register 1"
            },
            "LOWPULSE": {
              "offset": "0x28",
              "size": 32,
              "description": "Autobaud minimum low pulse duration register"
            },
            "HIGHPULSE": {
              "offset": "0x2C",
              "size": 32,
              "description": "Autobaud minimum high pulse duration register"
            },
            "RXD_CNT": {
              "offset": "0x30",
              "size": 32,
              "description": "Autobaud edge change count register"
            },
            "FLOW_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "Software flow-control configuration"
            },
            "SLEEP_CONF": {
              "offset": "0x38",
              "size": 32,
              "description": "Sleep-mode configuration"
            },
            "SWFC_CONF0": {
              "offset": "0x3C",
              "size": 32,
              "description": "Software flow-control character configuration"
            },
            "SWFC_CONF1": {
              "offset": "0x40",
              "size": 32,
              "description": "Software flow-control character configuration"
            },
            "TXBRK_CONF": {
              "offset": "0x44",
              "size": 32,
              "description": "Tx Break character configuration"
            },
            "IDLE_CONF": {
              "offset": "0x48",
              "size": 32,
              "description": "Frame-end idle configuration"
            },
            "RS485_CONF": {
              "offset": "0x4C",
              "size": 32,
              "description": "RS485 mode configuration"
            },
            "AT_CMD_PRECNT": {
              "offset": "0x50",
              "size": 32,
              "description": "Pre-sequence timing configuration"
            },
            "AT_CMD_POSTCNT": {
              "offset": "0x54",
              "size": 32,
              "description": "Post-sequence timing configuration"
            },
            "AT_CMD_GAPTOUT": {
              "offset": "0x58",
              "size": 32,
              "description": "Timeout configuration"
            },
            "AT_CMD_CHAR": {
              "offset": "0x5C",
              "size": 32,
              "description": "AT escape sequence detection configuration"
            },
            "MEM_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "UART threshold and allocation configuration"
            },
            "MEM_TX_STATUS": {
              "offset": "0x64",
              "size": 32,
              "description": "Tx-FIFO write and read offset address."
            },
            "MEM_RX_STATUS": {
              "offset": "0x68",
              "size": 32,
              "description": "Rx-FIFO write and read offset address."
            },
            "FSM_STATUS": {
              "offset": "0x6C",
              "size": 32,
              "description": "UART transmit and receive status."
            },
            "POSPULSE": {
              "offset": "0x70",
              "size": 32,
              "description": "Autobaud high pulse register"
            },
            "NEGPULSE": {
              "offset": "0x74",
              "size": 32,
              "description": "Autobaud low pulse register"
            },
            "CLK_CONF": {
              "offset": "0x78",
              "size": 32,
              "description": "UART core clock configuration"
            },
            "DATE": {
              "offset": "0x7C",
              "size": 32,
              "description": "UART Version register"
            },
            "ID": {
              "offset": "0x80",
              "size": 32,
              "description": "UART ID register"
            }
          },
          "bits": {
            "FIFO": {
              "RXFIFO_RD_BYTE": {
                "bit": 0,
                "description": "UART 0 accesses FIFO via this register.",
                "width": 8
              }
            },
            "INT_RAW": {
              "RXFIFO_FULL_INT_RAW": {
                "bit": 0,
                "description": "This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies."
              },
              "TXFIFO_EMPTY_INT_RAW": {
                "bit": 1,
                "description": "This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies ."
              },
              "PARITY_ERR_INT_RAW": {
                "bit": 2,
                "description": "This interrupt raw bit turns to high level when receiver detects a parity error in the data."
              },
              "FRM_ERR_INT_RAW": {
                "bit": 3,
                "description": "This interrupt raw bit turns to high level when receiver detects a data frame error ."
              },
              "RXFIFO_OVF_INT_RAW": {
                "bit": 4,
                "description": "This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store."
              },
              "DSR_CHG_INT_RAW": {
                "bit": 5,
                "description": "This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal."
              },
              "CTS_CHG_INT_RAW": {
                "bit": 6,
                "description": "This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal."
              },
              "BRK_DET_INT_RAW": {
                "bit": 7,
                "description": "This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit."
              },
              "RXFIFO_TOUT_INT_RAW": {
                "bit": 8,
                "description": "This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte."
              },
              "SW_XON_INT_RAW": {
                "bit": 9,
                "description": "This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1."
              },
              "SW_XOFF_INT_RAW": {
                "bit": 10,
                "description": "This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1."
              },
              "GLITCH_DET_INT_RAW": {
                "bit": 11,
                "description": "This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit."
              },
              "TX_BRK_DONE_INT_RAW": {
                "bit": 12,
                "description": "This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters, after all data in Tx-FIFO are sent."
              },
              "TX_BRK_IDLE_DONE_INT_RAW": {
                "bit": 13,
                "description": "This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data."
              },
              "TX_DONE_INT_RAW": {
                "bit": 14,
                "description": "This interrupt raw bit turns to high level when transmitter has send out all data in FIFO."
              },
              "RS485_PARITY_ERR_INT_RAW": {
                "bit": 15,
                "description": "This interrupt raw bit turns to high level when receiver detects a parity error from the echo of transmitter in rs485 mode."
              },
              "RS485_FRM_ERR_INT_RAW": {
                "bit": 16,
                "description": "This interrupt raw bit turns to high level when receiver detects a data frame error from the echo of transmitter in rs485 mode."
              },
              "RS485_CLASH_INT_RAW": {
                "bit": 17,
                "description": "This interrupt raw bit turns to high level when detects a clash between transmitter and receiver in rs485 mode."
              },
              "AT_CMD_CHAR_DET_INT_RAW": {
                "bit": 18,
                "description": "This interrupt raw bit turns to high level when receiver detects the configured at_cmd char."
              },
              "WAKEUP_INT_RAW": {
                "bit": 19,
                "description": "This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode."
              }
            },
            "INT_ST": {
              "RXFIFO_FULL_INT_ST": {
                "bit": 0,
                "description": "This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1."
              },
              "TXFIFO_EMPTY_INT_ST": {
                "bit": 1,
                "description": "This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1."
              },
              "PARITY_ERR_INT_ST": {
                "bit": 2,
                "description": "This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1."
              },
              "FRM_ERR_INT_ST": {
                "bit": 3,
                "description": "This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1."
              },
              "RXFIFO_OVF_INT_ST": {
                "bit": 4,
                "description": "This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1."
              },
              "DSR_CHG_INT_ST": {
                "bit": 5,
                "description": "This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1."
              },
              "CTS_CHG_INT_ST": {
                "bit": 6,
                "description": "This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1."
              },
              "BRK_DET_INT_ST": {
                "bit": 7,
                "description": "This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1."
              },
              "RXFIFO_TOUT_INT_ST": {
                "bit": 8,
                "description": "This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1."
              },
              "SW_XON_INT_ST": {
                "bit": 9,
                "description": "This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1."
              },
              "SW_XOFF_INT_ST": {
                "bit": 10,
                "description": "This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1."
              },
              "GLITCH_DET_INT_ST": {
                "bit": 11,
                "description": "This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1."
              },
              "TX_BRK_DONE_INT_ST": {
                "bit": 12,
                "description": "This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1."
              },
              "TX_BRK_IDLE_DONE_INT_ST": {
                "bit": 13,
                "description": "This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1."
              },
              "TX_DONE_INT_ST": {
                "bit": 14,
                "description": "This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1."
              },
              "RS485_PARITY_ERR_INT_ST": {
                "bit": 15,
                "description": "This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is set to 1."
              },
              "RS485_FRM_ERR_INT_ST": {
                "bit": 16,
                "description": "This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena is set to 1."
              },
              "RS485_CLASH_INT_ST": {
                "bit": 17,
                "description": "This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1."
              },
              "AT_CMD_CHAR_DET_INT_ST": {
                "bit": 18,
                "description": "This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1."
              },
              "WAKEUP_INT_ST": {
                "bit": 19,
                "description": "This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1."
              }
            },
            "INT_ENA": {
              "RXFIFO_FULL_INT_ENA": {
                "bit": 0,
                "description": "This is the enable bit for rxfifo_full_int_st register."
              },
              "TXFIFO_EMPTY_INT_ENA": {
                "bit": 1,
                "description": "This is the enable bit for txfifo_empty_int_st register."
              },
              "PARITY_ERR_INT_ENA": {
                "bit": 2,
                "description": "This is the enable bit for parity_err_int_st register."
              },
              "FRM_ERR_INT_ENA": {
                "bit": 3,
                "description": "This is the enable bit for frm_err_int_st register."
              },
              "RXFIFO_OVF_INT_ENA": {
                "bit": 4,
                "description": "This is the enable bit for rxfifo_ovf_int_st register."
              },
              "DSR_CHG_INT_ENA": {
                "bit": 5,
                "description": "This is the enable bit for dsr_chg_int_st register."
              },
              "CTS_CHG_INT_ENA": {
                "bit": 6,
                "description": "This is the enable bit for cts_chg_int_st register."
              },
              "BRK_DET_INT_ENA": {
                "bit": 7,
                "description": "This is the enable bit for brk_det_int_st register."
              },
              "RXFIFO_TOUT_INT_ENA": {
                "bit": 8,
                "description": "This is the enable bit for rxfifo_tout_int_st register."
              },
              "SW_XON_INT_ENA": {
                "bit": 9,
                "description": "This is the enable bit for sw_xon_int_st register."
              },
              "SW_XOFF_INT_ENA": {
                "bit": 10,
                "description": "This is the enable bit for sw_xoff_int_st register."
              },
              "GLITCH_DET_INT_ENA": {
                "bit": 11,
                "description": "This is the enable bit for glitch_det_int_st register."
              },
              "TX_BRK_DONE_INT_ENA": {
                "bit": 12,
                "description": "This is the enable bit for tx_brk_done_int_st register."
              },
              "TX_BRK_IDLE_DONE_INT_ENA": {
                "bit": 13,
                "description": "This is the enable bit for tx_brk_idle_done_int_st register."
              },
              "TX_DONE_INT_ENA": {
                "bit": 14,
                "description": "This is the enable bit for tx_done_int_st register."
              },
              "RS485_PARITY_ERR_INT_ENA": {
                "bit": 15,
                "description": "This is the enable bit for rs485_parity_err_int_st register."
              },
              "RS485_FRM_ERR_INT_ENA": {
                "bit": 16,
                "description": "This is the enable bit for rs485_parity_err_int_st register."
              },
              "RS485_CLASH_INT_ENA": {
                "bit": 17,
                "description": "This is the enable bit for rs485_clash_int_st register."
              },
              "AT_CMD_CHAR_DET_INT_ENA": {
                "bit": 18,
                "description": "This is the enable bit for at_cmd_char_det_int_st register."
              },
              "WAKEUP_INT_ENA": {
                "bit": 19,
                "description": "This is the enable bit for uart_wakeup_int_st register."
              }
            },
            "INT_CLR": {
              "RXFIFO_FULL_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the rxfifo_full_int_raw interrupt."
              },
              "TXFIFO_EMPTY_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear txfifo_empty_int_raw interrupt."
              },
              "PARITY_ERR_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear parity_err_int_raw interrupt."
              },
              "FRM_ERR_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear frm_err_int_raw interrupt."
              },
              "RXFIFO_OVF_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear rxfifo_ovf_int_raw interrupt."
              },
              "DSR_CHG_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the dsr_chg_int_raw interrupt."
              },
              "CTS_CHG_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear the cts_chg_int_raw interrupt."
              },
              "BRK_DET_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the brk_det_int_raw interrupt."
              },
              "RXFIFO_TOUT_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear the rxfifo_tout_int_raw interrupt."
              },
              "SW_XON_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear the sw_xon_int_raw interrupt."
              },
              "SW_XOFF_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear the sw_xoff_int_raw interrupt."
              },
              "GLITCH_DET_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear the glitch_det_int_raw interrupt."
              },
              "TX_BRK_DONE_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear the tx_brk_done_int_raw interrupt.."
              },
              "TX_BRK_IDLE_DONE_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear the tx_brk_idle_done_int_raw interrupt."
              },
              "TX_DONE_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear the tx_done_int_raw interrupt."
              },
              "RS485_PARITY_ERR_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear the rs485_parity_err_int_raw interrupt."
              },
              "RS485_FRM_ERR_INT_CLR": {
                "bit": 16,
                "description": "Set this bit to clear the rs485_frm_err_int_raw interrupt."
              },
              "RS485_CLASH_INT_CLR": {
                "bit": 17,
                "description": "Set this bit to clear the rs485_clash_int_raw interrupt."
              },
              "AT_CMD_CHAR_DET_INT_CLR": {
                "bit": 18,
                "description": "Set this bit to clear the at_cmd_char_det_int_raw interrupt."
              },
              "WAKEUP_INT_CLR": {
                "bit": 19,
                "description": "Set this bit to clear the uart_wakeup_int_raw interrupt."
              }
            },
            "CLKDIV": {
              "CLKDIV": {
                "bit": 0,
                "description": "The integral part of the frequency divider factor.",
                "width": 12
              },
              "FRAG": {
                "bit": 20,
                "description": "The decimal part of the frequency divider factor.",
                "width": 4
              }
            },
            "RX_FILT": {
              "GLITCH_FILT": {
                "bit": 0,
                "description": "when input pulse width is lower than this value, the pulse is ignored.",
                "width": 8
              },
              "GLITCH_FILT_EN": {
                "bit": 8,
                "description": "Set this bit to enable Rx signal filter."
              }
            },
            "STATUS": {
              "RXFIFO_CNT": {
                "bit": 0,
                "description": "Stores the byte number of valid data in Rx-FIFO.",
                "width": 10
              },
              "DSRN": {
                "bit": 13,
                "description": "The register represent the level value of the internal uart dsr signal."
              },
              "CTSN": {
                "bit": 14,
                "description": "This register represent the level value of the internal uart cts signal."
              },
              "RXD": {
                "bit": 15,
                "description": "This register represent the  level value of the internal uart rxd signal."
              },
              "TXFIFO_CNT": {
                "bit": 16,
                "description": "Stores the byte number of data in Tx-FIFO.",
                "width": 10
              },
              "DTRN": {
                "bit": 29,
                "description": "This bit represents the level of the internal uart dtr signal."
              },
              "RTSN": {
                "bit": 30,
                "description": "This bit represents the level of the internal uart rts signal."
              },
              "TXD": {
                "bit": 31,
                "description": "This bit represents the  level of the internal uart txd signal."
              }
            },
            "CONF0": {
              "PARITY": {
                "bit": 0,
                "description": "This register is used to configure the parity check mode."
              },
              "PARITY_EN": {
                "bit": 1,
                "description": "Set this bit to enable uart parity check."
              },
              "BIT_NUM": {
                "bit": 2,
                "description": "This register is used to set the length of data.",
                "width": 2
              },
              "STOP_BIT_NUM": {
                "bit": 4,
                "description": "This register is used to set the length of  stop bit.",
                "width": 2
              },
              "SW_RTS": {
                "bit": 6,
                "description": "This register is used to configure the software rts signal which is used in software flow control."
              },
              "SW_DTR": {
                "bit": 7,
                "description": "This register is used to configure the software dtr signal which is used in software flow control."
              },
              "TXD_BRK": {
                "bit": 8,
                "description": "Set this bit to enbale transmitter to  send NULL when the process of sending data is done."
              },
              "IRDA_DPLX": {
                "bit": 9,
                "description": "Set this bit to enable IrDA loopback mode."
              },
              "IRDA_TX_EN": {
                "bit": 10,
                "description": "This is the start enable bit for IrDA transmitter."
              },
              "IRDA_WCTL": {
                "bit": 11,
                "description": "1'h1: The IrDA transmitter's 11th bit is the same as 10th bit. 1'h0: Set IrDA transmitter's 11th bit to 0."
              },
              "IRDA_TX_INV": {
                "bit": 12,
                "description": "Set this bit to invert the level of  IrDA transmitter."
              },
              "IRDA_RX_INV": {
                "bit": 13,
                "description": "Set this bit to invert the level of IrDA receiver."
              },
              "LOOPBACK": {
                "bit": 14,
                "description": "Set this bit to enable uart loopback test mode."
              },
              "TX_FLOW_EN": {
                "bit": 15,
                "description": "Set this bit to enable flow control function for transmitter."
              },
              "IRDA_EN": {
                "bit": 16,
                "description": "Set this bit to enable IrDA protocol."
              },
              "RXFIFO_RST": {
                "bit": 17,
                "description": "Set this bit to reset the uart receive-FIFO."
              },
              "TXFIFO_RST": {
                "bit": 18,
                "description": "Set this bit to reset the uart transmit-FIFO."
              },
              "RXD_INV": {
                "bit": 19,
                "description": "Set this bit to inverse the level value of uart rxd signal."
              },
              "CTS_INV": {
                "bit": 20,
                "description": "Set this bit to inverse the level value of uart cts signal."
              },
              "DSR_INV": {
                "bit": 21,
                "description": "Set this bit to inverse the level value of uart dsr signal."
              },
              "TXD_INV": {
                "bit": 22,
                "description": "Set this bit to inverse the level value of uart txd signal."
              },
              "RTS_INV": {
                "bit": 23,
                "description": "Set this bit to inverse the level value of uart rts signal."
              },
              "DTR_INV": {
                "bit": 24,
                "description": "Set this bit to inverse the level value of uart dtr signal."
              },
              "CLK_EN": {
                "bit": 25,
                "description": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              },
              "ERR_WR_MASK": {
                "bit": 26,
                "description": "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
              },
              "AUTOBAUD_EN": {
                "bit": 27,
                "description": "This is the enable bit for detecting baudrate."
              },
              "MEM_CLK_EN": {
                "bit": 28,
                "description": "UART memory clock gate enable signal."
              }
            },
            "CONF1": {
              "RXFIFO_FULL_THRHD": {
                "bit": 0,
                "description": "It will produce rxfifo_full_int interrupt when receiver receives more data than this register value.",
                "width": 10
              },
              "TXFIFO_EMPTY_THRHD": {
                "bit": 10,
                "description": "It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value.",
                "width": 10
              },
              "DIS_RX_DAT_OVF": {
                "bit": 20,
                "description": "Disable UART Rx data overflow detect."
              },
              "RX_TOUT_FLOW_DIS": {
                "bit": 21,
                "description": "Set this bit to stop accumulating idle_cnt when hardware flow control works."
              },
              "RX_FLOW_EN": {
                "bit": 22,
                "description": "This is the flow enable bit for UART receiver."
              },
              "RX_TOUT_EN": {
                "bit": 23,
                "description": "This is the enble bit for uart receiver's timeout function."
              }
            },
            "LOWPULSE": {
              "MIN_CNT": {
                "bit": 0,
                "description": "This register stores the value of the minimum duration time of the low level pulse. It is used in baud rate-detect process.",
                "width": 12
              }
            },
            "HIGHPULSE": {
              "MIN_CNT": {
                "bit": 0,
                "description": "This register stores  the value of the maxinum duration time for the high level pulse. It is used in baud rate-detect process.",
                "width": 12
              }
            },
            "RXD_CNT": {
              "RXD_EDGE_CNT": {
                "bit": 0,
                "description": "This register stores the count of rxd edge change. It is used in baud rate-detect process.",
                "width": 10
              }
            },
            "FLOW_CONF": {
              "SW_FLOW_CON_EN": {
                "bit": 0,
                "description": "Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff."
              },
              "XONOFF_DEL": {
                "bit": 1,
                "description": "Set this bit to remove flow control char from the received data."
              },
              "FORCE_XON": {
                "bit": 2,
                "description": "Set this bit to enable the transmitter to go on sending data."
              },
              "FORCE_XOFF": {
                "bit": 3,
                "description": "Set this bit to stop the  transmitter from sending data."
              },
              "SEND_XON": {
                "bit": 4,
                "description": "Set this bit to send Xon char. It is cleared by hardware automatically."
              },
              "SEND_XOFF": {
                "bit": 5,
                "description": "Set this bit to send Xoff char. It is cleared by hardware automatically."
              }
            },
            "SLEEP_CONF": {
              "ACTIVE_THRESHOLD": {
                "bit": 0,
                "description": "The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value.",
                "width": 10
              }
            },
            "SWFC_CONF0": {
              "XOFF_THRESHOLD": {
                "bit": 0,
                "description": "When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1, it will send a Xoff char.",
                "width": 10
              },
              "XOFF_CHAR": {
                "bit": 10,
                "description": "This register stores the Xoff flow control char.",
                "width": 8
              }
            },
            "SWFC_CONF1": {
              "XON_THRESHOLD": {
                "bit": 0,
                "description": "When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1, it will send a Xon char.",
                "width": 10
              },
              "XON_CHAR": {
                "bit": 10,
                "description": "This register stores the Xon flow control char.",
                "width": 8
              }
            },
            "TXBRK_CONF": {
              "TX_BRK_NUM": {
                "bit": 0,
                "description": "This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1.",
                "width": 8
              }
            },
            "IDLE_CONF": {
              "RX_IDLE_THRHD": {
                "bit": 0,
                "description": "It will produce frame end signal when receiver takes more time to receive one byte data than this register value.",
                "width": 10
              },
              "TX_IDLE_NUM": {
                "bit": 10,
                "description": "This register is used to configure the duration time between transfers.",
                "width": 10
              }
            },
            "RS485_CONF": {
              "RS485_EN": {
                "bit": 0,
                "description": "Set this bit to choose the rs485 mode."
              },
              "DL0_EN": {
                "bit": 1,
                "description": "Set this bit to delay the stop bit by 1 bit."
              },
              "DL1_EN": {
                "bit": 2,
                "description": "Set this bit to delay the stop bit by 1 bit."
              },
              "RS485TX_RX_EN": {
                "bit": 3,
                "description": "Set this bit to enable receiver could receive data when the transmitter is transmitting data in rs485 mode."
              },
              "RS485RXBY_TX_EN": {
                "bit": 4,
                "description": "1'h1: enable rs485 transmitter to send data when rs485 receiver line is busy."
              },
              "RS485_RX_DLY_NUM": {
                "bit": 5,
                "description": "This register is used to delay the receiver's internal data signal."
              },
              "RS485_TX_DLY_NUM": {
                "bit": 6,
                "description": "This register is used to delay the transmitter's internal data signal.",
                "width": 4
              }
            },
            "AT_CMD_PRECNT": {
              "PRE_IDLE_NUM": {
                "bit": 0,
                "description": "This register is used to configure the idle duration time before the first at_cmd is received by receiver.",
                "width": 16
              }
            },
            "AT_CMD_POSTCNT": {
              "POST_IDLE_NUM": {
                "bit": 0,
                "description": "This register is used to configure the duration time between the last at_cmd and the next data.",
                "width": 16
              }
            },
            "AT_CMD_GAPTOUT": {
              "RX_GAP_TOUT": {
                "bit": 0,
                "description": "This register is used to configure the duration time between the at_cmd chars.",
                "width": 16
              }
            },
            "AT_CMD_CHAR": {
              "AT_CMD_CHAR": {
                "bit": 0,
                "description": "This register is used to configure the content of at_cmd char.",
                "width": 8
              },
              "CHAR_NUM": {
                "bit": 8,
                "description": "This register is used to configure the num of continuous at_cmd chars received by receiver.",
                "width": 8
              }
            },
            "MEM_CONF": {
              "RX_SIZE": {
                "bit": 1,
                "description": "This register is used to configure the amount of mem allocated for receive-FIFO. The default number is 128 bytes.",
                "width": 3
              },
              "TX_SIZE": {
                "bit": 4,
                "description": "This register is used to configure the amount of mem allocated for transmit-FIFO. The default number is 128 bytes.",
                "width": 3
              },
              "RX_FLOW_THRHD": {
                "bit": 7,
                "description": "This register is used to configure the maximum amount of data that can be received  when hardware flow control works.",
                "width": 10
              },
              "RX_TOUT_THRHD": {
                "bit": 17,
                "description": "This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1.",
                "width": 10
              },
              "MEM_FORCE_PD": {
                "bit": 27,
                "description": "Set this bit to force power down UART memory."
              },
              "MEM_FORCE_PU": {
                "bit": 28,
                "description": "Set this bit to force power up UART memory."
              }
            },
            "MEM_TX_STATUS": {
              "APB_TX_WADDR": {
                "bit": 0,
                "description": "This register stores the offset address in Tx-FIFO when software writes Tx-FIFO via APB.",
                "width": 10
              },
              "TX_RADDR": {
                "bit": 11,
                "description": "This register stores the offset address in Tx-FIFO when Tx-FSM reads data via Tx-FIFO_Ctrl.",
                "width": 10
              }
            },
            "MEM_RX_STATUS": {
              "APB_RX_RADDR": {
                "bit": 0,
                "description": "This register stores the offset address in RX-FIFO when software reads data from Rx-FIFO via APB. UART0 is 10'h200. UART1 is 10'h280. UART2 is 10'h300.",
                "width": 10
              },
              "RX_WADDR": {
                "bit": 11,
                "description": "This register stores the offset address in Rx-FIFO when Rx-FIFO_Ctrl writes Rx-FIFO. UART0 is 10'h200. UART1 is 10'h280. UART2 is 10'h300.",
                "width": 10
              }
            },
            "FSM_STATUS": {
              "ST_URX_OUT": {
                "bit": 0,
                "description": "This is the status register of receiver.",
                "width": 4
              },
              "ST_UTX_OUT": {
                "bit": 4,
                "description": "This is the status register of transmitter.",
                "width": 4
              }
            },
            "POSPULSE": {
              "POSEDGE_MIN_CNT": {
                "bit": 0,
                "description": "This register stores the minimal input clock count between two positive edges. It is used in boudrate-detect process.",
                "width": 12
              }
            },
            "NEGPULSE": {
              "NEGEDGE_MIN_CNT": {
                "bit": 0,
                "description": "This register stores the minimal input clock count between two negative edges. It is used in boudrate-detect process.",
                "width": 12
              }
            },
            "CLK_CONF": {
              "SCLK_DIV_B": {
                "bit": 0,
                "description": "The  denominator of the frequency divider factor.",
                "width": 6
              },
              "SCLK_DIV_A": {
                "bit": 6,
                "description": "The numerator of the frequency divider factor.",
                "width": 6
              },
              "SCLK_DIV_NUM": {
                "bit": 12,
                "description": "The integral part of the frequency divider factor.",
                "width": 8
              },
              "SCLK_SEL": {
                "bit": 20,
                "description": "UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: XTAL.",
                "width": 2
              },
              "SCLK_EN": {
                "bit": 22,
                "description": "Set this bit to enable UART Tx/Rx clock."
              },
              "RST_CORE": {
                "bit": 23,
                "description": "Write 1 then write 0 to this bit, reset UART Tx/Rx."
              },
              "TX_SCLK_EN": {
                "bit": 24,
                "description": "Set this bit to enable UART Tx clock."
              },
              "RX_SCLK_EN": {
                "bit": 25,
                "description": "Set this bit to enable UART Rx clock."
              },
              "TX_RST_CORE": {
                "bit": 26,
                "description": "Write 1 then write 0 to this bit, reset UART Tx."
              },
              "RX_RST_CORE": {
                "bit": 27,
                "description": "Write 1 then write 0 to this bit, reset UART Rx."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the version register.",
                "width": 32
              }
            },
            "ID": {
              "ID": {
                "bit": 0,
                "description": "This register is used to configure the uart_id.",
                "width": 30
              },
              "HIGH_SPEED": {
                "bit": 30,
                "description": "This bit used to select synchronize mode. 1: Registers are auto synchronized into UART Core clock and UART core should be keep the same with APB clock. 0: After configure registers, software needs to write 1 to UART_REG_UPDATE to synchronize registers."
              },
              "REG_UPDATE": {
                "bit": 31,
                "description": "Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done."
              }
            }
          }
        },
        "UHCI0": {
          "instances": [
            {
              "name": "UHCI0",
              "base": "0x60014000",
              "irq": 14
            }
          ],
          "registers": {
            "CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "UHCI configuration register"
            },
            "INT_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0x08",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "APP_INT_SET": {
              "offset": "0x14",
              "size": 32,
              "description": "Software interrupt trigger source"
            },
            "CONF1": {
              "offset": "0x18",
              "size": 32,
              "description": "UHCI configuration register"
            },
            "STATE0": {
              "offset": "0x1C",
              "size": 32,
              "description": "UHCI receive status"
            },
            "STATE1": {
              "offset": "0x20",
              "size": 32,
              "description": "UHCI transmit status"
            },
            "ESCAPE_CONF": {
              "offset": "0x24",
              "size": 32,
              "description": "Escape character configuration"
            },
            "HUNG_CONF": {
              "offset": "0x28",
              "size": 32,
              "description": "Timeout configuration"
            },
            "ACK_NUM": {
              "offset": "0x2C",
              "size": 32,
              "description": "UHCI ACK number configuration"
            },
            "RX_HEAD": {
              "offset": "0x30",
              "size": 32,
              "description": "UHCI packet header register"
            },
            "QUICK_SENT": {
              "offset": "0x34",
              "size": 32,
              "description": "UHCI quick send configuration register"
            },
            "REG_Q0_WORD0": {
              "offset": "0x38",
              "size": 32,
              "description": "Q0_WORD0 quick_sent register"
            },
            "REG_Q0_WORD1": {
              "offset": "0x3C",
              "size": 32,
              "description": "Q0_WORD1 quick_sent register"
            },
            "REG_Q1_WORD0": {
              "offset": "0x40",
              "size": 32,
              "description": "Q1_WORD0 quick_sent register"
            },
            "REG_Q1_WORD1": {
              "offset": "0x44",
              "size": 32,
              "description": "Q1_WORD1 quick_sent register"
            },
            "REG_Q2_WORD0": {
              "offset": "0x48",
              "size": 32,
              "description": "Q2_WORD0 quick_sent register"
            },
            "REG_Q2_WORD1": {
              "offset": "0x4C",
              "size": 32,
              "description": "Q2_WORD1 quick_sent register"
            },
            "REG_Q3_WORD0": {
              "offset": "0x50",
              "size": 32,
              "description": "Q3_WORD0 quick_sent register"
            },
            "REG_Q3_WORD1": {
              "offset": "0x54",
              "size": 32,
              "description": "Q3_WORD1 quick_sent register"
            },
            "REG_Q4_WORD0": {
              "offset": "0x58",
              "size": 32,
              "description": "Q4_WORD0 quick_sent register"
            },
            "REG_Q4_WORD1": {
              "offset": "0x5C",
              "size": 32,
              "description": "Q4_WORD1 quick_sent register"
            },
            "REG_Q5_WORD0": {
              "offset": "0x60",
              "size": 32,
              "description": "Q5_WORD0 quick_sent register"
            },
            "REG_Q5_WORD1": {
              "offset": "0x64",
              "size": 32,
              "description": "Q5_WORD1 quick_sent register"
            },
            "REG_Q6_WORD0": {
              "offset": "0x68",
              "size": 32,
              "description": "Q6_WORD0 quick_sent register"
            },
            "REG_Q6_WORD1": {
              "offset": "0x6C",
              "size": 32,
              "description": "Q6_WORD1 quick_sent register"
            },
            "ESC_CONF0": {
              "offset": "0x70",
              "size": 32,
              "description": "Escape sequence configuration register 0"
            },
            "ESC_CONF1": {
              "offset": "0x74",
              "size": 32,
              "description": "Escape sequence configuration register 1"
            },
            "ESC_CONF2": {
              "offset": "0x78",
              "size": 32,
              "description": "Escape sequence configuration register 2"
            },
            "ESC_CONF3": {
              "offset": "0x7C",
              "size": 32,
              "description": "Escape sequence configuration register 3"
            },
            "PKT_THRES": {
              "offset": "0x80",
              "size": 32,
              "description": "Configure register for packet length"
            },
            "DATE": {
              "offset": "0x84",
              "size": 32,
              "description": "UHCI version  control register"
            }
          },
          "bits": {
            "CONF0": {
              "TX_RST": {
                "bit": 0,
                "description": "Write 1, then write 0 to this bit to reset decode state machine."
              },
              "RX_RST": {
                "bit": 1,
                "description": "Write 1, then write 0 to this bit to reset encode state machine."
              },
              "UART0_CE": {
                "bit": 2,
                "description": "Set this bit to link up HCI and UART0."
              },
              "UART1_CE": {
                "bit": 3,
                "description": "Set this bit to link up HCI and UART1."
              },
              "UART2_CE": {
                "bit": 4,
                "description": "Set this bit to link up HCI and UART2."
              },
              "SEPER_EN": {
                "bit": 5,
                "description": "Set this bit to separate the data frame using a special char."
              },
              "HEAD_EN": {
                "bit": 6,
                "description": "Set this bit to encode the data packet with a formatting header."
              },
              "CRC_REC_EN": {
                "bit": 7,
                "description": "Set this bit to enable UHCI to receive the 16 bit CRC."
              },
              "UART_IDLE_EOF_EN": {
                "bit": 8,
                "description": "If this bit is set to 1, UHCI will end the payload receiving process when UART has been in idle state."
              },
              "LEN_EOF_EN": {
                "bit": 9,
                "description": "If this bit is set to 1, UHCI decoder receiving payload data is end when the receiving byte count has reached the specified value. The value is payload length indicated by UHCI packet header when UHCI_HEAD_EN is 1 or the value is configuration value when UHCI_HEAD_EN is 0. If this bit is set to 0, UHCI decoder receiving payload data is end when 0xc0 is received."
              },
              "ENCODE_CRC_EN": {
                "bit": 10,
                "description": "Set this bit to enable data integrity checking by appending a 16 bit CCITT-CRC to end of the payload."
              },
              "CLK_EN": {
                "bit": 11,
                "description": "1'b1: Force clock on for register. 1'b0: Support clock only when application writes registers."
              },
              "UART_RX_BRK_EOF_EN": {
                "bit": 12,
                "description": "If this bit is set to 1, UHCI will end payload receive process when NULL frame is received by UART."
              }
            },
            "INT_RAW": {
              "RX_START_INT_RAW": {
                "bit": 0,
                "description": "This is the interrupt raw bit. Triggered when a separator char has been sent."
              },
              "TX_START_INT_RAW": {
                "bit": 1,
                "description": "This is the interrupt raw bit. Triggered when UHCI detects a separator char."
              },
              "RX_HUNG_INT_RAW": {
                "bit": 2,
                "description": "This is the interrupt raw bit. Triggered when UHCI takes more time to receive data than configure value."
              },
              "TX_HUNG_INT_RAW": {
                "bit": 3,
                "description": "This is the interrupt raw bit. Triggered when UHCI takes more time to read data from RAM than the configured value."
              },
              "SEND_S_REG_Q_INT_RAW": {
                "bit": 4,
                "description": "This is the interrupt raw bit. Triggered when UHCI has sent out a short packet using single_send registers."
              },
              "SEND_A_REG_Q_INT_RAW": {
                "bit": 5,
                "description": "This is the interrupt raw bit. Triggered when UHCI has sent out a short packet using always_send registers."
              },
              "OUT_EOF_INT_RAW": {
                "bit": 6,
                "description": "This is the interrupt raw bit. Triggered when there are some errors in EOF in the transmit data."
              },
              "APP_CTRL0_INT_RAW": {
                "bit": 7,
                "description": "This is the interrupt raw bit. Triggered when set UHCI_APP_CTRL0_IN_SET."
              },
              "APP_CTRL1_INT_RAW": {
                "bit": 8,
                "description": "This is the interrupt raw bit. Triggered when set UHCI_APP_CTRL1_IN_SET."
              }
            },
            "INT_ST": {
              "RX_START_INT_ST": {
                "bit": 0,
                "description": "This is the masked interrupt bit for UHCI_RX_START_INT interrupt when UHCI_RX_START_INT_ENA  is set to 1."
              },
              "TX_START_INT_ST": {
                "bit": 1,
                "description": "This is the masked interrupt bit for UHCI_TX_START_INT interrupt when UHCI_TX_START_INT_ENA  is set to 1."
              },
              "RX_HUNG_INT_ST": {
                "bit": 2,
                "description": "This is the masked interrupt bit for UHCI_RX_HUNG_INT interrupt when UHCI_RX_HUNG_INT_ENA  is set to 1."
              },
              "TX_HUNG_INT_ST": {
                "bit": 3,
                "description": "This is the masked interrupt bit for UHCI_TX_HUNG_INT interrupt when UHCI_TX_HUNG_INT_ENA  is set to 1."
              },
              "SEND_S_REG_Q_INT_ST": {
                "bit": 4,
                "description": "This is the masked interrupt bit for UHCI_SEND_S_REQ_Q_INT interrupt when UHCI_SEND_S_REQ_Q_INT_ENA  is set to 1."
              },
              "SEND_A_REG_Q_INT_ST": {
                "bit": 5,
                "description": "This is the masked interrupt bit for UHCI_SEND_A_REQ_Q_INT interrupt when UHCI_SEND_A_REQ_Q_INT_ENA  is set to 1."
              },
              "OUTLINK_EOF_ERR_INT_ST": {
                "bit": 6,
                "description": "This is the masked interrupt bit for UHCI_OUTLINK_EOF_ERR_INT interrupt when UHCI_OUTLINK_EOF_ERR_INT_ENA  is set to 1."
              },
              "APP_CTRL0_INT_ST": {
                "bit": 7,
                "description": "This is the masked interrupt bit for UHCI_APP_CTRL0_INT interrupt when UHCI_APP_CTRL0_INT_ENA  is set to 1."
              },
              "APP_CTRL1_INT_ST": {
                "bit": 8,
                "description": "This is the masked interrupt bit for UHCI_APP_CTRL1_INT interrupt when UHCI_APP_CTRL1_INT_ENA  is set to 1."
              }
            },
            "INT_ENA": {
              "RX_START_INT_ENA": {
                "bit": 0,
                "description": "This is the interrupt enable bit for UHCI_RX_START_INT interrupt."
              },
              "TX_START_INT_ENA": {
                "bit": 1,
                "description": "This is the interrupt enable bit for UHCI_TX_START_INT interrupt."
              },
              "RX_HUNG_INT_ENA": {
                "bit": 2,
                "description": "This is the interrupt enable bit for UHCI_RX_HUNG_INT interrupt."
              },
              "TX_HUNG_INT_ENA": {
                "bit": 3,
                "description": "This is the interrupt enable bit for UHCI_TX_HUNG_INT interrupt."
              },
              "SEND_S_REG_Q_INT_ENA": {
                "bit": 4,
                "description": "This is the interrupt enable bit for UHCI_SEND_S_REQ_Q_INT interrupt."
              },
              "SEND_A_REG_Q_INT_ENA": {
                "bit": 5,
                "description": "This is the interrupt enable bit for UHCI_SEND_A_REQ_Q_INT interrupt."
              },
              "OUTLINK_EOF_ERR_INT_ENA": {
                "bit": 6,
                "description": "This is the interrupt enable bit for UHCI_OUTLINK_EOF_ERR_INT interrupt."
              },
              "APP_CTRL0_INT_ENA": {
                "bit": 7,
                "description": "This is the interrupt enable bit for UHCI_APP_CTRL0_INT interrupt."
              },
              "APP_CTRL1_INT_ENA": {
                "bit": 8,
                "description": "This is the interrupt enable bit for UHCI_APP_CTRL1_INT interrupt."
              }
            },
            "INT_CLR": {
              "RX_START_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear UHCI_RX_START_INT interrupt."
              },
              "TX_START_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear UHCI_TX_START_INT interrupt."
              },
              "RX_HUNG_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear UHCI_RX_HUNG_INT interrupt."
              },
              "TX_HUNG_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear UHCI_TX_HUNG_INT interrupt."
              },
              "SEND_S_REG_Q_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear UHCI_SEND_S_REQ_Q_INT interrupt."
              },
              "SEND_A_REG_Q_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear UHCI_SEND_A_REQ_Q_INT interrupt."
              },
              "OUTLINK_EOF_ERR_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear UHCI_OUTLINK_EOF_ERR_INT interrupt."
              },
              "APP_CTRL0_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear UHCI_APP_CTRL0_INT interrupt."
              },
              "APP_CTRL1_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear UHCI_APP_CTRL1_INT interrupt."
              }
            },
            "APP_INT_SET": {
              "APP_CTRL0_INT_SET": {
                "bit": 0,
                "description": "This bit is software interrupt trigger source of UHCI_APP_CTRL0_INT."
              },
              "APP_CTRL1_INT_SET": {
                "bit": 1,
                "description": "This bit is software interrupt trigger source of UHCI_APP_CTRL1_INT."
              }
            },
            "CONF1": {
              "CHECK_SUM_EN": {
                "bit": 0,
                "description": "This is the enable bit to check header checksum when UHCI receives a data packet."
              },
              "CHECK_SEQ_EN": {
                "bit": 1,
                "description": "This is the enable bit to check sequence number when UHCI receives a data packet."
              },
              "CRC_DISABLE": {
                "bit": 2,
                "description": "Set this bit to support CRC calculation. Data Integrity Check Present bit in UHCI packet frame should be 1."
              },
              "SAVE_HEAD": {
                "bit": 3,
                "description": "Set this bit to save the packet header when HCI receives a data packet."
              },
              "TX_CHECK_SUM_RE": {
                "bit": 4,
                "description": "Set this bit to encode the data packet with a checksum."
              },
              "TX_ACK_NUM_RE": {
                "bit": 5,
                "description": "Set this bit to encode the data packet with an acknowledgment when a reliable packet is to be transmit."
              },
              "WAIT_SW_START": {
                "bit": 7,
                "description": "The uhci-encoder will jump to ST_SW_WAIT status if this register is set to 1."
              },
              "SW_START": {
                "bit": 8,
                "description": "If current UHCI_ENCODE_STATE is ST_SW_WAIT, the UHCI will start to send data packet out when this bit is set to 1."
              }
            },
            "STATE0": {
              "RX_ERR_CAUSE": {
                "bit": 0,
                "description": "This register indicates the error type when DMA has received a packet with error. 3'b001: Checksum error in HCI packet. 3'b010: Sequence number error in HCI packet. 3'b011: CRC bit error in HCI packet. 3'b100: 0xc0 is found but received HCI packet is not end. 3'b101: 0xc0 is not found when receiving HCI packet is end. 3'b110: CRC check error.",
                "width": 3
              },
              "DECODE_STATE": {
                "bit": 3,
                "description": "UHCI decoder status.",
                "width": 3
              }
            },
            "STATE1": {
              "ENCODE_STATE": {
                "bit": 0,
                "description": "UHCI encoder status.",
                "width": 3
              }
            },
            "ESCAPE_CONF": {
              "TX_C0_ESC_EN": {
                "bit": 0,
                "description": "Set this bit to enable decoding char 0xc0 when DMA receives data."
              },
              "TX_DB_ESC_EN": {
                "bit": 1,
                "description": "Set this bit to enable decoding char 0xdb when DMA receives data."
              },
              "TX_11_ESC_EN": {
                "bit": 2,
                "description": "Set this bit to enable decoding flow control char 0x11 when DMA receives data."
              },
              "TX_13_ESC_EN": {
                "bit": 3,
                "description": "Set this bit to enable decoding flow control char 0x13 when DMA receives data."
              },
              "RX_C0_ESC_EN": {
                "bit": 4,
                "description": "Set this bit to enable replacing 0xc0 by special char when DMA sends data."
              },
              "RX_DB_ESC_EN": {
                "bit": 5,
                "description": "Set this bit to enable replacing 0xdb by special char when DMA sends data."
              },
              "RX_11_ESC_EN": {
                "bit": 6,
                "description": "Set this bit to enable replacing flow control char 0x11 by special char when DMA sends data."
              },
              "RX_13_ESC_EN": {
                "bit": 7,
                "description": "Set this bit to enable replacing flow control char 0x13 by special char when DMA sends data."
              }
            },
            "HUNG_CONF": {
              "TXFIFO_TIMEOUT": {
                "bit": 0,
                "description": "This register stores the timeout value. It will produce the UHCI_TX_HUNG_INT interrupt when DMA takes more time to receive data.",
                "width": 8
              },
              "TXFIFO_TIMEOUT_SHIFT": {
                "bit": 8,
                "description": "This register is used to configure the tick count maximum value.",
                "width": 3
              },
              "TXFIFO_TIMEOUT_ENA": {
                "bit": 11,
                "description": "This is the enable bit for Tx-FIFO receive-data timeout."
              },
              "RXFIFO_TIMEOUT": {
                "bit": 12,
                "description": "This register stores the timeout value. It will produce the UHCI_RX_HUNG_INT interrupt when DMA takes more time to read data from RAM.",
                "width": 8
              },
              "RXFIFO_TIMEOUT_SHIFT": {
                "bit": 20,
                "description": "This register is used to configure the tick count maximum value.",
                "width": 3
              },
              "RXFIFO_TIMEOUT_ENA": {
                "bit": 23,
                "description": "This is the enable bit for DMA send-data timeout."
              }
            },
            "ACK_NUM": {
              "ACK_NUM": {
                "bit": 0,
                "description": "This ACK number used in software flow control.",
                "width": 3
              },
              "LOAD": {
                "bit": 3,
                "description": "Set this bit to 1, the value configured by UHCI_ACK_NUM would be loaded."
              }
            },
            "RX_HEAD": {
              "RX_HEAD": {
                "bit": 0,
                "description": "This register stores the header of the current received packet.",
                "width": 32
              }
            },
            "QUICK_SENT": {
              "SINGLE_SEND_NUM": {
                "bit": 0,
                "description": "This register is used to specify the single_send register.",
                "width": 3
              },
              "SINGLE_SEND_EN": {
                "bit": 3,
                "description": "Set this bit to enable single_send mode to send short packet."
              },
              "ALWAYS_SEND_NUM": {
                "bit": 4,
                "description": "This register is used to specify the always_send register.",
                "width": 3
              },
              "ALWAYS_SEND_EN": {
                "bit": 7,
                "description": "Set this bit to enable always_send mode to send short packet."
              }
            },
            "REG_Q0_WORD0": {
              "SEND_Q0_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q0_WORD1": {
              "SEND_Q0_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q1_WORD0": {
              "SEND_Q1_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q1_WORD1": {
              "SEND_Q1_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q2_WORD0": {
              "SEND_Q2_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q2_WORD1": {
              "SEND_Q2_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q3_WORD0": {
              "SEND_Q3_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q3_WORD1": {
              "SEND_Q3_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q4_WORD0": {
              "SEND_Q4_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q4_WORD1": {
              "SEND_Q4_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q5_WORD0": {
              "SEND_Q5_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q5_WORD1": {
              "SEND_Q5_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q6_WORD0": {
              "SEND_Q6_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q6_WORD1": {
              "SEND_Q6_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "ESC_CONF0": {
              "SEPER_CHAR": {
                "bit": 0,
                "description": "This register is used to define the separate char that need to be encoded, default is 0xc0.",
                "width": 8
              },
              "SEPER_ESC_CHAR0": {
                "bit": 8,
                "description": "This register is used to define the first char of slip escape sequence when encoding the separate char, default is 0xdb.",
                "width": 8
              },
              "SEPER_ESC_CHAR1": {
                "bit": 16,
                "description": "This register is used to define the second char of slip escape sequence when encoding the separate char, default is 0xdc.",
                "width": 8
              }
            },
            "ESC_CONF1": {
              "ESC_SEQ0": {
                "bit": 0,
                "description": "This register is used to define a char that need to be encoded, default is 0xdb that used as the first char of slip escape sequence.",
                "width": 8
              },
              "ESC_SEQ0_CHAR0": {
                "bit": 8,
                "description": "This register is used to define the first char of slip escape sequence when encoding the UHCI_ESC_SEQ0, default is 0xdb.",
                "width": 8
              },
              "ESC_SEQ0_CHAR1": {
                "bit": 16,
                "description": "This register is used to define the second char of slip escape sequence when encoding the UHCI_ESC_SEQ0, default is 0xdd.",
                "width": 8
              }
            },
            "ESC_CONF2": {
              "ESC_SEQ1": {
                "bit": 0,
                "description": "This register is used to define a char that need to be encoded, default is 0x11 that used as flow control char.",
                "width": 8
              },
              "ESC_SEQ1_CHAR0": {
                "bit": 8,
                "description": "This register is used to define the first char of slip escape sequence when encoding the UHCI_ESC_SEQ1, default is 0xdb.",
                "width": 8
              },
              "ESC_SEQ1_CHAR1": {
                "bit": 16,
                "description": "This register is used to define the second char of slip escape sequence when encoding the UHCI_ESC_SEQ1, default is 0xde.",
                "width": 8
              }
            },
            "ESC_CONF3": {
              "ESC_SEQ2": {
                "bit": 0,
                "description": "This register is used to define a char that need to be decoded, default is 0x13 that used as flow control char.",
                "width": 8
              },
              "ESC_SEQ2_CHAR0": {
                "bit": 8,
                "description": "This register is used to define the first char of slip escape sequence when encoding the UHCI_ESC_SEQ2, default is 0xdb.",
                "width": 8
              },
              "ESC_SEQ2_CHAR1": {
                "bit": 16,
                "description": "This register is used to define the second char of slip escape sequence when encoding the UHCI_ESC_SEQ2, default is 0xdf.",
                "width": 8
              }
            },
            "PKT_THRES": {
              "PKT_THRS": {
                "bit": 0,
                "description": "This register is used to configure the maximum value of the packet length when UHCI_HEAD_EN is 0.",
                "width": 13
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the version control register.",
                "width": 32
              }
            }
          }
        },
        "UHCI1": {
          "instances": [
            {
              "name": "UHCI1",
              "base": "0x6000C000",
              "irq": 15
            }
          ],
          "registers": {}
        },
        "USB": {
          "instances": [
            {
              "name": "USB0",
              "base": "0x60080000",
              "irq": 38
            },
            {
              "name": "USB_DEVICE",
              "base": "0x60038000",
              "irq": 96
            },
            {
              "name": "USB_WRAP",
              "base": "0x60039000"
            }
          ],
          "registers": {
            "GOTGCTL": {
              "offset": "0x00",
              "size": 32
            },
            "GOTGINT": {
              "offset": "0x04",
              "size": 32
            },
            "GAHBCFG": {
              "offset": "0x08",
              "size": 32
            },
            "GUSBCFG": {
              "offset": "0x0C",
              "size": 32
            },
            "GRSTCTL": {
              "offset": "0x10",
              "size": 32
            },
            "GINTSTS": {
              "offset": "0x14",
              "size": 32
            },
            "GINTMSK": {
              "offset": "0x18",
              "size": 32
            },
            "GRXSTSR": {
              "offset": "0x1C",
              "size": 32
            },
            "GRXSTSP": {
              "offset": "0x20",
              "size": 32
            },
            "GRXFSIZ": {
              "offset": "0x24",
              "size": 32
            },
            "GNPTXFSIZ": {
              "offset": "0x28",
              "size": 32
            },
            "GNPTXSTS": {
              "offset": "0x2C",
              "size": 32
            },
            "GSNPSID": {
              "offset": "0x40",
              "size": 32
            },
            "GHWCFG1": {
              "offset": "0x44",
              "size": 32
            },
            "GHWCFG2": {
              "offset": "0x48",
              "size": 32
            },
            "GHWCFG3": {
              "offset": "0x4C",
              "size": 32
            },
            "GHWCFG4": {
              "offset": "0x50",
              "size": 32
            },
            "GDFIFOCFG": {
              "offset": "0x5C",
              "size": 32
            },
            "HPTXFSIZ": {
              "offset": "0x100",
              "size": 32
            },
            "DIEPTXF1": {
              "offset": "0x104",
              "size": 32
            },
            "DIEPTXF2": {
              "offset": "0x108",
              "size": 32
            },
            "DIEPTXF3": {
              "offset": "0x10C",
              "size": 32
            },
            "DIEPTXF4": {
              "offset": "0x110",
              "size": 32
            },
            "HCFG": {
              "offset": "0x400",
              "size": 32
            },
            "HFIR": {
              "offset": "0x404",
              "size": 32
            },
            "HFNUM": {
              "offset": "0x408",
              "size": 32
            },
            "HPTXSTS": {
              "offset": "0x410",
              "size": 32
            },
            "HAINT": {
              "offset": "0x414",
              "size": 32
            },
            "HAINTMSK": {
              "offset": "0x418",
              "size": 32
            },
            "HFLBADDR": {
              "offset": "0x41C",
              "size": 32
            },
            "HPRT": {
              "offset": "0x440",
              "size": 32
            },
            "HCCHAR0": {
              "offset": "0x500",
              "size": 32
            },
            "HCINT0": {
              "offset": "0x508",
              "size": 32
            },
            "HCINTMSK0": {
              "offset": "0x50C",
              "size": 32
            },
            "HCTSIZ0": {
              "offset": "0x510",
              "size": 32
            },
            "HCDMA0": {
              "offset": "0x514",
              "size": 32
            },
            "HCDMAB0": {
              "offset": "0x51C",
              "size": 32
            },
            "HCCHAR1": {
              "offset": "0x520",
              "size": 32
            },
            "HCINT1": {
              "offset": "0x528",
              "size": 32
            },
            "HCINTMSK1": {
              "offset": "0x52C",
              "size": 32
            },
            "HCTSIZ1": {
              "offset": "0x530",
              "size": 32
            },
            "HCDMA1": {
              "offset": "0x534",
              "size": 32
            },
            "HCDMAB1": {
              "offset": "0x53C",
              "size": 32
            },
            "HCCHAR2": {
              "offset": "0x540",
              "size": 32
            },
            "HCINT2": {
              "offset": "0x548",
              "size": 32
            },
            "HCINTMSK2": {
              "offset": "0x54C",
              "size": 32
            },
            "HCTSIZ2": {
              "offset": "0x550",
              "size": 32
            },
            "HCDMA2": {
              "offset": "0x554",
              "size": 32
            },
            "HCDMAB2": {
              "offset": "0x55C",
              "size": 32
            },
            "HCCHAR3": {
              "offset": "0x560",
              "size": 32
            },
            "HCINT3": {
              "offset": "0x568",
              "size": 32
            },
            "HCINTMSK3": {
              "offset": "0x56C",
              "size": 32
            },
            "HCTSIZ3": {
              "offset": "0x570",
              "size": 32
            },
            "HCDMA3": {
              "offset": "0x574",
              "size": 32
            },
            "HCDMAB3": {
              "offset": "0x57C",
              "size": 32
            },
            "HCCHAR4": {
              "offset": "0x580",
              "size": 32
            },
            "HCINT4": {
              "offset": "0x588",
              "size": 32
            },
            "HCINTMSK4": {
              "offset": "0x58C",
              "size": 32
            },
            "HCTSIZ4": {
              "offset": "0x590",
              "size": 32
            },
            "HCDMA4": {
              "offset": "0x594",
              "size": 32
            },
            "HCDMAB4": {
              "offset": "0x59C",
              "size": 32
            },
            "HCCHAR5": {
              "offset": "0x5A0",
              "size": 32
            },
            "HCINT5": {
              "offset": "0x5A8",
              "size": 32
            },
            "HCINTMSK5": {
              "offset": "0x5AC",
              "size": 32
            },
            "HCTSIZ5": {
              "offset": "0x5B0",
              "size": 32
            },
            "HCDMA5": {
              "offset": "0x5B4",
              "size": 32
            },
            "HCDMAB5": {
              "offset": "0x5BC",
              "size": 32
            },
            "HCCHAR6": {
              "offset": "0x5C0",
              "size": 32
            },
            "HCINT6": {
              "offset": "0x5C8",
              "size": 32
            },
            "HCINTMSK6": {
              "offset": "0x5CC",
              "size": 32
            },
            "HCTSIZ6": {
              "offset": "0x5D0",
              "size": 32
            },
            "HCDMA6": {
              "offset": "0x5D4",
              "size": 32
            },
            "HCDMAB6": {
              "offset": "0x5DC",
              "size": 32
            },
            "HCCHAR7": {
              "offset": "0x5E0",
              "size": 32
            },
            "HCINT7": {
              "offset": "0x5E8",
              "size": 32
            },
            "HCINTMSK7": {
              "offset": "0x5EC",
              "size": 32
            },
            "HCTSIZ7": {
              "offset": "0x5F0",
              "size": 32
            },
            "HCDMA7": {
              "offset": "0x5F4",
              "size": 32
            },
            "HCDMAB7": {
              "offset": "0x5FC",
              "size": 32
            },
            "DCFG": {
              "offset": "0x800",
              "size": 32
            },
            "DCTL": {
              "offset": "0x804",
              "size": 32
            },
            "DSTS": {
              "offset": "0x808",
              "size": 32
            },
            "DIEPMSK": {
              "offset": "0x810",
              "size": 32
            },
            "DOEPMSK": {
              "offset": "0x814",
              "size": 32
            },
            "DAINT": {
              "offset": "0x818",
              "size": 32
            },
            "DAINTMSK": {
              "offset": "0x81C",
              "size": 32
            },
            "DVBUSDIS": {
              "offset": "0x828",
              "size": 32
            },
            "DVBUSPULSE": {
              "offset": "0x82C",
              "size": 32
            },
            "DTHRCTL": {
              "offset": "0x830",
              "size": 32
            },
            "DIEPEMPMSK": {
              "offset": "0x834",
              "size": 32
            },
            "DIEPCTL0": {
              "offset": "0x900",
              "size": 32
            },
            "DIEPINT0": {
              "offset": "0x908",
              "size": 32
            },
            "DIEPTSIZ0": {
              "offset": "0x910",
              "size": 32
            },
            "DIEPDMA0": {
              "offset": "0x914",
              "size": 32
            },
            "DTXFSTS0": {
              "offset": "0x918",
              "size": 32
            },
            "DIEPDMAB0": {
              "offset": "0x91C",
              "size": 32
            },
            "DIEPCTL1": {
              "offset": "0x920",
              "size": 32
            },
            "DIEPINT1": {
              "offset": "0x928",
              "size": 32
            },
            "DIEPTSIZ1": {
              "offset": "0x930",
              "size": 32
            },
            "DIEPDMA1": {
              "offset": "0x934",
              "size": 32
            },
            "DTXFSTS1": {
              "offset": "0x938",
              "size": 32
            },
            "DIEPDMAB1": {
              "offset": "0x93C",
              "size": 32
            },
            "DIEPCTL2": {
              "offset": "0x940",
              "size": 32
            },
            "DIEPINT2": {
              "offset": "0x948",
              "size": 32
            },
            "DIEPTSIZ2": {
              "offset": "0x950",
              "size": 32
            },
            "DIEPDMA2": {
              "offset": "0x954",
              "size": 32
            },
            "DTXFSTS2": {
              "offset": "0x958",
              "size": 32
            },
            "DIEPDMAB2": {
              "offset": "0x95C",
              "size": 32
            },
            "DIEPCTL3": {
              "offset": "0x960",
              "size": 32
            },
            "DIEPINT3": {
              "offset": "0x968",
              "size": 32
            },
            "DIEPTSIZ3": {
              "offset": "0x970",
              "size": 32
            },
            "DIEPDMA3": {
              "offset": "0x974",
              "size": 32
            },
            "DTXFSTS3": {
              "offset": "0x978",
              "size": 32
            },
            "DIEPDMAB3": {
              "offset": "0x97C",
              "size": 32
            },
            "DIEPCTL4": {
              "offset": "0x980",
              "size": 32
            },
            "DIEPINT4": {
              "offset": "0x988",
              "size": 32
            },
            "DIEPTSIZ4": {
              "offset": "0x990",
              "size": 32
            },
            "DIEPDMA4": {
              "offset": "0x994",
              "size": 32
            },
            "DTXFSTS4": {
              "offset": "0x998",
              "size": 32
            },
            "DIEPDMAB4": {
              "offset": "0x99C",
              "size": 32
            },
            "DIEPCTL5": {
              "offset": "0x9A0",
              "size": 32
            },
            "DIEPINT5": {
              "offset": "0x9A8",
              "size": 32
            },
            "DIEPTSIZ5": {
              "offset": "0x9B0",
              "size": 32
            },
            "DIEPDMA5": {
              "offset": "0x9B4",
              "size": 32
            },
            "DTXFSTS5": {
              "offset": "0x9B8",
              "size": 32
            },
            "DIEPDMAB5": {
              "offset": "0x9BC",
              "size": 32
            },
            "DIEPCTL6": {
              "offset": "0x9C0",
              "size": 32
            },
            "DIEPINT6": {
              "offset": "0x9C8",
              "size": 32
            },
            "DIEPTSIZ6": {
              "offset": "0x9D0",
              "size": 32
            },
            "DIEPDMA6": {
              "offset": "0x9D4",
              "size": 32
            },
            "DTXFSTS6": {
              "offset": "0x9D8",
              "size": 32
            },
            "DIEPDMAB6": {
              "offset": "0x9DC",
              "size": 32
            },
            "DOEPCTL0": {
              "offset": "0xB00",
              "size": 32
            },
            "DOEPINT0": {
              "offset": "0xB08",
              "size": 32
            },
            "DOEPTSIZ0": {
              "offset": "0xB10",
              "size": 32
            },
            "DOEPDMA0": {
              "offset": "0xB14",
              "size": 32
            },
            "DOEPDMAB0": {
              "offset": "0xB1C",
              "size": 32
            },
            "DOEPCTL1": {
              "offset": "0xB20",
              "size": 32
            },
            "DOEPINT1": {
              "offset": "0xB28",
              "size": 32
            },
            "DOEPTSIZ1": {
              "offset": "0xB30",
              "size": 32
            },
            "DOEPDMA1": {
              "offset": "0xB34",
              "size": 32
            },
            "DOEPDMAB1": {
              "offset": "0xB3C",
              "size": 32
            },
            "DOEPCTL2": {
              "offset": "0xB40",
              "size": 32
            },
            "DOEPINT2": {
              "offset": "0xB48",
              "size": 32
            },
            "DOEPTSIZ2": {
              "offset": "0xB50",
              "size": 32
            },
            "DOEPDMA2": {
              "offset": "0xB54",
              "size": 32
            },
            "DOEPDMAB2": {
              "offset": "0xB5C",
              "size": 32
            },
            "DOEPCTL3": {
              "offset": "0xB60",
              "size": 32
            },
            "DOEPINT3": {
              "offset": "0xB68",
              "size": 32
            },
            "DOEPTSIZ3": {
              "offset": "0xB70",
              "size": 32
            },
            "DOEPDMA3": {
              "offset": "0xB74",
              "size": 32
            },
            "DOEPDMAB3": {
              "offset": "0xB7C",
              "size": 32
            },
            "DOEPCTL4": {
              "offset": "0xB80",
              "size": 32
            },
            "DOEPINT4": {
              "offset": "0xB88",
              "size": 32
            },
            "DOEPTSIZ4": {
              "offset": "0xB90",
              "size": 32
            },
            "DOEPDMA4": {
              "offset": "0xB94",
              "size": 32
            },
            "DOEPDMAB4": {
              "offset": "0xB9C",
              "size": 32
            },
            "DOEPCTL5": {
              "offset": "0xBA0",
              "size": 32
            },
            "DOEPINT5": {
              "offset": "0xBA8",
              "size": 32
            },
            "DOEPTSIZ5": {
              "offset": "0xBB0",
              "size": 32
            },
            "DOEPDMA5": {
              "offset": "0xBB4",
              "size": 32
            },
            "DOEPDMAB5": {
              "offset": "0xBBC",
              "size": 32
            },
            "DOEPCTL6": {
              "offset": "0xBC0",
              "size": 32
            },
            "DOEPINT6": {
              "offset": "0xBC8",
              "size": 32
            },
            "DOEPTSIZ6": {
              "offset": "0xBD0",
              "size": 32
            },
            "DOEPDMA6": {
              "offset": "0xBD4",
              "size": 32
            },
            "DOEPDMAB6": {
              "offset": "0xBDC",
              "size": 32
            },
            "PCGCCTL": {
              "offset": "0xE00",
              "size": 32
            }
          },
          "bits": {
            "GOTGCTL": {
              "SESREQSCS": {
                "bit": 0,
                "description": "SESREQSCS"
              },
              "SESREQ": {
                "bit": 1,
                "description": "SESREQ"
              },
              "VBVALIDOVEN": {
                "bit": 2,
                "description": "VBVALIDOVEN"
              },
              "VBVALIDOVVAL": {
                "bit": 3,
                "description": "VBVALIDOVVAL"
              },
              "AVALIDOVEN": {
                "bit": 4,
                "description": "AVALIDOVEN"
              },
              "AVALIDOVVAL": {
                "bit": 5,
                "description": "AVALIDOVVAL"
              },
              "BVALIDOVEN": {
                "bit": 6,
                "description": "BVALIDOVEN"
              },
              "BVALIDOVVAL": {
                "bit": 7,
                "description": "BVALIDOVVAL"
              },
              "HSTNEGSCS": {
                "bit": 8,
                "description": "HSTNEGSCS"
              },
              "HNPREQ": {
                "bit": 9,
                "description": "HNPREQ"
              },
              "HSTSETHNPEN": {
                "bit": 10,
                "description": "HSTSETHNPEN"
              },
              "DEVHNPEN": {
                "bit": 11,
                "description": "DEVHNPEN"
              },
              "EHEN": {
                "bit": 12,
                "description": "EHEN"
              },
              "DBNCEFLTRBYPASS": {
                "bit": 15,
                "description": "DBNCEFLTRBYPASS"
              },
              "CONIDSTS": {
                "bit": 16,
                "description": "CONIDSTS"
              },
              "DBNCTIME": {
                "bit": 17,
                "description": "DBNCTIME"
              },
              "ASESVLD": {
                "bit": 18,
                "description": "ASESVLD"
              },
              "BSESVLD": {
                "bit": 19,
                "description": "BSESVLD"
              },
              "OTGVER": {
                "bit": 20,
                "description": "OTGVER"
              },
              "CURMOD": {
                "bit": 21,
                "description": "CURMOD"
              }
            },
            "GOTGINT": {
              "SESENDDET": {
                "bit": 2,
                "description": "SESENDDET"
              },
              "SESREQSUCSTSCHNG": {
                "bit": 8,
                "description": "SESREQSUCSTSCHNG"
              },
              "HSTNEGSUCSTSCHNG": {
                "bit": 9,
                "description": "HSTNEGSUCSTSCHNG"
              },
              "HSTNEGDET": {
                "bit": 17,
                "description": "HSTNEGDET"
              },
              "ADEVTOUTCHG": {
                "bit": 18,
                "description": "ADEVTOUTCHG"
              },
              "DBNCEDONE": {
                "bit": 19,
                "description": "DBNCEDONE"
              }
            },
            "GAHBCFG": {
              "GLBLLNTRMSK": {
                "bit": 0,
                "description": "GLBLLNTRMSK"
              },
              "HBSTLEN": {
                "bit": 1,
                "description": "HBSTLEN",
                "width": 4
              },
              "DMAEN": {
                "bit": 5,
                "description": "DMAEN"
              },
              "NPTXFEMPLVL": {
                "bit": 7,
                "description": "NPTXFEMPLVL"
              },
              "PTXFEMPLVL": {
                "bit": 8,
                "description": "PTXFEMPLVL"
              },
              "REMMEMSUPP": {
                "bit": 21,
                "description": "REMMEMSUPP"
              },
              "NOTIALLDMAWRIT": {
                "bit": 22,
                "description": "NOTIALLDMAWRIT"
              },
              "AHBSINGLE": {
                "bit": 23,
                "description": "AHBSINGLE"
              },
              "INVDESCENDIANESS": {
                "bit": 24,
                "description": "INVDESCENDIANESS"
              }
            },
            "GUSBCFG": {
              "TOUTCAL": {
                "bit": 0,
                "description": "TOUTCAL",
                "width": 3
              },
              "PHYIF": {
                "bit": 3,
                "description": "PHYIF"
              },
              "ULPI_UTMI_SEL": {
                "bit": 4,
                "description": "ULPI_UTMI_SEL"
              },
              "FSINTF": {
                "bit": 5,
                "description": "FSINTF"
              },
              "PHYSEL": {
                "bit": 6,
                "description": "PHYSEL"
              },
              "SRPCAP": {
                "bit": 8,
                "description": "SRPCAP"
              },
              "HNPCAP": {
                "bit": 9,
                "description": "HNPCAP"
              },
              "USBTRDTIM": {
                "bit": 10,
                "description": "USBTRDTIM",
                "width": 4
              },
              "TERMSELDLPULSE": {
                "bit": 22,
                "description": "TERMSELDLPULSE"
              },
              "TXENDDELAY": {
                "bit": 28,
                "description": "TXENDDELAY"
              },
              "FORCEHSTMODE": {
                "bit": 29,
                "description": "FORCEHSTMODE"
              },
              "FORCEDEVMODE": {
                "bit": 30,
                "description": "FORCEDEVMODE"
              },
              "CORRUPTTXPKT": {
                "bit": 31,
                "description": "CORRUPTTXPKT"
              }
            },
            "GRSTCTL": {
              "CSFTRST": {
                "bit": 0,
                "description": "CSFTRST"
              },
              "PIUFSSFTRST": {
                "bit": 1,
                "description": "PIUFSSFTRST"
              },
              "FRMCNTRRST": {
                "bit": 2,
                "description": "FRMCNTRRST"
              },
              "RXFFLSH": {
                "bit": 4,
                "description": "RXFFLSH"
              },
              "TXFFLSH": {
                "bit": 5,
                "description": "TXFFLSH"
              },
              "TXFNUM": {
                "bit": 6,
                "description": "TXFNUM",
                "width": 5
              },
              "DMAREQ": {
                "bit": 30,
                "description": "DMAREQ"
              },
              "AHBIDLE": {
                "bit": 31,
                "description": "AHBIDLE"
              }
            },
            "GINTSTS": {
              "CURMOD_INT": {
                "bit": 0,
                "description": "CURMOD_INT"
              },
              "MODEMIS": {
                "bit": 1,
                "description": "MODEMIS"
              },
              "OTGINT": {
                "bit": 2,
                "description": "OTGINT"
              },
              "SOF": {
                "bit": 3,
                "description": "SOF"
              },
              "RXFLVI": {
                "bit": 4,
                "description": "RXFLVI"
              },
              "NPTXFEMP": {
                "bit": 5,
                "description": "NPTXFEMP"
              },
              "GINNAKEFF": {
                "bit": 6,
                "description": "GINNAKEFF"
              },
              "GOUTNAKEFF": {
                "bit": 7,
                "description": "GOUTNAKEFF"
              },
              "ERLYSUSP": {
                "bit": 10,
                "description": "ERLYSUSP"
              },
              "USBSUSP": {
                "bit": 11,
                "description": "USBSUSP"
              },
              "USBRST": {
                "bit": 12,
                "description": "USBRST"
              },
              "ENUMDONE": {
                "bit": 13,
                "description": "ENUMDONE"
              },
              "ISOOUTDROP": {
                "bit": 14,
                "description": "ISOOUTDROP"
              },
              "EOPF": {
                "bit": 15,
                "description": "EOPF"
              },
              "EPMIS": {
                "bit": 17,
                "description": "EPMIS"
              },
              "IEPINT": {
                "bit": 18,
                "description": "IEPINT"
              },
              "OEPINT": {
                "bit": 19,
                "description": "OEPINT"
              },
              "INCOMPISOIN": {
                "bit": 20,
                "description": "INCOMPISOIN"
              },
              "INCOMPIP": {
                "bit": 21,
                "description": "INCOMPIP"
              },
              "FETSUSP": {
                "bit": 22,
                "description": "FETSUSP"
              },
              "RESETDET": {
                "bit": 23,
                "description": "RESETDET"
              },
              "PRTLNT": {
                "bit": 24,
                "description": "PRTLNT"
              },
              "HCHLNT": {
                "bit": 25,
                "description": "HCHLNT"
              },
              "PTXFEMP": {
                "bit": 26,
                "description": "PTXFEMP"
              },
              "CONIDSTSCHNG": {
                "bit": 28,
                "description": "CONIDSTSCHNG"
              },
              "DISCONNINT": {
                "bit": 29,
                "description": "DISCONNINT"
              },
              "SESSREQINT": {
                "bit": 30,
                "description": "SESSREQINT"
              },
              "WKUPINT": {
                "bit": 31,
                "description": "WKUPINT"
              }
            },
            "GINTMSK": {
              "MODEMISMSK": {
                "bit": 1,
                "description": "MODEMISMSK"
              },
              "OTGINTMSK": {
                "bit": 2,
                "description": "OTGINTMSK"
              },
              "SOFMSK": {
                "bit": 3,
                "description": "SOFMSK"
              },
              "RXFLVIMSK": {
                "bit": 4,
                "description": "RXFLVIMSK"
              },
              "NPTXFEMPMSK": {
                "bit": 5,
                "description": "NPTXFEMPMSK"
              },
              "GINNAKEFFMSK": {
                "bit": 6,
                "description": "GINNAKEFFMSK"
              },
              "GOUTNACKEFFMSK": {
                "bit": 7,
                "description": "GOUTNACKEFFMSK"
              },
              "ERLYSUSPMSK": {
                "bit": 10,
                "description": "ERLYSUSPMSK"
              },
              "USBSUSPMSK": {
                "bit": 11,
                "description": "USBSUSPMSK"
              },
              "USBRSTMSK": {
                "bit": 12,
                "description": "USBRSTMSK"
              },
              "ENUMDONEMSK": {
                "bit": 13,
                "description": "ENUMDONEMSK"
              },
              "ISOOUTDROPMSK": {
                "bit": 14,
                "description": "ISOOUTDROPMSK"
              },
              "EOPFMSK": {
                "bit": 15,
                "description": "EOPFMSK"
              },
              "EPMISMSK": {
                "bit": 17,
                "description": "EPMISMSK"
              },
              "IEPINTMSK": {
                "bit": 18,
                "description": "IEPINTMSK"
              },
              "OEPINTMSK": {
                "bit": 19,
                "description": "OEPINTMSK"
              },
              "INCOMPISOINMSK": {
                "bit": 20,
                "description": "INCOMPISOINMSK"
              },
              "INCOMPIPMSK": {
                "bit": 21,
                "description": "INCOMPIPMSK"
              },
              "FETSUSPMSK": {
                "bit": 22,
                "description": "FETSUSPMSK"
              },
              "RESETDETMSK": {
                "bit": 23,
                "description": "RESETDETMSK"
              },
              "PRTLNTMSK": {
                "bit": 24,
                "description": "PRTLNTMSK"
              },
              "HCHINTMSK": {
                "bit": 25,
                "description": "HCHINTMSK"
              },
              "PTXFEMPMSK": {
                "bit": 26,
                "description": "PTXFEMPMSK"
              },
              "CONIDSTSCHNGMSK": {
                "bit": 28,
                "description": "CONIDSTSCHNGMSK"
              },
              "DISCONNINTMSK": {
                "bit": 29,
                "description": "DISCONNINTMSK"
              },
              "SESSREQINTMSK": {
                "bit": 30,
                "description": "SESSREQINTMSK"
              },
              "WKUPINTMSK": {
                "bit": 31,
                "description": "WKUPINTMSK"
              }
            },
            "GRXSTSR": {
              "G_CHNUM": {
                "bit": 0,
                "description": "G_CHNUM",
                "width": 4
              },
              "G_BCNT": {
                "bit": 4,
                "description": "G_BCNT",
                "width": 11
              },
              "G_DPID": {
                "bit": 15,
                "description": "G_DPID",
                "width": 2
              },
              "G_PKTSTS": {
                "bit": 17,
                "description": "G_PKTSTS",
                "width": 4
              },
              "G_FN": {
                "bit": 21,
                "description": "G_FN",
                "width": 4
              }
            },
            "GRXSTSP": {
              "CHNUM": {
                "bit": 0,
                "description": "CHNUM",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "BCNT",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "DPID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "PKTSTS",
                "width": 4
              },
              "FN": {
                "bit": 21,
                "description": "FN",
                "width": 4
              }
            },
            "GRXFSIZ": {
              "RXFDEP": {
                "bit": 0,
                "description": "RXFDEP",
                "width": 16
              }
            },
            "GNPTXFSIZ": {
              "NPTXFSTADDR": {
                "bit": 0,
                "description": "NPTXFSTADDR",
                "width": 16
              },
              "NPTXFDEP": {
                "bit": 16,
                "description": "NPTXFDEP",
                "width": 16
              }
            },
            "GNPTXSTS": {
              "NPTXFSPCAVAIL": {
                "bit": 0,
                "description": "NPTXFSPCAVAIL",
                "width": 16
              },
              "NPTXQSPCAVAIL": {
                "bit": 16,
                "description": "NPTXQSPCAVAIL",
                "width": 4
              },
              "NPTXQTOP": {
                "bit": 24,
                "description": "NPTXQTOP",
                "width": 7
              }
            },
            "GSNPSID": {
              "SYNOPSYSID": {
                "bit": 0,
                "description": "SYNOPSYSID",
                "width": 32
              }
            },
            "GHWCFG1": {
              "EPDIR": {
                "bit": 0,
                "description": "EPDIR",
                "width": 32
              }
            },
            "GHWCFG2": {
              "OTGMODE": {
                "bit": 0,
                "description": "OTGMODE",
                "width": 3
              },
              "OTGARCH": {
                "bit": 3,
                "description": "OTGARCH",
                "width": 2
              },
              "SINGPNT": {
                "bit": 5,
                "description": "SINGPNT"
              },
              "HSPHYTYPE": {
                "bit": 6,
                "description": "HSPHYTYPE",
                "width": 2
              },
              "FSPHYTYPE": {
                "bit": 8,
                "description": "FSPHYTYPE",
                "width": 2
              },
              "NUMDEVEPS": {
                "bit": 10,
                "description": "NUMDEVEPS",
                "width": 4
              },
              "NUMHSTCHNL": {
                "bit": 14,
                "description": "NUMHSTCHNL",
                "width": 4
              },
              "PERIOSUPPORT": {
                "bit": 18,
                "description": "PERIOSUPPORT"
              },
              "DYNFIFOSIZING": {
                "bit": 19,
                "description": "DYNFIFOSIZING"
              },
              "MULTIPROCINTRPT": {
                "bit": 20,
                "description": "MULTIPROCINTRPT"
              },
              "NPTXQDEPTH": {
                "bit": 22,
                "description": "NPTXQDEPTH",
                "width": 2
              },
              "PTXQDEPTH": {
                "bit": 24,
                "description": "PTXQDEPTH",
                "width": 2
              },
              "TKNQDEPTH": {
                "bit": 26,
                "description": "TKNQDEPTH",
                "width": 5
              },
              "OTG_ENABLE_IC_USB": {
                "bit": 31,
                "description": "OTG_ENABLE_IC_USB"
              }
            },
            "GHWCFG3": {
              "XFERSIZEWIDTH": {
                "bit": 0,
                "description": "XFERSIZEWIDTH",
                "width": 4
              },
              "PKTSIZEWIDTH": {
                "bit": 4,
                "description": "PKTSIZEWIDTH",
                "width": 3
              },
              "OTGEN": {
                "bit": 7,
                "description": "OTGEN"
              },
              "I2CINTSEL": {
                "bit": 8,
                "description": "I2CINTSEL"
              },
              "VNDCTLSUPT": {
                "bit": 9,
                "description": "VNDCTLSUPT"
              },
              "OPTFEATURE": {
                "bit": 10,
                "description": "OPTFEATURE"
              },
              "RSTTYPE": {
                "bit": 11,
                "description": "RSTTYPE"
              },
              "ADPSUPPORT": {
                "bit": 12,
                "description": "ADPSUPPORT"
              },
              "HSICMODE": {
                "bit": 13,
                "description": "HSICMODE"
              },
              "BCSUPPORT": {
                "bit": 14,
                "description": "BCSUPPORT"
              },
              "LPMMODE": {
                "bit": 15,
                "description": "LPMMODE"
              },
              "DFIFODEPTH": {
                "bit": 16,
                "description": "DFIFODEPTH",
                "width": 16
              }
            },
            "GHWCFG4": {
              "G_NUMDEVPERIOEPS": {
                "bit": 0,
                "description": "G_NUMDEVPERIOEPS",
                "width": 4
              },
              "G_PARTIALPWRDN": {
                "bit": 4,
                "description": "G_PARTIALPWRDN"
              },
              "G_AHBFREQ": {
                "bit": 5,
                "description": "G_AHBFREQ"
              },
              "G_HIBERNATION": {
                "bit": 6,
                "description": "G_HIBERNATION"
              },
              "G_EXTENDEDHIBERNATION": {
                "bit": 7,
                "description": "G_EXTENDEDHIBERNATION"
              },
              "G_ACGSUPT": {
                "bit": 12,
                "description": "G_ACGSUPT"
              },
              "G_ENHANCEDLPMSUPT": {
                "bit": 13,
                "description": "G_ENHANCEDLPMSUPT"
              },
              "G_PHYDATAWIDTH": {
                "bit": 14,
                "description": "G_PHYDATAWIDTH",
                "width": 2
              },
              "G_NUMCTLEPS": {
                "bit": 16,
                "description": "G_NUMCTLEPS",
                "width": 4
              },
              "G_IDDQFLTR": {
                "bit": 20,
                "description": "G_IDDQFLTR"
              },
              "G_VBUSVALIDFLTR": {
                "bit": 21,
                "description": "G_VBUSVALIDFLTR"
              },
              "G_AVALIDFLTR": {
                "bit": 22,
                "description": "G_AVALIDFLTR"
              },
              "G_BVALIDFLTR": {
                "bit": 23,
                "description": "G_BVALIDFLTR"
              },
              "G_SESSENDFLTR": {
                "bit": 24,
                "description": "G_SESSENDFLTR"
              },
              "G_DEDFIFOMODE": {
                "bit": 25,
                "description": "G_DEDFIFOMODE"
              },
              "G_INEPS": {
                "bit": 26,
                "description": "G_INEPS",
                "width": 4
              },
              "G_DESCDMAENABLED": {
                "bit": 30,
                "description": "G_DESCDMAENABLED"
              },
              "G_DESCDMA": {
                "bit": 31,
                "description": "G_DESCDMA"
              }
            },
            "GDFIFOCFG": {
              "GDFIFOCFG": {
                "bit": 0,
                "description": "GDFIFOCFG",
                "width": 16
              },
              "EPINFOBASEADDR": {
                "bit": 16,
                "description": "EPINFOBASEADDR",
                "width": 16
              }
            },
            "HPTXFSIZ": {
              "PTXFSTADDR": {
                "bit": 0,
                "description": "PTXFSTADDR",
                "width": 16
              },
              "PTXFSIZE": {
                "bit": 16,
                "description": "PTXFSIZE",
                "width": 16
              }
            },
            "DIEPTXF1": {
              "INEP1TXFSTADDR": {
                "bit": 0,
                "description": "INEP1TXFSTADDR",
                "width": 16
              },
              "INEP1TXFDEP": {
                "bit": 16,
                "description": "INEP1TXFDEP",
                "width": 16
              }
            },
            "DIEPTXF2": {
              "INEP2TXFSTADDR": {
                "bit": 0,
                "description": "INEP2TXFSTADDR",
                "width": 16
              },
              "INEP2TXFDEP": {
                "bit": 16,
                "description": "INEP2TXFDEP",
                "width": 16
              }
            },
            "DIEPTXF3": {
              "INEP3TXFSTADDR": {
                "bit": 0,
                "description": "INEP3TXFSTADDR",
                "width": 16
              },
              "INEP3TXFDEP": {
                "bit": 16,
                "description": "INEP3TXFDEP",
                "width": 16
              }
            },
            "DIEPTXF4": {
              "INEP4TXFSTADDR": {
                "bit": 0,
                "description": "INEP4TXFSTADDR",
                "width": 16
              },
              "INEP4TXFDEP": {
                "bit": 16,
                "description": "INEP4TXFDEP",
                "width": 16
              }
            },
            "HCFG": {
              "H_FSLSPCLKSEL": {
                "bit": 0,
                "description": "H_FSLSPCLKSEL",
                "width": 2
              },
              "H_FSLSSUPP": {
                "bit": 2,
                "description": "H_FSLSSUPP"
              },
              "H_ENA32KHZS": {
                "bit": 7,
                "description": "H_ENA32KHZS"
              },
              "H_DESCDMA": {
                "bit": 23,
                "description": "H_DESCDMA"
              },
              "H_FRLISTEN": {
                "bit": 24,
                "description": "H_FRLISTEN",
                "width": 2
              },
              "H_PERSCHEDENA": {
                "bit": 26,
                "description": "H_PERSCHEDENA"
              },
              "H_MODECHTIMEN": {
                "bit": 31,
                "description": "H_MODECHTIMEN"
              }
            },
            "HFIR": {
              "FRINT": {
                "bit": 0,
                "description": "FRINT",
                "width": 16
              },
              "HFIRRLDCTRL": {
                "bit": 16,
                "description": "HFIRRLDCTRL"
              }
            },
            "HFNUM": {
              "FRNUM": {
                "bit": 0,
                "description": "FRNUM",
                "width": 14
              },
              "FRREM": {
                "bit": 16,
                "description": "FRREM",
                "width": 16
              }
            },
            "HPTXSTS": {
              "PTXFSPCAVAIL": {
                "bit": 0,
                "description": "PTXFSPCAVAIL",
                "width": 16
              },
              "PTXQSPCAVAIL": {
                "bit": 16,
                "description": "PTXQSPCAVAIL",
                "width": 5
              },
              "PTXQTOP": {
                "bit": 24,
                "description": "PTXQTOP",
                "width": 8
              }
            },
            "HAINT": {
              "HAINT": {
                "bit": 0,
                "description": "HAINT",
                "width": 8
              }
            },
            "HAINTMSK": {
              "HAINTMSK": {
                "bit": 0,
                "description": "HAINTMSK",
                "width": 8
              }
            },
            "HFLBADDR": {
              "HFLBADDR": {
                "bit": 0,
                "description": "HFLBADDR",
                "width": 32
              }
            },
            "HPRT": {
              "PRTCONNSTS": {
                "bit": 0,
                "description": "PRTCONNSTS"
              },
              "PRTCONNDET": {
                "bit": 1,
                "description": "PRTCONNDET"
              },
              "PRTENA": {
                "bit": 2,
                "description": "PRTENA"
              },
              "PRTENCHNG": {
                "bit": 3,
                "description": "PRTENCHNG"
              },
              "PRTOVRCURRACT": {
                "bit": 4,
                "description": "PRTOVRCURRACT"
              },
              "PRTOVRCURRCHNG": {
                "bit": 5,
                "description": "PRTOVRCURRCHNG"
              },
              "PRTRES": {
                "bit": 6,
                "description": "PRTRES"
              },
              "PRTSUSP": {
                "bit": 7,
                "description": "PRTSUSP"
              },
              "PRTRST": {
                "bit": 8,
                "description": "PRTRST"
              },
              "PRTLNSTS": {
                "bit": 10,
                "description": "PRTLNSTS",
                "width": 2
              },
              "PRTPWR": {
                "bit": 12,
                "description": "PRTPWR"
              },
              "PRTTSTCTL": {
                "bit": 13,
                "description": "PRTTSTCTL",
                "width": 4
              },
              "PRTSPD": {
                "bit": 17,
                "description": "PRTSPD",
                "width": 2
              }
            },
            "HCCHAR0": {
              "H_MPS0": {
                "bit": 0,
                "description": "H_MPS0",
                "width": 11
              },
              "H_EPNUM0": {
                "bit": 11,
                "description": "H_EPNUM0",
                "width": 4
              },
              "H_EPDIR0": {
                "bit": 15,
                "description": "H_EPDIR0"
              },
              "H_LSPDDEV0": {
                "bit": 17,
                "description": "H_LSPDDEV0"
              },
              "H_EPTYPE0": {
                "bit": 18,
                "description": "H_EPTYPE0",
                "width": 2
              },
              "H_EC0": {
                "bit": 21,
                "description": "H_EC0"
              },
              "H_DEVADDR0": {
                "bit": 22,
                "description": "H_DEVADDR0",
                "width": 7
              },
              "H_ODDFRM0": {
                "bit": 29,
                "description": "H_ODDFRM0"
              },
              "H_CHDIS0": {
                "bit": 30,
                "description": "H_CHDIS0"
              },
              "H_CHENA0": {
                "bit": 31,
                "description": "H_CHENA0"
              }
            },
            "HCINT0": {
              "H_XFERCOMPL0": {
                "bit": 0,
                "description": "H_XFERCOMPL0"
              },
              "H_CHHLTD0": {
                "bit": 1,
                "description": "H_CHHLTD0"
              },
              "H_AHBERR0": {
                "bit": 2,
                "description": "H_AHBERR0"
              },
              "H_STALL0": {
                "bit": 3,
                "description": "H_STALL0"
              },
              "H_NACK0": {
                "bit": 4,
                "description": "H_NACK0"
              },
              "H_ACK0": {
                "bit": 5,
                "description": "H_ACK0"
              },
              "H_NYET0": {
                "bit": 6,
                "description": "H_NYET0"
              },
              "H_XACTERR0": {
                "bit": 7,
                "description": "H_XACTERR0"
              },
              "H_BBLERR0": {
                "bit": 8,
                "description": "H_BBLERR0"
              },
              "H_FRMOVRUN0": {
                "bit": 9,
                "description": "H_FRMOVRUN0"
              },
              "H_DATATGLERR0": {
                "bit": 10,
                "description": "H_DATATGLERR0"
              },
              "H_BNAINTR0": {
                "bit": 11,
                "description": "H_BNAINTR0"
              },
              "H_XCS_XACT_ERR0": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR0"
              },
              "H_DESC_LST_ROLLINTR0": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR0"
              }
            },
            "HCINTMSK0": {
              "H_XFERCOMPLMSK0": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK0"
              },
              "H_CHHLTDMSK0": {
                "bit": 1,
                "description": "H_CHHLTDMSK0"
              },
              "H_AHBERRMSK0": {
                "bit": 2,
                "description": "H_AHBERRMSK0"
              },
              "H_STALLMSK0": {
                "bit": 3,
                "description": "H_STALLMSK0"
              },
              "H_NAKMSK0": {
                "bit": 4,
                "description": "H_NAKMSK0"
              },
              "H_ACKMSK0": {
                "bit": 5,
                "description": "H_ACKMSK0"
              },
              "H_NYETMSK0": {
                "bit": 6,
                "description": "H_NYETMSK0"
              },
              "H_XACTERRMSK0": {
                "bit": 7,
                "description": "H_XACTERRMSK0"
              },
              "H_BBLERRMSK0": {
                "bit": 8,
                "description": "H_BBLERRMSK0"
              },
              "H_FRMOVRUNMSK0": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK0"
              },
              "H_DATATGLERRMSK0": {
                "bit": 10,
                "description": "H_DATATGLERRMSK0"
              },
              "H_BNAINTRMSK0": {
                "bit": 11,
                "description": "H_BNAINTRMSK0"
              },
              "H_DESC_LST_ROLLINTRMSK0": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK0"
              }
            },
            "HCTSIZ0": {
              "H_XFERSIZE0": {
                "bit": 0,
                "description": "H_XFERSIZE0",
                "width": 19
              },
              "H_PKTCNT0": {
                "bit": 19,
                "description": "H_PKTCNT0",
                "width": 10
              },
              "H_PID0": {
                "bit": 29,
                "description": "H_PID0",
                "width": 2
              },
              "H_DOPNG0": {
                "bit": 31,
                "description": "H_DOPNG0"
              }
            },
            "HCDMA0": {
              "H_DMAADDR0": {
                "bit": 0,
                "description": "H_DMAADDR0",
                "width": 32
              }
            },
            "HCDMAB0": {
              "H_HCDMAB0": {
                "bit": 0,
                "description": "H_HCDMAB0",
                "width": 32
              }
            },
            "HCCHAR1": {
              "H_MPS1": {
                "bit": 0,
                "description": "H_MPS1",
                "width": 11
              },
              "H_EPNUM1": {
                "bit": 11,
                "description": "H_EPNUM1",
                "width": 4
              },
              "H_EPDIR1": {
                "bit": 15,
                "description": "H_EPDIR1"
              },
              "H_LSPDDEV1": {
                "bit": 17,
                "description": "H_LSPDDEV1"
              },
              "H_EPTYPE1": {
                "bit": 18,
                "description": "H_EPTYPE1",
                "width": 2
              },
              "H_EC1": {
                "bit": 21,
                "description": "H_EC1"
              },
              "H_DEVADDR1": {
                "bit": 22,
                "description": "H_DEVADDR1",
                "width": 7
              },
              "H_ODDFRM1": {
                "bit": 29,
                "description": "H_ODDFRM1"
              },
              "H_CHDIS1": {
                "bit": 30,
                "description": "H_CHDIS1"
              },
              "H_CHENA1": {
                "bit": 31,
                "description": "H_CHENA1"
              }
            },
            "HCINT1": {
              "H_XFERCOMPL1": {
                "bit": 0,
                "description": "H_XFERCOMPL1"
              },
              "H_CHHLTD1": {
                "bit": 1,
                "description": "H_CHHLTD1"
              },
              "H_AHBERR1": {
                "bit": 2,
                "description": "H_AHBERR1"
              },
              "H_STALL1": {
                "bit": 3,
                "description": "H_STALL1"
              },
              "H_NACK1": {
                "bit": 4,
                "description": "H_NACK1"
              },
              "H_ACK1": {
                "bit": 5,
                "description": "H_ACK1"
              },
              "H_NYET1": {
                "bit": 6,
                "description": "H_NYET1"
              },
              "H_XACTERR1": {
                "bit": 7,
                "description": "H_XACTERR1"
              },
              "H_BBLERR1": {
                "bit": 8,
                "description": "H_BBLERR1"
              },
              "H_FRMOVRUN1": {
                "bit": 9,
                "description": "H_FRMOVRUN1"
              },
              "H_DATATGLERR1": {
                "bit": 10,
                "description": "H_DATATGLERR1"
              },
              "H_BNAINTR1": {
                "bit": 11,
                "description": "H_BNAINTR1"
              },
              "H_XCS_XACT_ERR1": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR1"
              },
              "H_DESC_LST_ROLLINTR1": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR1"
              }
            },
            "HCINTMSK1": {
              "H_XFERCOMPLMSK1": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK1"
              },
              "H_CHHLTDMSK1": {
                "bit": 1,
                "description": "H_CHHLTDMSK1"
              },
              "H_AHBERRMSK1": {
                "bit": 2,
                "description": "H_AHBERRMSK1"
              },
              "H_STALLMSK1": {
                "bit": 3,
                "description": "H_STALLMSK1"
              },
              "H_NAKMSK1": {
                "bit": 4,
                "description": "H_NAKMSK1"
              },
              "H_ACKMSK1": {
                "bit": 5,
                "description": "H_ACKMSK1"
              },
              "H_NYETMSK1": {
                "bit": 6,
                "description": "H_NYETMSK1"
              },
              "H_XACTERRMSK1": {
                "bit": 7,
                "description": "H_XACTERRMSK1"
              },
              "H_BBLERRMSK1": {
                "bit": 8,
                "description": "H_BBLERRMSK1"
              },
              "H_FRMOVRUNMSK1": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK1"
              },
              "H_DATATGLERRMSK1": {
                "bit": 10,
                "description": "H_DATATGLERRMSK1"
              },
              "H_BNAINTRMSK1": {
                "bit": 11,
                "description": "H_BNAINTRMSK1"
              },
              "H_DESC_LST_ROLLINTRMSK1": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK1"
              }
            },
            "HCTSIZ1": {
              "H_XFERSIZE1": {
                "bit": 0,
                "description": "H_XFERSIZE1",
                "width": 19
              },
              "H_PKTCNT1": {
                "bit": 19,
                "description": "H_PKTCNT1",
                "width": 10
              },
              "H_PID1": {
                "bit": 29,
                "description": "H_PID1",
                "width": 2
              },
              "H_DOPNG1": {
                "bit": 31,
                "description": "H_DOPNG1"
              }
            },
            "HCDMA1": {
              "H_DMAADDR1": {
                "bit": 0,
                "description": "H_DMAADDR1",
                "width": 32
              }
            },
            "HCDMAB1": {
              "H_HCDMAB1": {
                "bit": 0,
                "description": "H_HCDMAB1",
                "width": 32
              }
            },
            "HCCHAR2": {
              "H_MPS2": {
                "bit": 0,
                "description": "H_MPS2",
                "width": 11
              },
              "H_EPNUM2": {
                "bit": 11,
                "description": "H_EPNUM2",
                "width": 4
              },
              "H_EPDIR2": {
                "bit": 15,
                "description": "H_EPDIR2"
              },
              "H_LSPDDEV2": {
                "bit": 17,
                "description": "H_LSPDDEV2"
              },
              "H_EPTYPE2": {
                "bit": 18,
                "description": "H_EPTYPE2",
                "width": 2
              },
              "H_EC2": {
                "bit": 21,
                "description": "H_EC2"
              },
              "H_DEVADDR2": {
                "bit": 22,
                "description": "H_DEVADDR2",
                "width": 7
              },
              "H_ODDFRM2": {
                "bit": 29,
                "description": "H_ODDFRM2"
              },
              "H_CHDIS2": {
                "bit": 30,
                "description": "H_CHDIS2"
              },
              "H_CHENA2": {
                "bit": 31,
                "description": "H_CHENA2"
              }
            },
            "HCINT2": {
              "H_XFERCOMPL2": {
                "bit": 0,
                "description": "H_XFERCOMPL2"
              },
              "H_CHHLTD2": {
                "bit": 1,
                "description": "H_CHHLTD2"
              },
              "H_AHBERR2": {
                "bit": 2,
                "description": "H_AHBERR2"
              },
              "H_STALL2": {
                "bit": 3,
                "description": "H_STALL2"
              },
              "H_NACK2": {
                "bit": 4,
                "description": "H_NACK2"
              },
              "H_ACK2": {
                "bit": 5,
                "description": "H_ACK2"
              },
              "H_NYET2": {
                "bit": 6,
                "description": "H_NYET2"
              },
              "H_XACTERR2": {
                "bit": 7,
                "description": "H_XACTERR2"
              },
              "H_BBLERR2": {
                "bit": 8,
                "description": "H_BBLERR2"
              },
              "H_FRMOVRUN2": {
                "bit": 9,
                "description": "H_FRMOVRUN2"
              },
              "H_DATATGLERR2": {
                "bit": 10,
                "description": "H_DATATGLERR2"
              },
              "H_BNAINTR2": {
                "bit": 11,
                "description": "H_BNAINTR2"
              },
              "H_XCS_XACT_ERR2": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR2"
              },
              "H_DESC_LST_ROLLINTR2": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR2"
              }
            },
            "HCINTMSK2": {
              "H_XFERCOMPLMSK2": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK2"
              },
              "H_CHHLTDMSK2": {
                "bit": 1,
                "description": "H_CHHLTDMSK2"
              },
              "H_AHBERRMSK2": {
                "bit": 2,
                "description": "H_AHBERRMSK2"
              },
              "H_STALLMSK2": {
                "bit": 3,
                "description": "H_STALLMSK2"
              },
              "H_NAKMSK2": {
                "bit": 4,
                "description": "H_NAKMSK2"
              },
              "H_ACKMSK2": {
                "bit": 5,
                "description": "H_ACKMSK2"
              },
              "H_NYETMSK2": {
                "bit": 6,
                "description": "H_NYETMSK2"
              },
              "H_XACTERRMSK2": {
                "bit": 7,
                "description": "H_XACTERRMSK2"
              },
              "H_BBLERRMSK2": {
                "bit": 8,
                "description": "H_BBLERRMSK2"
              },
              "H_FRMOVRUNMSK2": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK2"
              },
              "H_DATATGLERRMSK2": {
                "bit": 10,
                "description": "H_DATATGLERRMSK2"
              },
              "H_BNAINTRMSK2": {
                "bit": 11,
                "description": "H_BNAINTRMSK2"
              },
              "H_DESC_LST_ROLLINTRMSK2": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK2"
              }
            },
            "HCTSIZ2": {
              "H_XFERSIZE2": {
                "bit": 0,
                "description": "H_XFERSIZE2",
                "width": 19
              },
              "H_PKTCNT2": {
                "bit": 19,
                "description": "H_PKTCNT2",
                "width": 10
              },
              "H_PID2": {
                "bit": 29,
                "description": "H_PID2",
                "width": 2
              },
              "H_DOPNG2": {
                "bit": 31,
                "description": "H_DOPNG2"
              }
            },
            "HCDMA2": {
              "H_DMAADDR2": {
                "bit": 0,
                "description": "H_DMAADDR2",
                "width": 32
              }
            },
            "HCDMAB2": {
              "H_HCDMAB2": {
                "bit": 0,
                "description": "H_HCDMAB2",
                "width": 32
              }
            },
            "HCCHAR3": {
              "H_MPS3": {
                "bit": 0,
                "description": "H_MPS3",
                "width": 11
              },
              "H_EPNUM3": {
                "bit": 11,
                "description": "H_EPNUM3",
                "width": 4
              },
              "H_EPDIR3": {
                "bit": 15,
                "description": "H_EPDIR3"
              },
              "H_LSPDDEV3": {
                "bit": 17,
                "description": "H_LSPDDEV3"
              },
              "H_EPTYPE3": {
                "bit": 18,
                "description": "H_EPTYPE3",
                "width": 2
              },
              "H_EC3": {
                "bit": 21,
                "description": "H_EC3"
              },
              "H_DEVADDR3": {
                "bit": 22,
                "description": "H_DEVADDR3",
                "width": 7
              },
              "H_ODDFRM3": {
                "bit": 29,
                "description": "H_ODDFRM3"
              },
              "H_CHDIS3": {
                "bit": 30,
                "description": "H_CHDIS3"
              },
              "H_CHENA3": {
                "bit": 31,
                "description": "H_CHENA3"
              }
            },
            "HCINT3": {
              "H_XFERCOMPL3": {
                "bit": 0,
                "description": "H_XFERCOMPL3"
              },
              "H_CHHLTD3": {
                "bit": 1,
                "description": "H_CHHLTD3"
              },
              "H_AHBERR3": {
                "bit": 2,
                "description": "H_AHBERR3"
              },
              "H_STALL3": {
                "bit": 3,
                "description": "H_STALL3"
              },
              "H_NACK3": {
                "bit": 4,
                "description": "H_NACK3"
              },
              "H_ACK3": {
                "bit": 5,
                "description": "H_ACK3"
              },
              "H_NYET3": {
                "bit": 6,
                "description": "H_NYET3"
              },
              "H_XACTERR3": {
                "bit": 7,
                "description": "H_XACTERR3"
              },
              "H_BBLERR3": {
                "bit": 8,
                "description": "H_BBLERR3"
              },
              "H_FRMOVRUN3": {
                "bit": 9,
                "description": "H_FRMOVRUN3"
              },
              "H_DATATGLERR3": {
                "bit": 10,
                "description": "H_DATATGLERR3"
              },
              "H_BNAINTR3": {
                "bit": 11,
                "description": "H_BNAINTR3"
              },
              "H_XCS_XACT_ERR3": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR3"
              },
              "H_DESC_LST_ROLLINTR3": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR3"
              }
            },
            "HCINTMSK3": {
              "H_XFERCOMPLMSK3": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK3"
              },
              "H_CHHLTDMSK3": {
                "bit": 1,
                "description": "H_CHHLTDMSK3"
              },
              "H_AHBERRMSK3": {
                "bit": 2,
                "description": "H_AHBERRMSK3"
              },
              "H_STALLMSK3": {
                "bit": 3,
                "description": "H_STALLMSK3"
              },
              "H_NAKMSK3": {
                "bit": 4,
                "description": "H_NAKMSK3"
              },
              "H_ACKMSK3": {
                "bit": 5,
                "description": "H_ACKMSK3"
              },
              "H_NYETMSK3": {
                "bit": 6,
                "description": "H_NYETMSK3"
              },
              "H_XACTERRMSK3": {
                "bit": 7,
                "description": "H_XACTERRMSK3"
              },
              "H_BBLERRMSK3": {
                "bit": 8,
                "description": "H_BBLERRMSK3"
              },
              "H_FRMOVRUNMSK3": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK3"
              },
              "H_DATATGLERRMSK3": {
                "bit": 10,
                "description": "H_DATATGLERRMSK3"
              },
              "H_BNAINTRMSK3": {
                "bit": 11,
                "description": "H_BNAINTRMSK3"
              },
              "H_DESC_LST_ROLLINTRMSK3": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK3"
              }
            },
            "HCTSIZ3": {
              "H_XFERSIZE3": {
                "bit": 0,
                "description": "H_XFERSIZE3",
                "width": 19
              },
              "H_PKTCNT3": {
                "bit": 19,
                "description": "H_PKTCNT3",
                "width": 10
              },
              "H_PID3": {
                "bit": 29,
                "description": "H_PID3",
                "width": 2
              },
              "H_DOPNG3": {
                "bit": 31,
                "description": "H_DOPNG3"
              }
            },
            "HCDMA3": {
              "H_DMAADDR3": {
                "bit": 0,
                "description": "H_DMAADDR3",
                "width": 32
              }
            },
            "HCDMAB3": {
              "H_HCDMAB3": {
                "bit": 0,
                "description": "H_HCDMAB3",
                "width": 32
              }
            },
            "HCCHAR4": {
              "H_MPS4": {
                "bit": 0,
                "description": "H_MPS4",
                "width": 11
              },
              "H_EPNUM4": {
                "bit": 11,
                "description": "H_EPNUM4",
                "width": 4
              },
              "H_EPDIR4": {
                "bit": 15,
                "description": "H_EPDIR4"
              },
              "H_LSPDDEV4": {
                "bit": 17,
                "description": "H_LSPDDEV4"
              },
              "H_EPTYPE4": {
                "bit": 18,
                "description": "H_EPTYPE4",
                "width": 2
              },
              "H_EC4": {
                "bit": 21,
                "description": "H_EC4"
              },
              "H_DEVADDR4": {
                "bit": 22,
                "description": "H_DEVADDR4",
                "width": 7
              },
              "H_ODDFRM4": {
                "bit": 29,
                "description": "H_ODDFRM4"
              },
              "H_CHDIS4": {
                "bit": 30,
                "description": "H_CHDIS4"
              },
              "H_CHENA4": {
                "bit": 31,
                "description": "H_CHENA4"
              }
            },
            "HCINT4": {
              "H_XFERCOMPL4": {
                "bit": 0,
                "description": "H_XFERCOMPL4"
              },
              "H_CHHLTD4": {
                "bit": 1,
                "description": "H_CHHLTD4"
              },
              "H_AHBERR4": {
                "bit": 2,
                "description": "H_AHBERR4"
              },
              "H_STALL4": {
                "bit": 3,
                "description": "H_STALL4"
              },
              "H_NACK4": {
                "bit": 4,
                "description": "H_NACK4"
              },
              "H_ACK4": {
                "bit": 5,
                "description": "H_ACK4"
              },
              "H_NYET4": {
                "bit": 6,
                "description": "H_NYET4"
              },
              "H_XACTERR4": {
                "bit": 7,
                "description": "H_XACTERR4"
              },
              "H_BBLERR4": {
                "bit": 8,
                "description": "H_BBLERR4"
              },
              "H_FRMOVRUN4": {
                "bit": 9,
                "description": "H_FRMOVRUN4"
              },
              "H_DATATGLERR4": {
                "bit": 10,
                "description": "H_DATATGLERR4"
              },
              "H_BNAINTR4": {
                "bit": 11,
                "description": "H_BNAINTR4"
              },
              "H_XCS_XACT_ERR4": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR4"
              },
              "H_DESC_LST_ROLLINTR4": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR4"
              }
            },
            "HCINTMSK4": {
              "H_XFERCOMPLMSK4": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK4"
              },
              "H_CHHLTDMSK4": {
                "bit": 1,
                "description": "H_CHHLTDMSK4"
              },
              "H_AHBERRMSK4": {
                "bit": 2,
                "description": "H_AHBERRMSK4"
              },
              "H_STALLMSK4": {
                "bit": 3,
                "description": "H_STALLMSK4"
              },
              "H_NAKMSK4": {
                "bit": 4,
                "description": "H_NAKMSK4"
              },
              "H_ACKMSK4": {
                "bit": 5,
                "description": "H_ACKMSK4"
              },
              "H_NYETMSK4": {
                "bit": 6,
                "description": "H_NYETMSK4"
              },
              "H_XACTERRMSK4": {
                "bit": 7,
                "description": "H_XACTERRMSK4"
              },
              "H_BBLERRMSK4": {
                "bit": 8,
                "description": "H_BBLERRMSK4"
              },
              "H_FRMOVRUNMSK4": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK4"
              },
              "H_DATATGLERRMSK4": {
                "bit": 10,
                "description": "H_DATATGLERRMSK4"
              },
              "H_BNAINTRMSK4": {
                "bit": 11,
                "description": "H_BNAINTRMSK4"
              },
              "H_DESC_LST_ROLLINTRMSK4": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK4"
              }
            },
            "HCTSIZ4": {
              "H_XFERSIZE4": {
                "bit": 0,
                "description": "H_XFERSIZE4",
                "width": 19
              },
              "H_PKTCNT4": {
                "bit": 19,
                "description": "H_PKTCNT4",
                "width": 10
              },
              "H_PID4": {
                "bit": 29,
                "description": "H_PID4",
                "width": 2
              },
              "H_DOPNG4": {
                "bit": 31,
                "description": "H_DOPNG4"
              }
            },
            "HCDMA4": {
              "H_DMAADDR4": {
                "bit": 0,
                "description": "H_DMAADDR4",
                "width": 32
              }
            },
            "HCDMAB4": {
              "H_HCDMAB4": {
                "bit": 0,
                "description": "H_HCDMAB4",
                "width": 32
              }
            },
            "HCCHAR5": {
              "H_MPS5": {
                "bit": 0,
                "description": "H_MPS5",
                "width": 11
              },
              "H_EPNUM5": {
                "bit": 11,
                "description": "H_EPNUM5",
                "width": 4
              },
              "H_EPDIR5": {
                "bit": 15,
                "description": "H_EPDIR5"
              },
              "H_LSPDDEV5": {
                "bit": 17,
                "description": "H_LSPDDEV5"
              },
              "H_EPTYPE5": {
                "bit": 18,
                "description": "H_EPTYPE5",
                "width": 2
              },
              "H_EC5": {
                "bit": 21,
                "description": "H_EC5"
              },
              "H_DEVADDR5": {
                "bit": 22,
                "description": "H_DEVADDR5",
                "width": 7
              },
              "H_ODDFRM5": {
                "bit": 29,
                "description": "H_ODDFRM5"
              },
              "H_CHDIS5": {
                "bit": 30,
                "description": "H_CHDIS5"
              },
              "H_CHENA5": {
                "bit": 31,
                "description": "H_CHENA5"
              }
            },
            "HCINT5": {
              "H_XFERCOMPL5": {
                "bit": 0,
                "description": "H_XFERCOMPL5"
              },
              "H_CHHLTD5": {
                "bit": 1,
                "description": "H_CHHLTD5"
              },
              "H_AHBERR5": {
                "bit": 2,
                "description": "H_AHBERR5"
              },
              "H_STALL5": {
                "bit": 3,
                "description": "H_STALL5"
              },
              "H_NACK5": {
                "bit": 4,
                "description": "H_NACK5"
              },
              "H_ACK5": {
                "bit": 5,
                "description": "H_ACK5"
              },
              "H_NYET5": {
                "bit": 6,
                "description": "H_NYET5"
              },
              "H_XACTERR5": {
                "bit": 7,
                "description": "H_XACTERR5"
              },
              "H_BBLERR5": {
                "bit": 8,
                "description": "H_BBLERR5"
              },
              "H_FRMOVRUN5": {
                "bit": 9,
                "description": "H_FRMOVRUN5"
              },
              "H_DATATGLERR5": {
                "bit": 10,
                "description": "H_DATATGLERR5"
              },
              "H_BNAINTR5": {
                "bit": 11,
                "description": "H_BNAINTR5"
              },
              "H_XCS_XACT_ERR5": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR5"
              },
              "H_DESC_LST_ROLLINTR5": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR5"
              }
            },
            "HCINTMSK5": {
              "H_XFERCOMPLMSK5": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK5"
              },
              "H_CHHLTDMSK5": {
                "bit": 1,
                "description": "H_CHHLTDMSK5"
              },
              "H_AHBERRMSK5": {
                "bit": 2,
                "description": "H_AHBERRMSK5"
              },
              "H_STALLMSK5": {
                "bit": 3,
                "description": "H_STALLMSK5"
              },
              "H_NAKMSK5": {
                "bit": 4,
                "description": "H_NAKMSK5"
              },
              "H_ACKMSK5": {
                "bit": 5,
                "description": "H_ACKMSK5"
              },
              "H_NYETMSK5": {
                "bit": 6,
                "description": "H_NYETMSK5"
              },
              "H_XACTERRMSK5": {
                "bit": 7,
                "description": "H_XACTERRMSK5"
              },
              "H_BBLERRMSK5": {
                "bit": 8,
                "description": "H_BBLERRMSK5"
              },
              "H_FRMOVRUNMSK5": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK5"
              },
              "H_DATATGLERRMSK5": {
                "bit": 10,
                "description": "H_DATATGLERRMSK5"
              },
              "H_BNAINTRMSK5": {
                "bit": 11,
                "description": "H_BNAINTRMSK5"
              },
              "H_DESC_LST_ROLLINTRMSK5": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK5"
              }
            },
            "HCTSIZ5": {
              "H_XFERSIZE5": {
                "bit": 0,
                "description": "H_XFERSIZE5",
                "width": 19
              },
              "H_PKTCNT5": {
                "bit": 19,
                "description": "H_PKTCNT5",
                "width": 10
              },
              "H_PID5": {
                "bit": 29,
                "description": "H_PID5",
                "width": 2
              },
              "H_DOPNG5": {
                "bit": 31,
                "description": "H_DOPNG5"
              }
            },
            "HCDMA5": {
              "H_DMAADDR5": {
                "bit": 0,
                "description": "H_DMAADDR5",
                "width": 32
              }
            },
            "HCDMAB5": {
              "H_HCDMAB5": {
                "bit": 0,
                "description": "H_HCDMAB5",
                "width": 32
              }
            },
            "HCCHAR6": {
              "H_MPS6": {
                "bit": 0,
                "description": "H_MPS6",
                "width": 11
              },
              "H_EPNUM6": {
                "bit": 11,
                "description": "H_EPNUM6",
                "width": 4
              },
              "H_EPDIR6": {
                "bit": 15,
                "description": "H_EPDIR6"
              },
              "H_LSPDDEV6": {
                "bit": 17,
                "description": "H_LSPDDEV6"
              },
              "H_EPTYPE6": {
                "bit": 18,
                "description": "H_EPTYPE6",
                "width": 2
              },
              "H_EC6": {
                "bit": 21,
                "description": "H_EC6"
              },
              "H_DEVADDR6": {
                "bit": 22,
                "description": "H_DEVADDR6",
                "width": 7
              },
              "H_ODDFRM6": {
                "bit": 29,
                "description": "H_ODDFRM6"
              },
              "H_CHDIS6": {
                "bit": 30,
                "description": "H_CHDIS6"
              },
              "H_CHENA6": {
                "bit": 31,
                "description": "H_CHENA6"
              }
            },
            "HCINT6": {
              "H_XFERCOMPL6": {
                "bit": 0,
                "description": "H_XFERCOMPL6"
              },
              "H_CHHLTD6": {
                "bit": 1,
                "description": "H_CHHLTD6"
              },
              "H_AHBERR6": {
                "bit": 2,
                "description": "H_AHBERR6"
              },
              "H_STALL6": {
                "bit": 3,
                "description": "H_STALL6"
              },
              "H_NACK6": {
                "bit": 4,
                "description": "H_NACK6"
              },
              "H_ACK6": {
                "bit": 5,
                "description": "H_ACK6"
              },
              "H_NYET6": {
                "bit": 6,
                "description": "H_NYET6"
              },
              "H_XACTERR6": {
                "bit": 7,
                "description": "H_XACTERR6"
              },
              "H_BBLERR6": {
                "bit": 8,
                "description": "H_BBLERR6"
              },
              "H_FRMOVRUN6": {
                "bit": 9,
                "description": "H_FRMOVRUN6"
              },
              "H_DATATGLERR6": {
                "bit": 10,
                "description": "H_DATATGLERR6"
              },
              "H_BNAINTR6": {
                "bit": 11,
                "description": "H_BNAINTR6"
              },
              "H_XCS_XACT_ERR6": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR6"
              },
              "H_DESC_LST_ROLLINTR6": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR6"
              }
            },
            "HCINTMSK6": {
              "H_XFERCOMPLMSK6": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK6"
              },
              "H_CHHLTDMSK6": {
                "bit": 1,
                "description": "H_CHHLTDMSK6"
              },
              "H_AHBERRMSK6": {
                "bit": 2,
                "description": "H_AHBERRMSK6"
              },
              "H_STALLMSK6": {
                "bit": 3,
                "description": "H_STALLMSK6"
              },
              "H_NAKMSK6": {
                "bit": 4,
                "description": "H_NAKMSK6"
              },
              "H_ACKMSK6": {
                "bit": 5,
                "description": "H_ACKMSK6"
              },
              "H_NYETMSK6": {
                "bit": 6,
                "description": "H_NYETMSK6"
              },
              "H_XACTERRMSK6": {
                "bit": 7,
                "description": "H_XACTERRMSK6"
              },
              "H_BBLERRMSK6": {
                "bit": 8,
                "description": "H_BBLERRMSK6"
              },
              "H_FRMOVRUNMSK6": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK6"
              },
              "H_DATATGLERRMSK6": {
                "bit": 10,
                "description": "H_DATATGLERRMSK6"
              },
              "H_BNAINTRMSK6": {
                "bit": 11,
                "description": "H_BNAINTRMSK6"
              },
              "H_DESC_LST_ROLLINTRMSK6": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK6"
              }
            },
            "HCTSIZ6": {
              "H_XFERSIZE6": {
                "bit": 0,
                "description": "H_XFERSIZE6",
                "width": 19
              },
              "H_PKTCNT6": {
                "bit": 19,
                "description": "H_PKTCNT6",
                "width": 10
              },
              "H_PID6": {
                "bit": 29,
                "description": "H_PID6",
                "width": 2
              },
              "H_DOPNG6": {
                "bit": 31,
                "description": "H_DOPNG6"
              }
            },
            "HCDMA6": {
              "H_DMAADDR6": {
                "bit": 0,
                "description": "H_DMAADDR6",
                "width": 32
              }
            },
            "HCDMAB6": {
              "H_HCDMAB6": {
                "bit": 0,
                "description": "H_HCDMAB6",
                "width": 32
              }
            },
            "HCCHAR7": {
              "H_MPS7": {
                "bit": 0,
                "description": "H_MPS7",
                "width": 11
              },
              "H_EPNUM7": {
                "bit": 11,
                "description": "H_EPNUM7",
                "width": 4
              },
              "H_EPDIR7": {
                "bit": 15,
                "description": "H_EPDIR7"
              },
              "H_LSPDDEV7": {
                "bit": 17,
                "description": "H_LSPDDEV7"
              },
              "H_EPTYPE7": {
                "bit": 18,
                "description": "H_EPTYPE7",
                "width": 2
              },
              "H_EC7": {
                "bit": 21,
                "description": "H_EC7"
              },
              "H_DEVADDR7": {
                "bit": 22,
                "description": "H_DEVADDR7",
                "width": 7
              },
              "H_ODDFRM7": {
                "bit": 29,
                "description": "H_ODDFRM7"
              },
              "H_CHDIS7": {
                "bit": 30,
                "description": "H_CHDIS7"
              },
              "H_CHENA7": {
                "bit": 31,
                "description": "H_CHENA7"
              }
            },
            "HCINT7": {
              "H_XFERCOMPL7": {
                "bit": 0,
                "description": "H_XFERCOMPL7"
              },
              "H_CHHLTD7": {
                "bit": 1,
                "description": "H_CHHLTD7"
              },
              "H_AHBERR7": {
                "bit": 2,
                "description": "H_AHBERR7"
              },
              "H_STALL7": {
                "bit": 3,
                "description": "H_STALL7"
              },
              "H_NACK7": {
                "bit": 4,
                "description": "H_NACK7"
              },
              "H_ACK7": {
                "bit": 5,
                "description": "H_ACK7"
              },
              "H_NYET7": {
                "bit": 6,
                "description": "H_NYET7"
              },
              "H_XACTERR7": {
                "bit": 7,
                "description": "H_XACTERR7"
              },
              "H_BBLERR7": {
                "bit": 8,
                "description": "H_BBLERR7"
              },
              "H_FRMOVRUN7": {
                "bit": 9,
                "description": "H_FRMOVRUN7"
              },
              "H_DATATGLERR7": {
                "bit": 10,
                "description": "H_DATATGLERR7"
              },
              "H_BNAINTR7": {
                "bit": 11,
                "description": "H_BNAINTR7"
              },
              "H_XCS_XACT_ERR7": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR7"
              },
              "H_DESC_LST_ROLLINTR7": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR7"
              }
            },
            "HCINTMSK7": {
              "H_XFERCOMPLMSK7": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK7"
              },
              "H_CHHLTDMSK7": {
                "bit": 1,
                "description": "H_CHHLTDMSK7"
              },
              "H_AHBERRMSK7": {
                "bit": 2,
                "description": "H_AHBERRMSK7"
              },
              "H_STALLMSK7": {
                "bit": 3,
                "description": "H_STALLMSK7"
              },
              "H_NAKMSK7": {
                "bit": 4,
                "description": "H_NAKMSK7"
              },
              "H_ACKMSK7": {
                "bit": 5,
                "description": "H_ACKMSK7"
              },
              "H_NYETMSK7": {
                "bit": 6,
                "description": "H_NYETMSK7"
              },
              "H_XACTERRMSK7": {
                "bit": 7,
                "description": "H_XACTERRMSK7"
              },
              "H_BBLERRMSK7": {
                "bit": 8,
                "description": "H_BBLERRMSK7"
              },
              "H_FRMOVRUNMSK7": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK7"
              },
              "H_DATATGLERRMSK7": {
                "bit": 10,
                "description": "H_DATATGLERRMSK7"
              },
              "H_BNAINTRMSK7": {
                "bit": 11,
                "description": "H_BNAINTRMSK7"
              },
              "H_DESC_LST_ROLLINTRMSK7": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK7"
              }
            },
            "HCTSIZ7": {
              "H_XFERSIZE7": {
                "bit": 0,
                "description": "H_XFERSIZE7",
                "width": 19
              },
              "H_PKTCNT7": {
                "bit": 19,
                "description": "H_PKTCNT7",
                "width": 10
              },
              "H_PID7": {
                "bit": 29,
                "description": "H_PID7",
                "width": 2
              },
              "H_DOPNG7": {
                "bit": 31,
                "description": "H_DOPNG7"
              }
            },
            "HCDMA7": {
              "H_DMAADDR7": {
                "bit": 0,
                "description": "H_DMAADDR7",
                "width": 32
              }
            },
            "HCDMAB7": {
              "H_HCDMAB7": {
                "bit": 0,
                "description": "H_HCDMAB7",
                "width": 32
              }
            },
            "DCFG": {
              "NZSTSOUTHSHK": {
                "bit": 2,
                "description": "NZSTSOUTHSHK"
              },
              "ENA32KHZSUSP": {
                "bit": 3,
                "description": "ENA32KHZSUSP"
              },
              "DEVADDR": {
                "bit": 4,
                "description": "DEVADDR",
                "width": 7
              },
              "PERFRLINT": {
                "bit": 11,
                "description": "PERFRLINT",
                "width": 2
              },
              "ENDEVOUTNAK": {
                "bit": 13,
                "description": "ENDEVOUTNAK"
              },
              "XCVRDLY": {
                "bit": 14,
                "description": "XCVRDLY"
              },
              "ERRATICINTMSK": {
                "bit": 15,
                "description": "ERRATICINTMSK"
              },
              "EPMISCNT": {
                "bit": 18,
                "description": "EPMISCNT",
                "width": 5
              },
              "DESCDMA": {
                "bit": 23,
                "description": "DESCDMA"
              },
              "PERSCHINTVL": {
                "bit": 24,
                "description": "PERSCHINTVL",
                "width": 2
              },
              "RESVALID": {
                "bit": 26,
                "description": "RESVALID",
                "width": 6
              }
            },
            "DCTL": {
              "RMTWKUPSIG": {
                "bit": 0,
                "description": "RMTWKUPSIG"
              },
              "SFTDISCON": {
                "bit": 1,
                "description": "SFTDISCON"
              },
              "GNPINNAKSTS": {
                "bit": 2,
                "description": "GNPINNAKSTS"
              },
              "GOUTNAKSTS": {
                "bit": 3,
                "description": "GOUTNAKSTS"
              },
              "TSTCTL": {
                "bit": 4,
                "description": "TSTCTL",
                "width": 3
              },
              "SGNPINNAK": {
                "bit": 7,
                "description": "SGNPINNAK"
              },
              "CGNPINNAK": {
                "bit": 8,
                "description": "CGNPINNAK"
              },
              "SGOUTNAK": {
                "bit": 9,
                "description": "SGOUTNAK"
              },
              "CGOUTNAK": {
                "bit": 10,
                "description": "CGOUTNAK"
              },
              "PWRONPRGDONE": {
                "bit": 11,
                "description": "PWRONPRGDONE"
              },
              "GMC": {
                "bit": 13,
                "description": "GMC",
                "width": 2
              },
              "IGNRFRMNUM": {
                "bit": 15,
                "description": "IGNRFRMNUM"
              },
              "NAKONBBLE": {
                "bit": 16,
                "description": "NAKONBBLE"
              },
              "ENCOUNTONBNA": {
                "bit": 17,
                "description": "ENCOUNTONBNA"
              },
              "DEEPSLEEPBESLREJECT": {
                "bit": 18,
                "description": "DEEPSLEEPBESLREJECT"
              }
            },
            "DSTS": {
              "SUSPSTS": {
                "bit": 0,
                "description": "SUSPSTS"
              },
              "ENUMSPD": {
                "bit": 1,
                "description": "ENUMSPD",
                "width": 2
              },
              "ERRTICERR": {
                "bit": 3,
                "description": "ERRTICERR"
              },
              "SOFFN": {
                "bit": 8,
                "description": "SOFFN",
                "width": 14
              },
              "DEVLNSTS": {
                "bit": 22,
                "description": "DEVLNSTS",
                "width": 2
              }
            },
            "DIEPMSK": {
              "DI_XFERCOMPLMSK": {
                "bit": 0,
                "description": "DI_XFERCOMPLMSK"
              },
              "DI_EPDISBLDMSK": {
                "bit": 1,
                "description": "DI_EPDISBLDMSK"
              },
              "DI_AHBERMSK": {
                "bit": 2,
                "description": "DI_AHBERMSK"
              },
              "TIMEOUTMSK": {
                "bit": 3,
                "description": "TIMEOUTMSK"
              },
              "INTKNTXFEMPMSK": {
                "bit": 4,
                "description": "INTKNTXFEMPMSK"
              },
              "INTKNEPMISMSK": {
                "bit": 5,
                "description": "INTKNEPMISMSK"
              },
              "INEPNAKEFFMSK": {
                "bit": 6,
                "description": "INEPNAKEFFMSK"
              },
              "TXFIFOUNDRNMSK": {
                "bit": 8,
                "description": "TXFIFOUNDRNMSK"
              },
              "BNAININTRMSK": {
                "bit": 9,
                "description": "BNAININTRMSK"
              },
              "DI_NAKMSK": {
                "bit": 13,
                "description": "DI_NAKMSK"
              }
            },
            "DOEPMSK": {
              "XFERCOMPLMSK": {
                "bit": 0,
                "description": "XFERCOMPLMSK"
              },
              "EPDISBLDMSK": {
                "bit": 1,
                "description": "EPDISBLDMSK"
              },
              "AHBERMSK": {
                "bit": 2,
                "description": "AHBERMSK"
              },
              "SETUPMSK": {
                "bit": 3,
                "description": "SETUPMSK"
              },
              "OUTTKNEPDISMSK": {
                "bit": 4,
                "description": "OUTTKNEPDISMSK"
              },
              "STSPHSERCVDMSK": {
                "bit": 5,
                "description": "STSPHSERCVDMSK"
              },
              "BACK2BACKSETUP": {
                "bit": 6,
                "description": "BACK2BACKSETUP"
              },
              "OUTPKTERRMSK": {
                "bit": 8,
                "description": "OUTPKTERRMSK"
              },
              "BNAOUTINTRMSK": {
                "bit": 9,
                "description": "BNAOUTINTRMSK"
              },
              "BBLEERRMSK": {
                "bit": 12,
                "description": "BBLEERRMSK"
              },
              "NAKMSK": {
                "bit": 13,
                "description": "NAKMSK"
              },
              "NYETMSK": {
                "bit": 14,
                "description": "NYETMSK"
              }
            },
            "DAINT": {
              "INEPINT0": {
                "bit": 0,
                "description": "INEPINT0"
              },
              "INEPINT1": {
                "bit": 1,
                "description": "INEPINT1"
              },
              "INEPINT2": {
                "bit": 2,
                "description": "INEPINT2"
              },
              "INEPINT3": {
                "bit": 3,
                "description": "INEPINT3"
              },
              "INEPINT4": {
                "bit": 4,
                "description": "INEPINT4"
              },
              "INEPINT5": {
                "bit": 5,
                "description": "INEPINT5"
              },
              "INEPINT6": {
                "bit": 6,
                "description": "INEPINT6"
              },
              "OUTEPINT0": {
                "bit": 16,
                "description": "OUTEPINT0"
              },
              "OUTEPINT1": {
                "bit": 17,
                "description": "OUTEPINT1"
              },
              "OUTEPINT2": {
                "bit": 18,
                "description": "OUTEPINT2"
              },
              "OUTEPINT3": {
                "bit": 19,
                "description": "OUTEPINT3"
              },
              "OUTEPINT4": {
                "bit": 20,
                "description": "OUTEPINT4"
              },
              "OUTEPINT5": {
                "bit": 21,
                "description": "OUTEPINT5"
              },
              "OUTEPINT6": {
                "bit": 22,
                "description": "OUTEPINT6"
              }
            },
            "DAINTMSK": {
              "INEPMSK0": {
                "bit": 0,
                "description": "INEPMSK0"
              },
              "INEPMSK1": {
                "bit": 1,
                "description": "INEPMSK1"
              },
              "INEPMSK2": {
                "bit": 2,
                "description": "INEPMSK2"
              },
              "INEPMSK3": {
                "bit": 3,
                "description": "INEPMSK3"
              },
              "INEPMSK4": {
                "bit": 4,
                "description": "INEPMSK4"
              },
              "INEPMSK5": {
                "bit": 5,
                "description": "INEPMSK5"
              },
              "INEPMSK6": {
                "bit": 6,
                "description": "INEPMSK6"
              },
              "OUTEPMSK0": {
                "bit": 16,
                "description": "OUTEPMSK0"
              },
              "OUTEPMSK1": {
                "bit": 17,
                "description": "OUTEPMSK1"
              },
              "OUTEPMSK2": {
                "bit": 18,
                "description": "OUTEPMSK2"
              },
              "OUTEPMSK3": {
                "bit": 19,
                "description": "OUTEPMSK3"
              },
              "OUTEPMSK4": {
                "bit": 20,
                "description": "OUTEPMSK4"
              },
              "OUTEPMSK5": {
                "bit": 21,
                "description": "OUTEPMSK5"
              },
              "OUTEPMSK6": {
                "bit": 22,
                "description": "OUTEPMSK6"
              }
            },
            "DVBUSDIS": {
              "DVBUSDIS": {
                "bit": 0,
                "description": "DVBUSDIS",
                "width": 16
              }
            },
            "DVBUSPULSE": {
              "DVBUSPULSE": {
                "bit": 0,
                "description": "DVBUSPULSE",
                "width": 12
              }
            },
            "DTHRCTL": {
              "NONISOTHREN": {
                "bit": 0,
                "description": "NONISOTHREN"
              },
              "ISOTHREN": {
                "bit": 1,
                "description": "ISOTHREN"
              },
              "TXTHRLEN": {
                "bit": 2,
                "description": "TXTHRLEN",
                "width": 9
              },
              "AHBTHRRATIO": {
                "bit": 11,
                "description": "AHBTHRRATIO",
                "width": 2
              },
              "RXTHREN": {
                "bit": 16,
                "description": "RXTHREN"
              },
              "RXTHRLEN": {
                "bit": 17,
                "description": "RXTHRLEN",
                "width": 9
              },
              "ARBPRKEN": {
                "bit": 27,
                "description": "ARBPRKEN"
              }
            },
            "DIEPEMPMSK": {
              "D_INEPTXFEMPMSK": {
                "bit": 0,
                "description": "D_INEPTXFEMPMSK",
                "width": 16
              }
            },
            "DIEPCTL0": {
              "D_MPS0": {
                "bit": 0,
                "description": "D_MPS0",
                "width": 2
              },
              "D_USBACTEP0": {
                "bit": 15,
                "description": "D_USBACTEP0"
              },
              "D_NAKSTS0": {
                "bit": 17,
                "description": "D_NAKSTS0"
              },
              "D_EPTYPE0": {
                "bit": 18,
                "description": "D_EPTYPE0",
                "width": 2
              },
              "D_STALL0": {
                "bit": 21,
                "description": "D_STALL0"
              },
              "D_TXFNUM0": {
                "bit": 22,
                "description": "D_TXFNUM0",
                "width": 4
              },
              "D_CNAK0": {
                "bit": 26,
                "description": "D_CNAK0"
              },
              "DI_SNAK0": {
                "bit": 27,
                "description": "DI_SNAK0"
              },
              "D_EPDIS0": {
                "bit": 30,
                "description": "D_EPDIS0"
              },
              "D_EPENA0": {
                "bit": 31,
                "description": "D_EPENA0"
              }
            },
            "DIEPINT0": {
              "D_XFERCOMPL0": {
                "bit": 0,
                "description": "D_XFERCOMPL0"
              },
              "D_EPDISBLD0": {
                "bit": 1,
                "description": "D_EPDISBLD0"
              },
              "D_AHBERR0": {
                "bit": 2,
                "description": "D_AHBERR0"
              },
              "D_TIMEOUT0": {
                "bit": 3,
                "description": "D_TIMEOUT0"
              },
              "D_INTKNTXFEMP0": {
                "bit": 4,
                "description": "D_INTKNTXFEMP0"
              },
              "D_INTKNEPMIS0": {
                "bit": 5,
                "description": "D_INTKNEPMIS0"
              },
              "D_INEPNAKEFF0": {
                "bit": 6,
                "description": "D_INEPNAKEFF0"
              },
              "D_TXFEMP0": {
                "bit": 7,
                "description": "D_TXFEMP0"
              },
              "D_TXFIFOUNDRN0": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN0"
              },
              "D_BNAINTR0": {
                "bit": 9,
                "description": "D_BNAINTR0"
              },
              "D_PKTDRPSTS0": {
                "bit": 11,
                "description": "D_PKTDRPSTS0"
              },
              "D_BBLEERR0": {
                "bit": 12,
                "description": "D_BBLEERR0"
              },
              "D_NAKINTRPT0": {
                "bit": 13,
                "description": "D_NAKINTRPT0"
              },
              "D_NYETINTRPT0": {
                "bit": 14,
                "description": "D_NYETINTRPT0"
              }
            },
            "DIEPTSIZ0": {
              "D_XFERSIZE0": {
                "bit": 0,
                "description": "D_XFERSIZE0",
                "width": 7
              },
              "D_PKTCNT0": {
                "bit": 19,
                "description": "D_PKTCNT0",
                "width": 2
              }
            },
            "DIEPDMA0": {
              "D_DMAADDR0": {
                "bit": 0,
                "description": "D_DMAADDR0",
                "width": 32
              }
            },
            "DTXFSTS0": {
              "D_INEPTXFSPCAVAIL0": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL0",
                "width": 16
              }
            },
            "DIEPDMAB0": {
              "D_DMABUFFERADDR0": {
                "bit": 0,
                "description": "D_DMABUFFERADDR0",
                "width": 32
              }
            },
            "DIEPCTL1": {
              "D_MPS1": {
                "bit": 0,
                "description": "D_MPS1",
                "width": 2
              },
              "D_USBACTEP1": {
                "bit": 15,
                "description": "D_USBACTEP1"
              },
              "D_NAKSTS1": {
                "bit": 17,
                "description": "D_NAKSTS1"
              },
              "D_EPTYPE1": {
                "bit": 18,
                "description": "D_EPTYPE1",
                "width": 2
              },
              "D_STALL1": {
                "bit": 21,
                "description": "D_STALL1"
              },
              "D_TXFNUM1": {
                "bit": 22,
                "description": "D_TXFNUM1",
                "width": 4
              },
              "D_CNAK1": {
                "bit": 26,
                "description": "D_CNAK1"
              },
              "DI_SNAK1": {
                "bit": 27,
                "description": "DI_SNAK1"
              },
              "DI_SETD0PID1": {
                "bit": 28,
                "description": "DI_SETD0PID1"
              },
              "DI_SETD1PID1": {
                "bit": 29,
                "description": "DI_SETD1PID1"
              },
              "D_EPDIS1": {
                "bit": 30,
                "description": "D_EPDIS1"
              },
              "D_EPENA1": {
                "bit": 31,
                "description": "D_EPENA1"
              }
            },
            "DIEPINT1": {
              "D_XFERCOMPL1": {
                "bit": 0,
                "description": "D_XFERCOMPL1"
              },
              "D_EPDISBLD1": {
                "bit": 1,
                "description": "D_EPDISBLD1"
              },
              "D_AHBERR1": {
                "bit": 2,
                "description": "D_AHBERR1"
              },
              "D_TIMEOUT1": {
                "bit": 3,
                "description": "D_TIMEOUT1"
              },
              "D_INTKNTXFEMP1": {
                "bit": 4,
                "description": "D_INTKNTXFEMP1"
              },
              "D_INTKNEPMIS1": {
                "bit": 5,
                "description": "D_INTKNEPMIS1"
              },
              "D_INEPNAKEFF1": {
                "bit": 6,
                "description": "D_INEPNAKEFF1"
              },
              "D_TXFEMP1": {
                "bit": 7,
                "description": "D_TXFEMP1"
              },
              "D_TXFIFOUNDRN1": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN1"
              },
              "D_BNAINTR1": {
                "bit": 9,
                "description": "D_BNAINTR1"
              },
              "D_PKTDRPSTS1": {
                "bit": 11,
                "description": "D_PKTDRPSTS1"
              },
              "D_BBLEERR1": {
                "bit": 12,
                "description": "D_BBLEERR1"
              },
              "D_NAKINTRPT1": {
                "bit": 13,
                "description": "D_NAKINTRPT1"
              },
              "D_NYETINTRPT1": {
                "bit": 14,
                "description": "D_NYETINTRPT1"
              }
            },
            "DIEPTSIZ1": {
              "D_XFERSIZE1": {
                "bit": 0,
                "description": "D_XFERSIZE1",
                "width": 7
              },
              "D_PKTCNT1": {
                "bit": 19,
                "description": "D_PKTCNT1",
                "width": 2
              }
            },
            "DIEPDMA1": {
              "D_DMAADDR1": {
                "bit": 0,
                "description": "D_DMAADDR1",
                "width": 32
              }
            },
            "DTXFSTS1": {
              "D_INEPTXFSPCAVAIL1": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL1",
                "width": 16
              }
            },
            "DIEPDMAB1": {
              "D_DMABUFFERADDR1": {
                "bit": 0,
                "description": "D_DMABUFFERADDR1",
                "width": 32
              }
            },
            "DIEPCTL2": {
              "D_MPS2": {
                "bit": 0,
                "description": "D_MPS2",
                "width": 2
              },
              "D_USBACTEP2": {
                "bit": 15,
                "description": "D_USBACTEP2"
              },
              "D_NAKSTS2": {
                "bit": 17,
                "description": "D_NAKSTS2"
              },
              "D_EPTYPE2": {
                "bit": 18,
                "description": "D_EPTYPE2",
                "width": 2
              },
              "D_STALL2": {
                "bit": 21,
                "description": "D_STALL2"
              },
              "D_TXFNUM2": {
                "bit": 22,
                "description": "D_TXFNUM2",
                "width": 4
              },
              "D_CNAK2": {
                "bit": 26,
                "description": "D_CNAK2"
              },
              "DI_SNAK2": {
                "bit": 27,
                "description": "DI_SNAK2"
              },
              "DI_SETD0PID2": {
                "bit": 28,
                "description": "DI_SETD0PID2"
              },
              "DI_SETD1PID2": {
                "bit": 29,
                "description": "DI_SETD1PID2"
              },
              "D_EPDIS2": {
                "bit": 30,
                "description": "D_EPDIS2"
              },
              "D_EPENA2": {
                "bit": 31,
                "description": "D_EPENA2"
              }
            },
            "DIEPINT2": {
              "D_XFERCOMPL2": {
                "bit": 0,
                "description": "D_XFERCOMPL2"
              },
              "D_EPDISBLD2": {
                "bit": 1,
                "description": "D_EPDISBLD2"
              },
              "D_AHBERR2": {
                "bit": 2,
                "description": "D_AHBERR2"
              },
              "D_TIMEOUT2": {
                "bit": 3,
                "description": "D_TIMEOUT2"
              },
              "D_INTKNTXFEMP2": {
                "bit": 4,
                "description": "D_INTKNTXFEMP2"
              },
              "D_INTKNEPMIS2": {
                "bit": 5,
                "description": "D_INTKNEPMIS2"
              },
              "D_INEPNAKEFF2": {
                "bit": 6,
                "description": "D_INEPNAKEFF2"
              },
              "D_TXFEMP2": {
                "bit": 7,
                "description": "D_TXFEMP2"
              },
              "D_TXFIFOUNDRN2": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN2"
              },
              "D_BNAINTR2": {
                "bit": 9,
                "description": "D_BNAINTR2"
              },
              "D_PKTDRPSTS2": {
                "bit": 11,
                "description": "D_PKTDRPSTS2"
              },
              "D_BBLEERR2": {
                "bit": 12,
                "description": "D_BBLEERR2"
              },
              "D_NAKINTRPT2": {
                "bit": 13,
                "description": "D_NAKINTRPT2"
              },
              "D_NYETINTRPT2": {
                "bit": 14,
                "description": "D_NYETINTRPT2"
              }
            },
            "DIEPTSIZ2": {
              "D_XFERSIZE2": {
                "bit": 0,
                "description": "D_XFERSIZE2",
                "width": 7
              },
              "D_PKTCNT2": {
                "bit": 19,
                "description": "D_PKTCNT2",
                "width": 2
              }
            },
            "DIEPDMA2": {
              "D_DMAADDR2": {
                "bit": 0,
                "description": "D_DMAADDR2",
                "width": 32
              }
            },
            "DTXFSTS2": {
              "D_INEPTXFSPCAVAIL2": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL2",
                "width": 16
              }
            },
            "DIEPDMAB2": {
              "D_DMABUFFERADDR2": {
                "bit": 0,
                "description": "D_DMABUFFERADDR2",
                "width": 32
              }
            },
            "DIEPCTL3": {
              "DI_MPS3": {
                "bit": 0,
                "description": "DI_MPS3",
                "width": 2
              },
              "DI_USBACTEP3": {
                "bit": 15,
                "description": "DI_USBACTEP3"
              },
              "DI_NAKSTS3": {
                "bit": 17,
                "description": "DI_NAKSTS3"
              },
              "DI_EPTYPE3": {
                "bit": 18,
                "description": "DI_EPTYPE3",
                "width": 2
              },
              "DI_STALL3": {
                "bit": 21,
                "description": "DI_STALL3"
              },
              "DI_TXFNUM3": {
                "bit": 22,
                "description": "DI_TXFNUM3",
                "width": 4
              },
              "DI_CNAK3": {
                "bit": 26,
                "description": "DI_CNAK3"
              },
              "DI_SNAK3": {
                "bit": 27,
                "description": "DI_SNAK3"
              },
              "DI_SETD0PID3": {
                "bit": 28,
                "description": "DI_SETD0PID3"
              },
              "DI_SETD1PID3": {
                "bit": 29,
                "description": "DI_SETD1PID3"
              },
              "DI_EPDIS3": {
                "bit": 30,
                "description": "DI_EPDIS3"
              },
              "DI_EPENA3": {
                "bit": 31,
                "description": "DI_EPENA3"
              }
            },
            "DIEPINT3": {
              "D_XFERCOMPL3": {
                "bit": 0,
                "description": "D_XFERCOMPL3"
              },
              "D_EPDISBLD3": {
                "bit": 1,
                "description": "D_EPDISBLD3"
              },
              "D_AHBERR3": {
                "bit": 2,
                "description": "D_AHBERR3"
              },
              "D_TIMEOUT3": {
                "bit": 3,
                "description": "D_TIMEOUT3"
              },
              "D_INTKNTXFEMP3": {
                "bit": 4,
                "description": "D_INTKNTXFEMP3"
              },
              "D_INTKNEPMIS3": {
                "bit": 5,
                "description": "D_INTKNEPMIS3"
              },
              "D_INEPNAKEFF3": {
                "bit": 6,
                "description": "D_INEPNAKEFF3"
              },
              "D_TXFEMP3": {
                "bit": 7,
                "description": "D_TXFEMP3"
              },
              "D_TXFIFOUNDRN3": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN3"
              },
              "D_BNAINTR3": {
                "bit": 9,
                "description": "D_BNAINTR3"
              },
              "D_PKTDRPSTS3": {
                "bit": 11,
                "description": "D_PKTDRPSTS3"
              },
              "D_BBLEERR3": {
                "bit": 12,
                "description": "D_BBLEERR3"
              },
              "D_NAKINTRPT3": {
                "bit": 13,
                "description": "D_NAKINTRPT3"
              },
              "D_NYETINTRPT3": {
                "bit": 14,
                "description": "D_NYETINTRPT3"
              }
            },
            "DIEPTSIZ3": {
              "D_XFERSIZE3": {
                "bit": 0,
                "description": "D_XFERSIZE3",
                "width": 7
              },
              "D_PKTCNT3": {
                "bit": 19,
                "description": "D_PKTCNT3",
                "width": 2
              }
            },
            "DIEPDMA3": {
              "D_DMAADDR3": {
                "bit": 0,
                "description": "D_DMAADDR3",
                "width": 32
              }
            },
            "DTXFSTS3": {
              "D_INEPTXFSPCAVAIL3": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL3",
                "width": 16
              }
            },
            "DIEPDMAB3": {
              "D_DMABUFFERADDR3": {
                "bit": 0,
                "description": "D_DMABUFFERADDR3",
                "width": 32
              }
            },
            "DIEPCTL4": {
              "D_MPS4": {
                "bit": 0,
                "description": "D_MPS4",
                "width": 2
              },
              "D_USBACTEP4": {
                "bit": 15,
                "description": "D_USBACTEP4"
              },
              "D_NAKSTS4": {
                "bit": 17,
                "description": "D_NAKSTS4"
              },
              "D_EPTYPE4": {
                "bit": 18,
                "description": "D_EPTYPE4",
                "width": 2
              },
              "D_STALL4": {
                "bit": 21,
                "description": "D_STALL4"
              },
              "D_TXFNUM4": {
                "bit": 22,
                "description": "D_TXFNUM4",
                "width": 4
              },
              "D_CNAK4": {
                "bit": 26,
                "description": "D_CNAK4"
              },
              "DI_SNAK4": {
                "bit": 27,
                "description": "DI_SNAK4"
              },
              "DI_SETD0PID4": {
                "bit": 28,
                "description": "DI_SETD0PID4"
              },
              "DI_SETD1PID4": {
                "bit": 29,
                "description": "DI_SETD1PID4"
              },
              "D_EPDIS4": {
                "bit": 30,
                "description": "D_EPDIS4"
              },
              "D_EPENA4": {
                "bit": 31,
                "description": "D_EPENA4"
              }
            },
            "DIEPINT4": {
              "D_XFERCOMPL4": {
                "bit": 0,
                "description": "D_XFERCOMPL4"
              },
              "D_EPDISBLD4": {
                "bit": 1,
                "description": "D_EPDISBLD4"
              },
              "D_AHBERR4": {
                "bit": 2,
                "description": "D_AHBERR4"
              },
              "D_TIMEOUT4": {
                "bit": 3,
                "description": "D_TIMEOUT4"
              },
              "D_INTKNTXFEMP4": {
                "bit": 4,
                "description": "D_INTKNTXFEMP4"
              },
              "D_INTKNEPMIS4": {
                "bit": 5,
                "description": "D_INTKNEPMIS4"
              },
              "D_INEPNAKEFF4": {
                "bit": 6,
                "description": "D_INEPNAKEFF4"
              },
              "D_TXFEMP4": {
                "bit": 7,
                "description": "D_TXFEMP4"
              },
              "D_TXFIFOUNDRN4": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN4"
              },
              "D_BNAINTR4": {
                "bit": 9,
                "description": "D_BNAINTR4"
              },
              "D_PKTDRPSTS4": {
                "bit": 11,
                "description": "D_PKTDRPSTS4"
              },
              "D_BBLEERR4": {
                "bit": 12,
                "description": "D_BBLEERR4"
              },
              "D_NAKINTRPT4": {
                "bit": 13,
                "description": "D_NAKINTRPT4"
              },
              "D_NYETINTRPT4": {
                "bit": 14,
                "description": "D_NYETINTRPT4"
              }
            },
            "DIEPTSIZ4": {
              "D_XFERSIZE4": {
                "bit": 0,
                "description": "D_XFERSIZE4",
                "width": 7
              },
              "D_PKTCNT4": {
                "bit": 19,
                "description": "D_PKTCNT4",
                "width": 2
              }
            },
            "DIEPDMA4": {
              "D_DMAADDR4": {
                "bit": 0,
                "description": "D_DMAADDR4",
                "width": 32
              }
            },
            "DTXFSTS4": {
              "D_INEPTXFSPCAVAIL4": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL4",
                "width": 16
              }
            },
            "DIEPDMAB4": {
              "D_DMABUFFERADDR4": {
                "bit": 0,
                "description": "D_DMABUFFERADDR4",
                "width": 32
              }
            },
            "DIEPCTL5": {
              "DI_MPS5": {
                "bit": 0,
                "description": "DI_MPS5",
                "width": 2
              },
              "DI_USBACTEP5": {
                "bit": 15,
                "description": "DI_USBACTEP5"
              },
              "DI_NAKSTS5": {
                "bit": 17,
                "description": "DI_NAKSTS5"
              },
              "DI_EPTYPE5": {
                "bit": 18,
                "description": "DI_EPTYPE5",
                "width": 2
              },
              "DI_STALL5": {
                "bit": 21,
                "description": "DI_STALL5"
              },
              "DI_TXFNUM5": {
                "bit": 22,
                "description": "DI_TXFNUM5",
                "width": 4
              },
              "DI_CNAK5": {
                "bit": 26,
                "description": "DI_CNAK5"
              },
              "DI_SNAK5": {
                "bit": 27,
                "description": "DI_SNAK5"
              },
              "DI_SETD0PID5": {
                "bit": 28,
                "description": "DI_SETD0PID5"
              },
              "DI_SETD1PID5": {
                "bit": 29,
                "description": "DI_SETD1PID5"
              },
              "DI_EPDIS5": {
                "bit": 30,
                "description": "DI_EPDIS5"
              },
              "DI_EPENA5": {
                "bit": 31,
                "description": "DI_EPENA5"
              }
            },
            "DIEPINT5": {
              "D_XFERCOMPL5": {
                "bit": 0,
                "description": "D_XFERCOMPL5"
              },
              "D_EPDISBLD5": {
                "bit": 1,
                "description": "D_EPDISBLD5"
              },
              "D_AHBERR5": {
                "bit": 2,
                "description": "D_AHBERR5"
              },
              "D_TIMEOUT5": {
                "bit": 3,
                "description": "D_TIMEOUT5"
              },
              "D_INTKNTXFEMP5": {
                "bit": 4,
                "description": "D_INTKNTXFEMP5"
              },
              "D_INTKNEPMIS5": {
                "bit": 5,
                "description": "D_INTKNEPMIS5"
              },
              "D_INEPNAKEFF5": {
                "bit": 6,
                "description": "D_INEPNAKEFF5"
              },
              "D_TXFEMP5": {
                "bit": 7,
                "description": "D_TXFEMP5"
              },
              "D_TXFIFOUNDRN5": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN5"
              },
              "D_BNAINTR5": {
                "bit": 9,
                "description": "D_BNAINTR5"
              },
              "D_PKTDRPSTS5": {
                "bit": 11,
                "description": "D_PKTDRPSTS5"
              },
              "D_BBLEERR5": {
                "bit": 12,
                "description": "D_BBLEERR5"
              },
              "D_NAKINTRPT5": {
                "bit": 13,
                "description": "D_NAKINTRPT5"
              },
              "D_NYETINTRPT5": {
                "bit": 14,
                "description": "D_NYETINTRPT5"
              }
            },
            "DIEPTSIZ5": {
              "D_XFERSIZE5": {
                "bit": 0,
                "description": "D_XFERSIZE5",
                "width": 7
              },
              "D_PKTCNT5": {
                "bit": 19,
                "description": "D_PKTCNT5",
                "width": 2
              }
            },
            "DIEPDMA5": {
              "D_DMAADDR5": {
                "bit": 0,
                "description": "D_DMAADDR5",
                "width": 32
              }
            },
            "DTXFSTS5": {
              "D_INEPTXFSPCAVAIL5": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL5",
                "width": 16
              }
            },
            "DIEPDMAB5": {
              "D_DMABUFFERADDR5": {
                "bit": 0,
                "description": "D_DMABUFFERADDR5",
                "width": 32
              }
            },
            "DIEPCTL6": {
              "D_MPS6": {
                "bit": 0,
                "description": "D_MPS6",
                "width": 2
              },
              "D_USBACTEP6": {
                "bit": 15,
                "description": "D_USBACTEP6"
              },
              "D_NAKSTS6": {
                "bit": 17,
                "description": "D_NAKSTS6"
              },
              "D_EPTYPE6": {
                "bit": 18,
                "description": "D_EPTYPE6",
                "width": 2
              },
              "D_STALL6": {
                "bit": 21,
                "description": "D_STALL6"
              },
              "D_TXFNUM6": {
                "bit": 22,
                "description": "D_TXFNUM6",
                "width": 4
              },
              "D_CNAK6": {
                "bit": 26,
                "description": "D_CNAK6"
              },
              "DI_SNAK6": {
                "bit": 27,
                "description": "DI_SNAK6"
              },
              "DI_SETD0PID6": {
                "bit": 28,
                "description": "DI_SETD0PID6"
              },
              "DI_SETD1PID6": {
                "bit": 29,
                "description": "DI_SETD1PID6"
              },
              "D_EPDIS6": {
                "bit": 30,
                "description": "D_EPDIS6"
              },
              "D_EPENA6": {
                "bit": 31,
                "description": "D_EPENA6"
              }
            },
            "DIEPINT6": {
              "D_XFERCOMPL6": {
                "bit": 0,
                "description": "D_XFERCOMPL6"
              },
              "D_EPDISBLD6": {
                "bit": 1,
                "description": "D_EPDISBLD6"
              },
              "D_AHBERR6": {
                "bit": 2,
                "description": "D_AHBERR6"
              },
              "D_TIMEOUT6": {
                "bit": 3,
                "description": "D_TIMEOUT6"
              },
              "D_INTKNTXFEMP6": {
                "bit": 4,
                "description": "D_INTKNTXFEMP6"
              },
              "D_INTKNEPMIS6": {
                "bit": 5,
                "description": "D_INTKNEPMIS6"
              },
              "D_INEPNAKEFF6": {
                "bit": 6,
                "description": "D_INEPNAKEFF6"
              },
              "D_TXFEMP6": {
                "bit": 7,
                "description": "D_TXFEMP6"
              },
              "D_TXFIFOUNDRN6": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN6"
              },
              "D_BNAINTR6": {
                "bit": 9,
                "description": "D_BNAINTR6"
              },
              "D_PKTDRPSTS6": {
                "bit": 11,
                "description": "D_PKTDRPSTS6"
              },
              "D_BBLEERR6": {
                "bit": 12,
                "description": "D_BBLEERR6"
              },
              "D_NAKINTRPT6": {
                "bit": 13,
                "description": "D_NAKINTRPT6"
              },
              "D_NYETINTRPT6": {
                "bit": 14,
                "description": "D_NYETINTRPT6"
              }
            },
            "DIEPTSIZ6": {
              "D_XFERSIZE6": {
                "bit": 0,
                "description": "D_XFERSIZE6",
                "width": 7
              },
              "D_PKTCNT6": {
                "bit": 19,
                "description": "D_PKTCNT6",
                "width": 2
              }
            },
            "DIEPDMA6": {
              "D_DMAADDR6": {
                "bit": 0,
                "description": "D_DMAADDR6",
                "width": 32
              }
            },
            "DTXFSTS6": {
              "D_INEPTXFSPCAVAIL6": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL6",
                "width": 16
              }
            },
            "DIEPDMAB6": {
              "D_DMABUFFERADDR6": {
                "bit": 0,
                "description": "D_DMABUFFERADDR6",
                "width": 32
              }
            },
            "DOEPCTL0": {
              "MPS0": {
                "bit": 0,
                "description": "MPS0",
                "width": 2
              },
              "USBACTEP0": {
                "bit": 15,
                "description": "USBACTEP0"
              },
              "NAKSTS0": {
                "bit": 17,
                "description": "NAKSTS0"
              },
              "EPTYPE0": {
                "bit": 18,
                "description": "EPTYPE0",
                "width": 2
              },
              "SNP0": {
                "bit": 20,
                "description": "SNP0"
              },
              "STALL0": {
                "bit": 21,
                "description": "STALL0"
              },
              "CNAK0": {
                "bit": 26,
                "description": "CNAK0"
              },
              "DO_SNAK0": {
                "bit": 27,
                "description": "DO_SNAK0"
              },
              "EPDIS0": {
                "bit": 30,
                "description": "EPDIS0"
              },
              "EPENA0": {
                "bit": 31,
                "description": "EPENA0"
              }
            },
            "DOEPINT0": {
              "XFERCOMPL0": {
                "bit": 0,
                "description": "XFERCOMPL0"
              },
              "EPDISBLD0": {
                "bit": 1,
                "description": "EPDISBLD0"
              },
              "AHBERR0": {
                "bit": 2,
                "description": "AHBERR0"
              },
              "SETUP0": {
                "bit": 3,
                "description": "SETUP0"
              },
              "OUTTKNEPDIS0": {
                "bit": 4,
                "description": "OUTTKNEPDIS0"
              },
              "STSPHSERCVD0": {
                "bit": 5,
                "description": "STSPHSERCVD0"
              },
              "BACK2BACKSETUP0": {
                "bit": 6,
                "description": "BACK2BACKSETUP0"
              },
              "OUTPKTERR0": {
                "bit": 8,
                "description": "OUTPKTERR0"
              },
              "BNAINTR0": {
                "bit": 9,
                "description": "BNAINTR0"
              },
              "PKTDRPSTS0": {
                "bit": 11,
                "description": "PKTDRPSTS0"
              },
              "BBLEERR0": {
                "bit": 12,
                "description": "BBLEERR0"
              },
              "NAKINTRPT0": {
                "bit": 13,
                "description": "NAKINTRPT0"
              },
              "NYEPINTRPT0": {
                "bit": 14,
                "description": "NYEPINTRPT0"
              },
              "STUPPKTRCVD0": {
                "bit": 15,
                "description": "STUPPKTRCVD0"
              }
            },
            "DOEPTSIZ0": {
              "XFERSIZE0": {
                "bit": 0,
                "description": "XFERSIZE0",
                "width": 7
              },
              "PKTCNT0": {
                "bit": 19,
                "description": "PKTCNT0"
              },
              "SUPCNT0": {
                "bit": 29,
                "description": "SUPCNT0",
                "width": 2
              }
            },
            "DOEPDMA0": {
              "DMAADDR0": {
                "bit": 0,
                "description": "DMAADDR0",
                "width": 32
              }
            },
            "DOEPDMAB0": {
              "DMABUFFERADDR0": {
                "bit": 0,
                "description": "DMABUFFERADDR0",
                "width": 32
              }
            },
            "DOEPCTL1": {
              "MPS1": {
                "bit": 0,
                "description": "MPS1",
                "width": 11
              },
              "USBACTEP1": {
                "bit": 15,
                "description": "USBACTEP1"
              },
              "NAKSTS1": {
                "bit": 17,
                "description": "NAKSTS1"
              },
              "EPTYPE1": {
                "bit": 18,
                "description": "EPTYPE1",
                "width": 2
              },
              "SNP1": {
                "bit": 20,
                "description": "SNP1"
              },
              "STALL1": {
                "bit": 21,
                "description": "STALL1"
              },
              "CNAK1": {
                "bit": 26,
                "description": "CNAK1"
              },
              "DO_SNAK1": {
                "bit": 27,
                "description": "DO_SNAK1"
              },
              "DO_SETD0PID1": {
                "bit": 28,
                "description": "DO_SETD0PID1"
              },
              "DO_SETD1PID1": {
                "bit": 29,
                "description": "DO_SETD1PID1"
              },
              "EPDIS1": {
                "bit": 30,
                "description": "EPDIS1"
              },
              "EPENA1": {
                "bit": 31,
                "description": "EPENA1"
              }
            },
            "DOEPINT1": {
              "XFERCOMPL1": {
                "bit": 0,
                "description": "XFERCOMPL1"
              },
              "EPDISBLD1": {
                "bit": 1,
                "description": "EPDISBLD1"
              },
              "AHBERR1": {
                "bit": 2,
                "description": "AHBERR1"
              },
              "SETUP1": {
                "bit": 3,
                "description": "SETUP1"
              },
              "OUTTKNEPDIS1": {
                "bit": 4,
                "description": "OUTTKNEPDIS1"
              },
              "STSPHSERCVD1": {
                "bit": 5,
                "description": "STSPHSERCVD1"
              },
              "BACK2BACKSETUP1": {
                "bit": 6,
                "description": "BACK2BACKSETUP1"
              },
              "OUTPKTERR1": {
                "bit": 8,
                "description": "OUTPKTERR1"
              },
              "BNAINTR1": {
                "bit": 9,
                "description": "BNAINTR1"
              },
              "PKTDRPSTS1": {
                "bit": 11,
                "description": "PKTDRPSTS1"
              },
              "BBLEERR1": {
                "bit": 12,
                "description": "BBLEERR1"
              },
              "NAKINTRPT1": {
                "bit": 13,
                "description": "NAKINTRPT1"
              },
              "NYEPINTRPT1": {
                "bit": 14,
                "description": "NYEPINTRPT1"
              },
              "STUPPKTRCVD1": {
                "bit": 15,
                "description": "STUPPKTRCVD1"
              }
            },
            "DOEPTSIZ1": {
              "XFERSIZE1": {
                "bit": 0,
                "description": "XFERSIZE1",
                "width": 7
              },
              "PKTCNT1": {
                "bit": 19,
                "description": "PKTCNT1"
              },
              "SUPCNT1": {
                "bit": 29,
                "description": "SUPCNT1",
                "width": 2
              }
            },
            "DOEPDMA1": {
              "DMAADDR1": {
                "bit": 0,
                "description": "DMAADDR1",
                "width": 32
              }
            },
            "DOEPDMAB1": {
              "DMABUFFERADDR1": {
                "bit": 0,
                "description": "DMABUFFERADDR1",
                "width": 32
              }
            },
            "DOEPCTL2": {
              "MPS2": {
                "bit": 0,
                "description": "MPS2",
                "width": 11
              },
              "USBACTEP2": {
                "bit": 15,
                "description": "USBACTEP2"
              },
              "NAKSTS2": {
                "bit": 17,
                "description": "NAKSTS2"
              },
              "EPTYPE2": {
                "bit": 18,
                "description": "EPTYPE2",
                "width": 2
              },
              "SNP2": {
                "bit": 20,
                "description": "SNP2"
              },
              "STALL2": {
                "bit": 21,
                "description": "STALL2"
              },
              "CNAK2": {
                "bit": 26,
                "description": "CNAK2"
              },
              "DO_SNAK2": {
                "bit": 27,
                "description": "DO_SNAK2"
              },
              "DO_SETD0PID2": {
                "bit": 28,
                "description": "DO_SETD0PID2"
              },
              "DO_SETD1PID2": {
                "bit": 29,
                "description": "DO_SETD1PID2"
              },
              "EPDIS2": {
                "bit": 30,
                "description": "EPDIS2"
              },
              "EPENA2": {
                "bit": 31,
                "description": "EPENA2"
              }
            },
            "DOEPINT2": {
              "XFERCOMPL2": {
                "bit": 0,
                "description": "XFERCOMPL2"
              },
              "EPDISBLD2": {
                "bit": 1,
                "description": "EPDISBLD2"
              },
              "AHBERR2": {
                "bit": 2,
                "description": "AHBERR2"
              },
              "SETUP2": {
                "bit": 3,
                "description": "SETUP2"
              },
              "OUTTKNEPDIS2": {
                "bit": 4,
                "description": "OUTTKNEPDIS2"
              },
              "STSPHSERCVD2": {
                "bit": 5,
                "description": "STSPHSERCVD2"
              },
              "BACK2BACKSETUP2": {
                "bit": 6,
                "description": "BACK2BACKSETUP2"
              },
              "OUTPKTERR2": {
                "bit": 8,
                "description": "OUTPKTERR2"
              },
              "BNAINTR2": {
                "bit": 9,
                "description": "BNAINTR2"
              },
              "PKTDRPSTS2": {
                "bit": 11,
                "description": "PKTDRPSTS2"
              },
              "BBLEERR2": {
                "bit": 12,
                "description": "BBLEERR2"
              },
              "NAKINTRPT2": {
                "bit": 13,
                "description": "NAKINTRPT2"
              },
              "NYEPINTRPT2": {
                "bit": 14,
                "description": "NYEPINTRPT2"
              },
              "STUPPKTRCVD2": {
                "bit": 15,
                "description": "STUPPKTRCVD2"
              }
            },
            "DOEPTSIZ2": {
              "XFERSIZE2": {
                "bit": 0,
                "description": "XFERSIZE2",
                "width": 7
              },
              "PKTCNT2": {
                "bit": 19,
                "description": "PKTCNT2"
              },
              "SUPCNT2": {
                "bit": 29,
                "description": "SUPCNT2",
                "width": 2
              }
            },
            "DOEPDMA2": {
              "DMAADDR2": {
                "bit": 0,
                "description": "DMAADDR2",
                "width": 32
              }
            },
            "DOEPDMAB2": {
              "DMABUFFERADDR2": {
                "bit": 0,
                "description": "DMABUFFERADDR2",
                "width": 32
              }
            },
            "DOEPCTL3": {
              "MPS3": {
                "bit": 0,
                "description": "MPS3",
                "width": 11
              },
              "USBACTEP3": {
                "bit": 15,
                "description": "USBACTEP3"
              },
              "NAKSTS3": {
                "bit": 17,
                "description": "NAKSTS3"
              },
              "EPTYPE3": {
                "bit": 18,
                "description": "EPTYPE3",
                "width": 2
              },
              "SNP3": {
                "bit": 20,
                "description": "SNP3"
              },
              "STALL3": {
                "bit": 21,
                "description": "STALL3"
              },
              "CNAK3": {
                "bit": 26,
                "description": "CNAK3"
              },
              "DO_SNAK3": {
                "bit": 27,
                "description": "DO_SNAK3"
              },
              "DO_SETD0PID3": {
                "bit": 28,
                "description": "DO_SETD0PID3"
              },
              "DO_SETD1PID3": {
                "bit": 29,
                "description": "DO_SETD1PID3"
              },
              "EPDIS3": {
                "bit": 30,
                "description": "EPDIS3"
              },
              "EPENA3": {
                "bit": 31,
                "description": "EPENA3"
              }
            },
            "DOEPINT3": {
              "XFERCOMPL3": {
                "bit": 0,
                "description": "XFERCOMPL3"
              },
              "EPDISBLD3": {
                "bit": 1,
                "description": "EPDISBLD3"
              },
              "AHBERR3": {
                "bit": 2,
                "description": "AHBERR3"
              },
              "SETUP3": {
                "bit": 3,
                "description": "SETUP3"
              },
              "OUTTKNEPDIS3": {
                "bit": 4,
                "description": "OUTTKNEPDIS3"
              },
              "STSPHSERCVD3": {
                "bit": 5,
                "description": "STSPHSERCVD3"
              },
              "BACK2BACKSETUP3": {
                "bit": 6,
                "description": "BACK2BACKSETUP3"
              },
              "OUTPKTERR3": {
                "bit": 8,
                "description": "OUTPKTERR3"
              },
              "BNAINTR3": {
                "bit": 9,
                "description": "BNAINTR3"
              },
              "PKTDRPSTS3": {
                "bit": 11,
                "description": "PKTDRPSTS3"
              },
              "BBLEERR3": {
                "bit": 12,
                "description": "BBLEERR3"
              },
              "NAKINTRPT3": {
                "bit": 13,
                "description": "NAKINTRPT3"
              },
              "NYEPINTRPT3": {
                "bit": 14,
                "description": "NYEPINTRPT3"
              },
              "STUPPKTRCVD3": {
                "bit": 15,
                "description": "STUPPKTRCVD3"
              }
            },
            "DOEPTSIZ3": {
              "XFERSIZE3": {
                "bit": 0,
                "description": "XFERSIZE3",
                "width": 7
              },
              "PKTCNT3": {
                "bit": 19,
                "description": "PKTCNT3"
              },
              "SUPCNT3": {
                "bit": 29,
                "description": "SUPCNT3",
                "width": 2
              }
            },
            "DOEPDMA3": {
              "DMAADDR3": {
                "bit": 0,
                "description": "DMAADDR3",
                "width": 32
              }
            },
            "DOEPDMAB3": {
              "DMABUFFERADDR3": {
                "bit": 0,
                "description": "DMABUFFERADDR3",
                "width": 32
              }
            },
            "DOEPCTL4": {
              "MPS4": {
                "bit": 0,
                "description": "MPS4",
                "width": 11
              },
              "USBACTEP4": {
                "bit": 15,
                "description": "USBACTEP4"
              },
              "NAKSTS4": {
                "bit": 17,
                "description": "NAKSTS4"
              },
              "EPTYPE4": {
                "bit": 18,
                "description": "EPTYPE4",
                "width": 2
              },
              "SNP4": {
                "bit": 20,
                "description": "SNP4"
              },
              "STALL4": {
                "bit": 21,
                "description": "STALL4"
              },
              "CNAK4": {
                "bit": 26,
                "description": "CNAK4"
              },
              "DO_SNAK4": {
                "bit": 27,
                "description": "DO_SNAK4"
              },
              "DO_SETD0PID4": {
                "bit": 28,
                "description": "DO_SETD0PID4"
              },
              "DO_SETD1PID4": {
                "bit": 29,
                "description": "DO_SETD1PID4"
              },
              "EPDIS4": {
                "bit": 30,
                "description": "EPDIS4"
              },
              "EPENA4": {
                "bit": 31,
                "description": "EPENA4"
              }
            },
            "DOEPINT4": {
              "XFERCOMPL4": {
                "bit": 0,
                "description": "XFERCOMPL4"
              },
              "EPDISBLD4": {
                "bit": 1,
                "description": "EPDISBLD4"
              },
              "AHBERR4": {
                "bit": 2,
                "description": "AHBERR4"
              },
              "SETUP4": {
                "bit": 3,
                "description": "SETUP4"
              },
              "OUTTKNEPDIS4": {
                "bit": 4,
                "description": "OUTTKNEPDIS4"
              },
              "STSPHSERCVD4": {
                "bit": 5,
                "description": "STSPHSERCVD4"
              },
              "BACK2BACKSETUP4": {
                "bit": 6,
                "description": "BACK2BACKSETUP4"
              },
              "OUTPKTERR4": {
                "bit": 8,
                "description": "OUTPKTERR4"
              },
              "BNAINTR4": {
                "bit": 9,
                "description": "BNAINTR4"
              },
              "PKTDRPSTS4": {
                "bit": 11,
                "description": "PKTDRPSTS4"
              },
              "BBLEERR4": {
                "bit": 12,
                "description": "BBLEERR4"
              },
              "NAKINTRPT4": {
                "bit": 13,
                "description": "NAKINTRPT4"
              },
              "NYEPINTRPT4": {
                "bit": 14,
                "description": "NYEPINTRPT4"
              },
              "STUPPKTRCVD4": {
                "bit": 15,
                "description": "STUPPKTRCVD4"
              }
            },
            "DOEPTSIZ4": {
              "XFERSIZE4": {
                "bit": 0,
                "description": "XFERSIZE4",
                "width": 7
              },
              "PKTCNT4": {
                "bit": 19,
                "description": "PKTCNT4"
              },
              "SUPCNT4": {
                "bit": 29,
                "description": "SUPCNT4",
                "width": 2
              }
            },
            "DOEPDMA4": {
              "DMAADDR4": {
                "bit": 0,
                "description": "DMAADDR4",
                "width": 32
              }
            },
            "DOEPDMAB4": {
              "DMABUFFERADDR4": {
                "bit": 0,
                "description": "DMABUFFERADDR4",
                "width": 32
              }
            },
            "DOEPCTL5": {
              "MPS5": {
                "bit": 0,
                "description": "MPS5",
                "width": 11
              },
              "USBACTEP5": {
                "bit": 15,
                "description": "USBACTEP5"
              },
              "NAKSTS5": {
                "bit": 17,
                "description": "NAKSTS5"
              },
              "EPTYPE5": {
                "bit": 18,
                "description": "EPTYPE5",
                "width": 2
              },
              "SNP5": {
                "bit": 20,
                "description": "SNP5"
              },
              "STALL5": {
                "bit": 21,
                "description": "STALL5"
              },
              "CNAK5": {
                "bit": 26,
                "description": "CNAK5"
              },
              "DO_SNAK5": {
                "bit": 27,
                "description": "DO_SNAK5"
              },
              "DO_SETD0PID5": {
                "bit": 28,
                "description": "DO_SETD0PID5"
              },
              "DO_SETD1PID5": {
                "bit": 29,
                "description": "DO_SETD1PID5"
              },
              "EPDIS5": {
                "bit": 30,
                "description": "EPDIS5"
              },
              "EPENA5": {
                "bit": 31,
                "description": "EPENA5"
              }
            },
            "DOEPINT5": {
              "XFERCOMPL5": {
                "bit": 0,
                "description": "XFERCOMPL5"
              },
              "EPDISBLD5": {
                "bit": 1,
                "description": "EPDISBLD5"
              },
              "AHBERR5": {
                "bit": 2,
                "description": "AHBERR5"
              },
              "SETUP5": {
                "bit": 3,
                "description": "SETUP5"
              },
              "OUTTKNEPDIS5": {
                "bit": 4,
                "description": "OUTTKNEPDIS5"
              },
              "STSPHSERCVD5": {
                "bit": 5,
                "description": "STSPHSERCVD5"
              },
              "BACK2BACKSETUP5": {
                "bit": 6,
                "description": "BACK2BACKSETUP5"
              },
              "OUTPKTERR5": {
                "bit": 8,
                "description": "OUTPKTERR5"
              },
              "BNAINTR5": {
                "bit": 9,
                "description": "BNAINTR5"
              },
              "PKTDRPSTS5": {
                "bit": 11,
                "description": "PKTDRPSTS5"
              },
              "BBLEERR5": {
                "bit": 12,
                "description": "BBLEERR5"
              },
              "NAKINTRPT5": {
                "bit": 13,
                "description": "NAKINTRPT5"
              },
              "NYEPINTRPT5": {
                "bit": 14,
                "description": "NYEPINTRPT5"
              },
              "STUPPKTRCVD5": {
                "bit": 15,
                "description": "STUPPKTRCVD5"
              }
            },
            "DOEPTSIZ5": {
              "XFERSIZE5": {
                "bit": 0,
                "description": "XFERSIZE5",
                "width": 7
              },
              "PKTCNT5": {
                "bit": 19,
                "description": "PKTCNT5"
              },
              "SUPCNT5": {
                "bit": 29,
                "description": "SUPCNT5",
                "width": 2
              }
            },
            "DOEPDMA5": {
              "DMAADDR5": {
                "bit": 0,
                "description": "DMAADDR5",
                "width": 32
              }
            },
            "DOEPDMAB5": {
              "DMABUFFERADDR5": {
                "bit": 0,
                "description": "DMABUFFERADDR5",
                "width": 32
              }
            },
            "DOEPCTL6": {
              "MPS6": {
                "bit": 0,
                "description": "MPS6",
                "width": 11
              },
              "USBACTEP6": {
                "bit": 15,
                "description": "USBACTEP6"
              },
              "NAKSTS6": {
                "bit": 17,
                "description": "NAKSTS6"
              },
              "EPTYPE6": {
                "bit": 18,
                "description": "EPTYPE6",
                "width": 2
              },
              "SNP6": {
                "bit": 20,
                "description": "SNP6"
              },
              "STALL6": {
                "bit": 21,
                "description": "STALL6"
              },
              "CNAK6": {
                "bit": 26,
                "description": "CNAK6"
              },
              "DO_SNAK6": {
                "bit": 27,
                "description": "DO_SNAK6"
              },
              "DO_SETD0PID6": {
                "bit": 28,
                "description": "DO_SETD0PID6"
              },
              "DO_SETD1PID6": {
                "bit": 29,
                "description": "DO_SETD1PID6"
              },
              "EPDIS6": {
                "bit": 30,
                "description": "EPDIS6"
              },
              "EPENA6": {
                "bit": 31,
                "description": "EPENA6"
              }
            },
            "DOEPINT6": {
              "XFERCOMPL6": {
                "bit": 0,
                "description": "XFERCOMPL6"
              },
              "EPDISBLD6": {
                "bit": 1,
                "description": "EPDISBLD6"
              },
              "AHBERR6": {
                "bit": 2,
                "description": "AHBERR6"
              },
              "SETUP6": {
                "bit": 3,
                "description": "SETUP6"
              },
              "OUTTKNEPDIS6": {
                "bit": 4,
                "description": "OUTTKNEPDIS6"
              },
              "STSPHSERCVD6": {
                "bit": 5,
                "description": "STSPHSERCVD6"
              },
              "BACK2BACKSETUP6": {
                "bit": 6,
                "description": "BACK2BACKSETUP6"
              },
              "OUTPKTERR6": {
                "bit": 8,
                "description": "OUTPKTERR6"
              },
              "BNAINTR6": {
                "bit": 9,
                "description": "BNAINTR6"
              },
              "PKTDRPSTS6": {
                "bit": 11,
                "description": "PKTDRPSTS6"
              },
              "BBLEERR6": {
                "bit": 12,
                "description": "BBLEERR6"
              },
              "NAKINTRPT6": {
                "bit": 13,
                "description": "NAKINTRPT6"
              },
              "NYEPINTRPT6": {
                "bit": 14,
                "description": "NYEPINTRPT6"
              },
              "STUPPKTRCVD6": {
                "bit": 15,
                "description": "STUPPKTRCVD6"
              }
            },
            "DOEPTSIZ6": {
              "XFERSIZE6": {
                "bit": 0,
                "description": "XFERSIZE6",
                "width": 7
              },
              "PKTCNT6": {
                "bit": 19,
                "description": "PKTCNT6"
              },
              "SUPCNT6": {
                "bit": 29,
                "description": "SUPCNT6",
                "width": 2
              }
            },
            "DOEPDMA6": {
              "DMAADDR6": {
                "bit": 0,
                "description": "DMAADDR6",
                "width": 32
              }
            },
            "DOEPDMAB6": {
              "DMABUFFERADDR6": {
                "bit": 0,
                "description": "DMABUFFERADDR6",
                "width": 32
              }
            },
            "PCGCCTL": {
              "STOPPCLK": {
                "bit": 0,
                "description": "STOPPCLK"
              },
              "GATEHCLK": {
                "bit": 1,
                "description": "GATEHCLK"
              },
              "PWRCLMP": {
                "bit": 2,
                "description": "PWRCLMP"
              },
              "RSTPDWNMODULE": {
                "bit": 3,
                "description": "RSTPDWNMODULE"
              },
              "PHYSLEEP": {
                "bit": 6,
                "description": "PHYSLEEP"
              },
              "L1SUSPENDED": {
                "bit": 7,
                "description": "L1SUSPENDED"
              },
              "RESETAFTERSUSP": {
                "bit": 8,
                "description": "RESETAFTERSUSP"
              }
            }
          }
        },
        "WCL": {
          "instances": [
            {
              "name": "WCL",
              "base": "0x600D0000"
            }
          ],
          "registers": {
            "Core_0_ENTRY_1_ADDR": {
              "offset": "0x00",
              "size": 32,
              "description": "Core_0 Entry 1 address configuration Register"
            },
            "Core_0_ENTRY_2_ADDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Core_0 Entry 2 address configuration Register"
            },
            "Core_0_ENTRY_3_ADDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Core_0 Entry 3 address configuration Register"
            },
            "Core_0_ENTRY_4_ADDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Core_0 Entry 4 address configuration Register"
            },
            "Core_0_ENTRY_5_ADDR": {
              "offset": "0x10",
              "size": 32,
              "description": "Core_0 Entry 5 address configuration Register"
            },
            "Core_0_ENTRY_6_ADDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Core_0 Entry 6 address configuration Register"
            },
            "Core_0_ENTRY_7_ADDR": {
              "offset": "0x18",
              "size": 32,
              "description": "Core_0 Entry 7 address configuration Register"
            },
            "Core_0_ENTRY_8_ADDR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Core_0 Entry 8 address configuration Register"
            },
            "Core_0_ENTRY_9_ADDR": {
              "offset": "0x20",
              "size": 32,
              "description": "Core_0 Entry 9 address configuration Register"
            },
            "Core_0_ENTRY_10_ADDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Core_0 Entry 10 address configuration Register"
            },
            "Core_0_ENTRY_11_ADDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Core_0 Entry 11 address configuration Register"
            },
            "Core_0_ENTRY_12_ADDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Core_0 Entry 12 address configuration Register"
            },
            "Core_0_ENTRY_13_ADDR": {
              "offset": "0x30",
              "size": 32,
              "description": "Core_0 Entry 13 address configuration Register"
            },
            "Core_0_ENTRY_CHECK": {
              "offset": "0x7C",
              "size": 32,
              "description": "Core_0 Entry check configuration Register"
            },
            "Core_0_STATUSTABLE1": {
              "offset": "0x80",
              "size": 32,
              "description": "Status register of world switch of entry 1"
            },
            "Core_0_STATUSTABLE2": {
              "offset": "0x84",
              "size": 32,
              "description": "Status register of world switch of entry 2"
            },
            "Core_0_STATUSTABLE3": {
              "offset": "0x88",
              "size": 32,
              "description": "Status register of world switch of entry 3"
            },
            "Core_0_STATUSTABLE4": {
              "offset": "0x8C",
              "size": 32,
              "description": "Status register of world switch of entry 4"
            },
            "Core_0_STATUSTABLE5": {
              "offset": "0x90",
              "size": 32,
              "description": "Status register of world switch of entry 5"
            },
            "Core_0_STATUSTABLE6": {
              "offset": "0x94",
              "size": 32,
              "description": "Status register of world switch of entry 6"
            },
            "Core_0_STATUSTABLE7": {
              "offset": "0x98",
              "size": 32,
              "description": "Status register of world switch of entry 7"
            },
            "Core_0_STATUSTABLE8": {
              "offset": "0x9C",
              "size": 32,
              "description": "Status register of world switch of entry 8"
            },
            "Core_0_STATUSTABLE9": {
              "offset": "0xA0",
              "size": 32,
              "description": "Status register of world switch of entry 9"
            },
            "Core_0_STATUSTABLE10": {
              "offset": "0xA4",
              "size": 32,
              "description": "Status register of world switch of entry 10"
            },
            "Core_0_STATUSTABLE11": {
              "offset": "0xA8",
              "size": 32,
              "description": "Status register of world switch of entry 11"
            },
            "Core_0_STATUSTABLE12": {
              "offset": "0xAC",
              "size": 32,
              "description": "Status register of world switch of entry 12"
            },
            "Core_0_STATUSTABLE13": {
              "offset": "0xB0",
              "size": 32,
              "description": "Status register of world switch of entry 13"
            },
            "Core_0_STATUSTABLE_CURRENT": {
              "offset": "0xFC",
              "size": 32,
              "description": "Status register of statustable current"
            },
            "Core_0_MESSAGE_ADDR": {
              "offset": "0x100",
              "size": 32,
              "description": "Clear writer_buffer write address configuration register"
            },
            "Core_0_MESSAGE_MAX": {
              "offset": "0x104",
              "size": 32,
              "description": "Clear writer_buffer write number configuration register"
            },
            "Core_0_MESSAGE_PHASE": {
              "offset": "0x108",
              "size": 32,
              "description": "Clear writer_buffer status register"
            },
            "Core_0_World_TRIGGER_ADDR": {
              "offset": "0x140",
              "size": 32,
              "description": "Core_0 trigger address configuration Register"
            },
            "Core_0_World_PREPARE": {
              "offset": "0x144",
              "size": 32,
              "description": "Core_0 prepare world configuration Register"
            },
            "Core_0_World_UPDATE": {
              "offset": "0x148",
              "size": 32,
              "description": "Core_0 configuration update register"
            },
            "Core_0_World_Cancel": {
              "offset": "0x14C",
              "size": 32,
              "description": "Core_0 configuration cancel register"
            },
            "Core_0_World_IRam0": {
              "offset": "0x150",
              "size": 32,
              "description": "Core_0 Iram0 world register"
            },
            "Core_0_World_DRam0_PIF": {
              "offset": "0x154",
              "size": 32,
              "description": "Core_0 dram0 and PIF world register"
            },
            "Core_0_World_Phase": {
              "offset": "0x158",
              "size": 32,
              "description": "Core_0 world status register"
            },
            "Core_0_NMI_MASK_ENABLE": {
              "offset": "0x180",
              "size": 32,
              "description": "Core_0 NMI mask enable register"
            },
            "Core_0_NMI_MASK_TRIGGER_ADDR": {
              "offset": "0x184",
              "size": 32,
              "description": "Core_0 NMI mask trigger address register"
            },
            "Core_0_NMI_MASK_DISABLE": {
              "offset": "0x188",
              "size": 32,
              "description": "Core_0 NMI mask disable register"
            },
            "Core_0_NMI_MASK_CANCLE": {
              "offset": "0x18C",
              "size": 32,
              "description": "Core_0 NMI mask disable register"
            },
            "Core_0_NMI_MASK": {
              "offset": "0x190",
              "size": 32,
              "description": "Core_0 NMI mask register"
            },
            "Core_0_NMI_MASK_PHASE": {
              "offset": "0x194",
              "size": 32,
              "description": "Core_0 NMI mask phase register"
            },
            "Core_1_ENTRY_1_ADDR": {
              "offset": "0x400",
              "size": 32,
              "description": "Core_1 Entry 1 address configuration Register"
            },
            "Core_1_ENTRY_2_ADDR": {
              "offset": "0x404",
              "size": 32,
              "description": "Core_1 Entry 2 address configuration Register"
            },
            "Core_1_ENTRY_3_ADDR": {
              "offset": "0x408",
              "size": 32,
              "description": "Core_1 Entry 3 address configuration Register"
            },
            "Core_1_ENTRY_4_ADDR": {
              "offset": "0x40C",
              "size": 32,
              "description": "Core_1 Entry 4 address configuration Register"
            },
            "Core_1_ENTRY_5_ADDR": {
              "offset": "0x410",
              "size": 32,
              "description": "Core_1 Entry 5 address configuration Register"
            },
            "Core_1_ENTRY_6_ADDR": {
              "offset": "0x414",
              "size": 32,
              "description": "Core_1 Entry 6 address configuration Register"
            },
            "Core_1_ENTRY_7_ADDR": {
              "offset": "0x418",
              "size": 32,
              "description": "Core_1 Entry 7 address configuration Register"
            },
            "Core_1_ENTRY_8_ADDR": {
              "offset": "0x41C",
              "size": 32,
              "description": "Core_1 Entry 8 address configuration Register"
            },
            "Core_1_ENTRY_9_ADDR": {
              "offset": "0x420",
              "size": 32,
              "description": "Core_1 Entry 9 address configuration Register"
            },
            "Core_1_ENTRY_10_ADDR": {
              "offset": "0x424",
              "size": 32,
              "description": "Core_1 Entry 10 address configuration Register"
            },
            "Core_1_ENTRY_11_ADDR": {
              "offset": "0x428",
              "size": 32,
              "description": "Core_1 Entry 11 address configuration Register"
            },
            "Core_1_ENTRY_12_ADDR": {
              "offset": "0x42C",
              "size": 32,
              "description": "Core_1 Entry 12 address configuration Register"
            },
            "Core_1_ENTRY_13_ADDR": {
              "offset": "0x430",
              "size": 32,
              "description": "Core_1 Entry 13 address configuration Register"
            },
            "Core_1_ENTRY_CHECK": {
              "offset": "0x47C",
              "size": 32,
              "description": "Core_1 Entry check configuration Register"
            },
            "Core_1_STATUSTABLE1": {
              "offset": "0x480",
              "size": 32,
              "description": "Status register of world switch of entry 1"
            },
            "Core_1_STATUSTABLE2": {
              "offset": "0x484",
              "size": 32,
              "description": "Status register of world switch of entry 2"
            },
            "Core_1_STATUSTABLE3": {
              "offset": "0x488",
              "size": 32,
              "description": "Status register of world switch of entry 3"
            },
            "Core_1_STATUSTABLE4": {
              "offset": "0x48C",
              "size": 32,
              "description": "Status register of world switch of entry 4"
            },
            "Core_1_STATUSTABLE5": {
              "offset": "0x490",
              "size": 32,
              "description": "Status register of world switch of entry 5"
            },
            "Core_1_STATUSTABLE6": {
              "offset": "0x494",
              "size": 32,
              "description": "Status register of world switch of entry 6"
            },
            "Core_1_STATUSTABLE7": {
              "offset": "0x498",
              "size": 32,
              "description": "Status register of world switch of entry 7"
            },
            "Core_1_STATUSTABLE8": {
              "offset": "0x49C",
              "size": 32,
              "description": "Status register of world switch of entry 8"
            },
            "Core_1_STATUSTABLE9": {
              "offset": "0x4A0",
              "size": 32,
              "description": "Status register of world switch of entry 9"
            },
            "Core_1_STATUSTABLE10": {
              "offset": "0x4A4",
              "size": 32,
              "description": "Status register of world switch of entry 10"
            },
            "Core_1_STATUSTABLE11": {
              "offset": "0x4A8",
              "size": 32,
              "description": "Status register of world switch of entry 11"
            },
            "Core_1_STATUSTABLE12": {
              "offset": "0x4AC",
              "size": 32,
              "description": "Status register of world switch of entry 12"
            },
            "Core_1_STATUSTABLE13": {
              "offset": "0x4B0",
              "size": 32,
              "description": "Status register of world switch of entry 13"
            },
            "Core_1_STATUSTABLE_CURRENT": {
              "offset": "0x4FC",
              "size": 32,
              "description": "Status register of statustable current"
            },
            "Core_1_MESSAGE_ADDR": {
              "offset": "0x500",
              "size": 32,
              "description": "Clear writer_buffer write address configuration register"
            },
            "Core_1_MESSAGE_MAX": {
              "offset": "0x504",
              "size": 32,
              "description": "Clear writer_buffer write number configuration register"
            },
            "Core_1_MESSAGE_PHASE": {
              "offset": "0x508",
              "size": 32,
              "description": "Clear writer_buffer status register"
            },
            "Core_1_World_TRIGGER_ADDR": {
              "offset": "0x540",
              "size": 32,
              "description": "Core_1 trigger address configuration Register"
            },
            "Core_1_World_PREPARE": {
              "offset": "0x544",
              "size": 32,
              "description": "Core_1 prepare world configuration Register"
            },
            "Core_1_World_UPDATE": {
              "offset": "0x548",
              "size": 32,
              "description": "Core_1 configuration update register"
            },
            "Core_1_World_Cancel": {
              "offset": "0x54C",
              "size": 32,
              "description": "Core_1 configuration cancel register"
            },
            "Core_1_World_IRam0": {
              "offset": "0x550",
              "size": 32,
              "description": "Core_1 Iram0 world register"
            },
            "Core_1_World_DRam0_PIF": {
              "offset": "0x554",
              "size": 32,
              "description": "Core_1 dram0 and PIF world register"
            },
            "Core_1_World_Phase": {
              "offset": "0x558",
              "size": 32,
              "description": "Core_0 world status register"
            },
            "Core_1_NMI_MASK_ENABLE": {
              "offset": "0x580",
              "size": 32,
              "description": "Core_1 NMI mask enable register"
            },
            "Core_1_NMI_MASK_TRIGGER_ADDR": {
              "offset": "0x584",
              "size": 32,
              "description": "Core_1 NMI mask trigger addr register"
            },
            "Core_1_NMI_MASK_DISABLE": {
              "offset": "0x588",
              "size": 32,
              "description": "Core_1 NMI mask disable register"
            },
            "Core_1_NMI_MASK_CANCLE": {
              "offset": "0x58C",
              "size": 32,
              "description": "Core_1 NMI mask disable register"
            },
            "Core_1_NMI_MASK": {
              "offset": "0x590",
              "size": 32,
              "description": "Core_1 NMI mask register"
            },
            "Core_1_NMI_MASK_PHASE": {
              "offset": "0x594",
              "size": 32,
              "description": "Core_1 NMI mask phase register"
            }
          },
          "bits": {
            "Core_0_ENTRY_1_ADDR": {
              "CORE_0_ENTRY_1_ADDR": {
                "bit": 0,
                "description": "Core_0 Entry 1 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_0_ENTRY_2_ADDR": {
              "CORE_0_ENTRY_2_ADDR": {
                "bit": 0,
                "description": "Core_0 Entry 2 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_0_ENTRY_3_ADDR": {
              "CORE_0_ENTRY_3_ADDR": {
                "bit": 0,
                "description": "Core_0 Entry 3 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_0_ENTRY_4_ADDR": {
              "CORE_0_ENTRY_4_ADDR": {
                "bit": 0,
                "description": "Core_0 Entry 4 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_0_ENTRY_5_ADDR": {
              "CORE_0_ENTRY_5_ADDR": {
                "bit": 0,
                "description": "Core_0 Entry 5 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_0_ENTRY_6_ADDR": {
              "CORE_0_ENTRY_6_ADDR": {
                "bit": 0,
                "description": "Core_0 Entry 6 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_0_ENTRY_7_ADDR": {
              "CORE_0_ENTRY_7_ADDR": {
                "bit": 0,
                "description": "Core_0 Entry 7 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_0_ENTRY_8_ADDR": {
              "CORE_0_ENTRY_8_ADDR": {
                "bit": 0,
                "description": "Core_0 Entry 8 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_0_ENTRY_9_ADDR": {
              "CORE_0_ENTRY_9_ADDR": {
                "bit": 0,
                "description": "Core_0 Entry 9 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_0_ENTRY_10_ADDR": {
              "CORE_0_ENTRY_10_ADDR": {
                "bit": 0,
                "description": "Core_0 Entry 10 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_0_ENTRY_11_ADDR": {
              "CORE_0_ENTRY_11_ADDR": {
                "bit": 0,
                "description": "Core_0 Entry 11 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_0_ENTRY_12_ADDR": {
              "CORE_0_ENTRY_12_ADDR": {
                "bit": 0,
                "description": "Core_0 Entry 12 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_0_ENTRY_13_ADDR": {
              "CORE_0_ENTRY_13_ADDR": {
                "bit": 0,
                "description": "Core_0 Entry 13 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_0_ENTRY_CHECK": {
              "CORE_0_ENTRY_CHECK": {
                "bit": 1,
                "description": "This filed is used to enable entry address check",
                "width": 13
              }
            },
            "Core_0_STATUSTABLE1": {
              "CORE_0_FROM_WORLD_1": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 1"
              },
              "CORE_0_FROM_ENTRY_1": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 1",
                "width": 4
              },
              "CORE_0_CURRENT_1": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 1"
              }
            },
            "Core_0_STATUSTABLE2": {
              "CORE_0_FROM_WORLD_2": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 2"
              },
              "CORE_0_FROM_ENTRY_2": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 2",
                "width": 4
              },
              "CORE_0_CURRENT_2": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 2"
              }
            },
            "Core_0_STATUSTABLE3": {
              "CORE_0_FROM_WORLD_3": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 3"
              },
              "CORE_0_FROM_ENTRY_3": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 3",
                "width": 4
              },
              "CORE_0_CURRENT_3": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 3"
              }
            },
            "Core_0_STATUSTABLE4": {
              "CORE_0_FROM_WORLD_4": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 4"
              },
              "CORE_0_FROM_ENTRY_4": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 4",
                "width": 4
              },
              "CORE_0_CURRENT_4": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 4"
              }
            },
            "Core_0_STATUSTABLE5": {
              "CORE_0_FROM_WORLD_5": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 5"
              },
              "CORE_0_FROM_ENTRY_5": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 5",
                "width": 4
              },
              "CORE_0_CURRENT_5": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 5"
              }
            },
            "Core_0_STATUSTABLE6": {
              "CORE_0_FROM_WORLD_6": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 6"
              },
              "CORE_0_FROM_ENTRY_6": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 6",
                "width": 4
              },
              "CORE_0_CURRENT_6": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 6"
              }
            },
            "Core_0_STATUSTABLE7": {
              "CORE_0_FROM_WORLD_7": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 7"
              },
              "CORE_0_FROM_ENTRY_7": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 7",
                "width": 4
              },
              "CORE_0_CURRENT_7": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 7"
              }
            },
            "Core_0_STATUSTABLE8": {
              "CORE_0_FROM_WORLD_8": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 8"
              },
              "CORE_0_FROM_ENTRY_8": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 8",
                "width": 4
              },
              "CORE_0_CURRENT_8": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 8"
              }
            },
            "Core_0_STATUSTABLE9": {
              "CORE_0_FROM_WORLD_9": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 9"
              },
              "CORE_0_FROM_ENTRY_9": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 9",
                "width": 4
              },
              "CORE_0_CURRENT_9": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 9"
              }
            },
            "Core_0_STATUSTABLE10": {
              "CORE_0_FROM_WORLD_10": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 10"
              },
              "CORE_0_FROM_ENTRY_10": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 10",
                "width": 4
              },
              "CORE_0_CURRENT_10": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 10"
              }
            },
            "Core_0_STATUSTABLE11": {
              "CORE_0_FROM_WORLD_11": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 11"
              },
              "CORE_0_FROM_ENTRY_11": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 11",
                "width": 4
              },
              "CORE_0_CURRENT_11": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 11"
              }
            },
            "Core_0_STATUSTABLE12": {
              "CORE_0_FROM_WORLD_12": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 12"
              },
              "CORE_0_FROM_ENTRY_12": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 12",
                "width": 4
              },
              "CORE_0_CURRENT_12": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 12"
              }
            },
            "Core_0_STATUSTABLE13": {
              "CORE_0_FROM_WORLD_13": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 13"
              },
              "CORE_0_FROM_ENTRY_13": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 13",
                "width": 4
              },
              "CORE_0_CURRENT_13": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 13"
              }
            },
            "Core_0_STATUSTABLE_CURRENT": {
              "CORE_0_STATUSTABLE_CURRENT": {
                "bit": 1,
                "description": "This field is used to quickly read and rewrite the current field of all STATUSTABLE registers,for example,bit 1 represents the current field of STATUSTABLE1,bit2 represents the current field of STATUSTABLE2",
                "width": 13
              }
            },
            "Core_0_MESSAGE_ADDR": {
              "CORE_0_MESSAGE_ADDR": {
                "bit": 0,
                "description": "This field is used to set address that need to write when enter WORLD0",
                "width": 32
              }
            },
            "Core_0_MESSAGE_MAX": {
              "CORE_0_MESSAGE_MAX": {
                "bit": 0,
                "description": "This filed is used to set the max value of clear write_buffer",
                "width": 4
              }
            },
            "Core_0_MESSAGE_PHASE": {
              "CORE_0_MESSAGE_MATCH": {
                "bit": 0,
                "description": "This bit indicates whether the check is successful"
              },
              "CORE_0_MESSAGE_EXPECT": {
                "bit": 1,
                "description": "This field indicates the data to be written next time",
                "width": 4
              },
              "CORE_0_MESSAGE_DATAPHASE": {
                "bit": 5,
                "description": "If this bit is 1, it means that is checking clear write_buffer operation,and is checking data"
              },
              "CORE_0_MESSAGE_ADDRESSPHASE": {
                "bit": 6,
                "description": "If this bit is 1, it means that is checking clear write_buffer operation,and is checking address."
              }
            },
            "Core_0_World_TRIGGER_ADDR": {
              "CORE_0_WORLD_TRIGGER_ADDR": {
                "bit": 0,
                "description": "This field is used to configure the entry address from WORLD0 to WORLD1,when the CPU executes to this address,switch to WORLD1",
                "width": 32
              }
            },
            "Core_0_World_PREPARE": {
              "CORE_0_WORLD_PREPARE": {
                "bit": 0,
                "description": "This field to used to set world to enter,  2'b01 means WORLD0, 2'b10 means WORLD1",
                "width": 2
              }
            },
            "Core_0_World_UPDATE": {
              "CORE_0_UPDATE": {
                "bit": 0,
                "description": "This field is used to update configuration completed, can write any value,the hardware only checks the write operation of this register and does not case about its value",
                "width": 32
              }
            },
            "Core_0_World_Cancel": {
              "CORE_0_WORLD_CANCEL": {
                "bit": 0,
                "description": "This field is used to cancel switch world configuration,if the trigger address and update configuration complete,use this register to cancel world switch, jujst need write any value,the hardware only checks the write operation of this register and does not case about its value",
                "width": 32
              }
            },
            "Core_0_World_IRam0": {
              "CORE_0_WORLD_IRAM0": {
                "bit": 0,
                "description": "this field is used to read current world of Iram0 bus",
                "width": 2
              }
            },
            "Core_0_World_DRam0_PIF": {
              "CORE_0_WORLD_DRAM0_PIF": {
                "bit": 0,
                "description": "this field is used to read current world of Dram0 bus and PIF bus",
                "width": 2
              }
            },
            "Core_0_World_Phase": {
              "CORE_0_WORLD_PHASE": {
                "bit": 0,
                "description": "This bit indicates whether is preparing to switch to WORLD1, 1 means value."
              }
            },
            "Core_0_NMI_MASK_ENABLE": {
              "CORE_0_NMI_MASK_ENABLE": {
                "bit": 0,
                "description": "this field is used to set NMI mask,it can write any value,when write this register,the hardware start masking NMI interrupt",
                "width": 32
              }
            },
            "Core_0_NMI_MASK_TRIGGER_ADDR": {
              "CORE_0_NMI_MASK_TRIGGER_ADDR": {
                "bit": 0,
                "description": "this field to used to set trigger address, when CPU executes to this address,NMI mask automatically fails",
                "width": 32
              }
            },
            "Core_0_NMI_MASK_DISABLE": {
              "CORE_0_NMI_MASK_DISABLE": {
                "bit": 0,
                "description": "this field is used to disable NMI mask,it will not take effect immediately,only when the CPU executes to the trigger address will it start to cancel NMI mask",
                "width": 32
              }
            },
            "Core_0_NMI_MASK_CANCLE": {
              "CORE_0_NMI_MASK_CANCEL": {
                "bit": 0,
                "description": "this field is used to cancel NMI mask disable function.",
                "width": 32
              }
            },
            "Core_0_NMI_MASK": {
              "CORE_0_NMI_MASK": {
                "bit": 0,
                "description": "this bit is used to mask NMI interrupt,it can directly mask NMI interrupt"
              }
            },
            "Core_0_NMI_MASK_PHASE": {
              "CORE_0_NMI_MASK_PHASE": {
                "bit": 0,
                "description": "this bit is used to indicates whether the NMI interrupt is being masked, 1 means NMI interrupt is being masked"
              }
            },
            "Core_1_ENTRY_1_ADDR": {
              "CORE_1_ENTRY_1_ADDR": {
                "bit": 0,
                "description": "Core_1 Entry 1 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_1_ENTRY_2_ADDR": {
              "CORE_1_ENTRY_2_ADDR": {
                "bit": 0,
                "description": "Core_1 Entry 2 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_1_ENTRY_3_ADDR": {
              "CORE_1_ENTRY_3_ADDR": {
                "bit": 0,
                "description": "Core_1 Entry 3 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_1_ENTRY_4_ADDR": {
              "CORE_1_ENTRY_4_ADDR": {
                "bit": 0,
                "description": "Core_1 Entry 4 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_1_ENTRY_5_ADDR": {
              "CORE_1_ENTRY_5_ADDR": {
                "bit": 0,
                "description": "Core_1 Entry 5 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_1_ENTRY_6_ADDR": {
              "CORE_1_ENTRY_6_ADDR": {
                "bit": 0,
                "description": "Core_1 Entry 6 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_1_ENTRY_7_ADDR": {
              "CORE_1_ENTRY_7_ADDR": {
                "bit": 0,
                "description": "Core_1 Entry 7 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_1_ENTRY_8_ADDR": {
              "CORE_1_ENTRY_8_ADDR": {
                "bit": 0,
                "description": "Core_1 Entry 8 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_1_ENTRY_9_ADDR": {
              "CORE_1_ENTRY_9_ADDR": {
                "bit": 0,
                "description": "Core_1 Entry 9 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_1_ENTRY_10_ADDR": {
              "CORE_1_ENTRY_10_ADDR": {
                "bit": 0,
                "description": "Core_1 Entry 10 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_1_ENTRY_11_ADDR": {
              "CORE_1_ENTRY_11_ADDR": {
                "bit": 0,
                "description": "Core_1 Entry 11 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_1_ENTRY_12_ADDR": {
              "CORE_1_ENTRY_12_ADDR": {
                "bit": 0,
                "description": "Core_1 Entry 12 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_1_ENTRY_13_ADDR": {
              "CORE_1_ENTRY_13_ADDR": {
                "bit": 0,
                "description": "Core_1 Entry 13 address from WORLD1 to WORLD0",
                "width": 32
              }
            },
            "Core_1_ENTRY_CHECK": {
              "CORE_1_ENTRY_CHECK": {
                "bit": 1,
                "description": "This filed is used to enable entry address check",
                "width": 13
              }
            },
            "Core_1_STATUSTABLE1": {
              "CORE_1_FROM_WORLD_1": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 1"
              },
              "CORE_1_FROM_ENTRY_1": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 1",
                "width": 4
              },
              "CORE_1_CURRENT_1": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 1"
              }
            },
            "Core_1_STATUSTABLE2": {
              "CORE_1_FROM_WORLD_2": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 2"
              },
              "CORE_1_FROM_ENTRY_2": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 2",
                "width": 4
              },
              "CORE_1_CURRENT_2": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 2"
              }
            },
            "Core_1_STATUSTABLE3": {
              "CORE_1_FROM_WORLD_3": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 3"
              },
              "CORE_1_FROM_ENTRY_3": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 3",
                "width": 4
              },
              "CORE_1_CURRENT_3": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 3"
              }
            },
            "Core_1_STATUSTABLE4": {
              "CORE_1_FROM_WORLD_4": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 4"
              },
              "CORE_1_FROM_ENTRY_4": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 4",
                "width": 4
              },
              "CORE_1_CURRENT_4": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 4"
              }
            },
            "Core_1_STATUSTABLE5": {
              "CORE_1_FROM_WORLD_5": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 5"
              },
              "CORE_1_FROM_ENTRY_5": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 5",
                "width": 4
              },
              "CORE_1_CURRENT_5": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 5"
              }
            },
            "Core_1_STATUSTABLE6": {
              "CORE_1_FROM_WORLD_6": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 6"
              },
              "CORE_1_FROM_ENTRY_6": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 6",
                "width": 4
              },
              "CORE_1_CURRENT_6": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 6"
              }
            },
            "Core_1_STATUSTABLE7": {
              "CORE_1_FROM_WORLD_7": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 7"
              },
              "CORE_1_FROM_ENTRY_7": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 7",
                "width": 4
              },
              "CORE_1_CURRENT_7": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 7"
              }
            },
            "Core_1_STATUSTABLE8": {
              "CORE_1_FROM_WORLD_8": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 8"
              },
              "CORE_1_FROM_ENTRY_8": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 8",
                "width": 4
              },
              "CORE_1_CURRENT_8": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 8"
              }
            },
            "Core_1_STATUSTABLE9": {
              "CORE_1_FROM_WORLD_9": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 9"
              },
              "CORE_1_FROM_ENTRY_9": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 9",
                "width": 4
              },
              "CORE_1_CURRENT_9": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 9"
              }
            },
            "Core_1_STATUSTABLE10": {
              "CORE_1_FROM_WORLD_10": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 10"
              },
              "CORE_1_FROM_ENTRY_10": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 10",
                "width": 4
              },
              "CORE_1_CURRENT_10": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 10"
              }
            },
            "Core_1_STATUSTABLE11": {
              "CORE_1_FROM_WORLD_11": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 11"
              },
              "CORE_1_FROM_ENTRY_11": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 11",
                "width": 4
              },
              "CORE_1_CURRENT_11": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 11"
              }
            },
            "Core_1_STATUSTABLE12": {
              "CORE_1_FROM_WORLD_12": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 12"
              },
              "CORE_1_FROM_ENTRY_12": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 12",
                "width": 4
              },
              "CORE_1_CURRENT_12": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 12"
              }
            },
            "Core_1_STATUSTABLE13": {
              "CORE_1_FROM_WORLD_13": {
                "bit": 0,
                "description": "This bit is used to confirm world before enter entry 13"
              },
              "CORE_1_FROM_ENTRY_13": {
                "bit": 1,
                "description": "This filed is used to confirm in which entry before enter entry 13",
                "width": 4
              },
              "CORE_1_CURRENT_13": {
                "bit": 5,
                "description": "This bit is used to confirm whether the current state is in entry 13"
              }
            },
            "Core_1_STATUSTABLE_CURRENT": {
              "CORE_1_STATUSTABLE_CURRENT": {
                "bit": 1,
                "description": "This field is used to quickly read and rewrite the current field of all STATUSTABLE registers,for example,bit 1 represents the current field of STATUSTABLE1",
                "width": 13
              }
            },
            "Core_1_MESSAGE_ADDR": {
              "CORE_1_MESSAGE_ADDR": {
                "bit": 0,
                "description": "This field is used to set address that need to write when enter WORLD0",
                "width": 32
              }
            },
            "Core_1_MESSAGE_MAX": {
              "CORE_1_MESSAGE_MAX": {
                "bit": 0,
                "description": "This filed is used to set the max value of clear write_buffer",
                "width": 4
              }
            },
            "Core_1_MESSAGE_PHASE": {
              "CORE_1_MESSAGE_MATCH": {
                "bit": 0,
                "description": "This bit indicates whether the check is successful"
              },
              "CORE_1_MESSAGE_EXPECT": {
                "bit": 1,
                "description": "This field indicates the data to be written next time",
                "width": 4
              },
              "CORE_1_MESSAGE_DATAPHASE": {
                "bit": 5,
                "description": "If this bit is 1, it means that is checking clear write_buffer operation, and is checking data"
              },
              "CORE_1_MESSAGE_ADDRESSPHASE": {
                "bit": 6,
                "description": "If this bit is 1, it means that is checking clear write_buffer operation, and is checking address."
              }
            },
            "Core_1_World_TRIGGER_ADDR": {
              "CORE_1_WORLD_TRIGGER_ADDR": {
                "bit": 0,
                "description": "This field is used to configure the entry address from WORLD0 to WORLD1,when the CPU executes to this address,switch to WORLD1",
                "width": 32
              }
            },
            "Core_1_World_PREPARE": {
              "CORE_1_WORLD_PREPARE": {
                "bit": 0,
                "description": "This field to used to set world to enter,2'b01 means WORLD0, 2'b10 means WORLD1",
                "width": 2
              }
            },
            "Core_1_World_UPDATE": {
              "CORE_1_UPDATE": {
                "bit": 0,
                "description": "This field is used to update configuration completed, can write any value,the hardware only checks the write operation of this register and does not case about its value",
                "width": 32
              }
            },
            "Core_1_World_Cancel": {
              "CORE_1_WORLD_CANCEL": {
                "bit": 0,
                "description": "This field is used to cancel switch world configuration,if the trigger address and update configuration complete,can use this register to cancel world switch. can write any value, the hardware only checks the write operation of this register and does not case about its value",
                "width": 32
              }
            },
            "Core_1_World_IRam0": {
              "CORE_1_WORLD_IRAM0": {
                "bit": 0,
                "description": "this field is used to read current world of Iram0 bus",
                "width": 2
              }
            },
            "Core_1_World_DRam0_PIF": {
              "CORE_1_WORLD_DRAM0_PIF": {
                "bit": 0,
                "description": "this field is used to read current world of Dram0 bus and PIF bus",
                "width": 2
              }
            },
            "Core_1_World_Phase": {
              "CORE_1_WORLD_PHASE": {
                "bit": 0,
                "description": "This bit indicates whether is preparing to switch to WORLD1,1 means value."
              }
            },
            "Core_1_NMI_MASK_ENABLE": {
              "CORE_1_NMI_MASK_ENABLE": {
                "bit": 0,
                "description": "this field is used to set NMI mask, it can write any value, when write this register,the hardware start masking NMI interrupt",
                "width": 32
              }
            },
            "Core_1_NMI_MASK_TRIGGER_ADDR": {
              "CORE_1_NMI_MASK_TRIGGER_ADDR": {
                "bit": 0,
                "description": "this field to used to set trigger address",
                "width": 32
              }
            },
            "Core_1_NMI_MASK_DISABLE": {
              "CORE_1_NMI_MASK_DISABLE": {
                "bit": 0,
                "description": "this field is used to disable NMI mask, it will not take effect immediately,only when the CPU executes to the trigger address will it start to cancel NMI mask",
                "width": 32
              }
            },
            "Core_1_NMI_MASK_CANCLE": {
              "CORE_1_NMI_MASK_CANCEL": {
                "bit": 0,
                "description": "this field is used to cancel NMI mask disable function.",
                "width": 32
              }
            },
            "Core_1_NMI_MASK": {
              "CORE_1_NMI_MASK": {
                "bit": 0,
                "description": "this bit is used to mask NMI interrupt,it can directly mask NMI interrupt"
              }
            },
            "Core_1_NMI_MASK_PHASE": {
              "CORE_1_NMI_MASK_PHASE": {
                "bit": 0,
                "description": "this bit is used to indicates whether the NMI interrupt is being masked, 1 means NMI interrupt is being masked"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 115,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WIFI_MAC_IRQHandler"
          },
          {
            "number": 17,
            "name": "WIFI_NMI_IRQHandler"
          },
          {
            "number": 18,
            "name": "WIFI_PWR_IRQHandler"
          },
          {
            "number": 19,
            "name": "WIFI_BB_IRQHandler"
          },
          {
            "number": 20,
            "name": "BT_MAC_IRQHandler"
          },
          {
            "number": 21,
            "name": "BT_BB_IRQHandler"
          },
          {
            "number": 22,
            "name": "BT_BB_NMI_IRQHandler"
          },
          {
            "number": 23,
            "name": "RWBT_IRQHandler"
          },
          {
            "number": 24,
            "name": "RWBLE_IRQHandler"
          },
          {
            "number": 25,
            "name": "RWBT_NMI_IRQHandler"
          },
          {
            "number": 26,
            "name": "RWBLE_NMI_IRQHandler"
          },
          {
            "number": 27,
            "name": "I2C_MASTER_IRQHandler"
          },
          {
            "number": 28,
            "name": "SLC0_IRQHandler"
          },
          {
            "number": 29,
            "name": "SLC1_IRQHandler"
          },
          {
            "number": 30,
            "name": "UHCI0_IRQHandler"
          },
          {
            "number": 31,
            "name": "UHCI1_IRQHandler"
          },
          {
            "number": 32,
            "name": "GPIO_IRQHandler"
          },
          {
            "number": 33,
            "name": "GPIO_NMI_IRQHandler"
          },
          {
            "number": 34,
            "name": "GPIO_INTR_2_IRQHandler"
          },
          {
            "number": 35,
            "name": "GPIO_NMI_2_IRQHandler"
          },
          {
            "number": 36,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 37,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 38,
            "name": "SPI3_IRQHandler"
          },
          {
            "number": 40,
            "name": "LCD_CAM_IRQHandler"
          },
          {
            "number": 41,
            "name": "I2S0_IRQHandler"
          },
          {
            "number": 42,
            "name": "I2S1_IRQHandler"
          },
          {
            "number": 43,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 44,
            "name": "UART1_IRQHandler"
          },
          {
            "number": 45,
            "name": "UART2_IRQHandler"
          },
          {
            "number": 46,
            "name": "SDIO_HOST_IRQHandler"
          },
          {
            "number": 47,
            "name": "MCPWM0_IRQHandler"
          },
          {
            "number": 48,
            "name": "MCPWM1_IRQHandler"
          },
          {
            "number": 51,
            "name": "LEDC_IRQHandler"
          },
          {
            "number": 52,
            "name": "EFUSE_IRQHandler"
          },
          {
            "number": 53,
            "name": "TWAI0_IRQHandler"
          },
          {
            "number": 54,
            "name": "USB_IRQHandler"
          },
          {
            "number": 55,
            "name": "RTC_CORE_IRQHandler"
          },
          {
            "number": 56,
            "name": "RMT_IRQHandler"
          },
          {
            "number": 57,
            "name": "PCNT_IRQHandler"
          },
          {
            "number": 58,
            "name": "I2C_EXT0_IRQHandler"
          },
          {
            "number": 59,
            "name": "I2C_EXT1_IRQHandler"
          },
          {
            "number": 60,
            "name": "SPI2_DMA_IRQHandler"
          },
          {
            "number": 61,
            "name": "SPI3_DMA_IRQHandler"
          },
          {
            "number": 63,
            "name": "WDT_IRQHandler"
          },
          {
            "number": 64,
            "name": "TIMER1_IRQHandler"
          },
          {
            "number": 65,
            "name": "TIMER2_IRQHandler"
          },
          {
            "number": 66,
            "name": "TG0_T0_LEVEL_IRQHandler"
          },
          {
            "number": 67,
            "name": "TG0_T1_LEVEL_IRQHandler"
          },
          {
            "number": 68,
            "name": "TG0_WDT_LEVEL_IRQHandler"
          },
          {
            "number": 69,
            "name": "TG1_T0_LEVEL_IRQHandler"
          },
          {
            "number": 70,
            "name": "TG1_T1_LEVEL_IRQHandler"
          },
          {
            "number": 71,
            "name": "TG1_WDT_LEVEL_IRQHandler"
          },
          {
            "number": 72,
            "name": "CACHE_IA_IRQHandler"
          },
          {
            "number": 73,
            "name": "SYSTIMER_TARGET0_IRQHandler"
          },
          {
            "number": 74,
            "name": "SYSTIMER_TARGET1_IRQHandler"
          },
          {
            "number": 75,
            "name": "SYSTIMER_TARGET2_IRQHandler"
          },
          {
            "number": 76,
            "name": "SPI_MEM_REJECT_CACHE_IRQHandler"
          },
          {
            "number": 77,
            "name": "DCACHE_PRELOAD0_IRQHandler"
          },
          {
            "number": 78,
            "name": "ICACHE_PRELOAD0_IRQHandler"
          },
          {
            "number": 79,
            "name": "DCACHE_SYNC0_IRQHandler"
          },
          {
            "number": 80,
            "name": "ICACHE_SYNC0_IRQHandler"
          },
          {
            "number": 81,
            "name": "APB_ADC_IRQHandler"
          },
          {
            "number": 82,
            "name": "DMA_IN_CH0_IRQHandler"
          },
          {
            "number": 83,
            "name": "DMA_IN_CH1_IRQHandler"
          },
          {
            "number": 84,
            "name": "DMA_IN_CH2_IRQHandler"
          },
          {
            "number": 85,
            "name": "DMA_IN_CH3_IRQHandler"
          },
          {
            "number": 86,
            "name": "DMA_IN_CH4_IRQHandler"
          },
          {
            "number": 87,
            "name": "DMA_OUT_CH0_IRQHandler"
          },
          {
            "number": 88,
            "name": "DMA_OUT_CH1_IRQHandler"
          },
          {
            "number": 89,
            "name": "DMA_OUT_CH2_IRQHandler"
          },
          {
            "number": 90,
            "name": "DMA_OUT_CH3_IRQHandler"
          },
          {
            "number": 91,
            "name": "DMA_OUT_CH4_IRQHandler"
          },
          {
            "number": 92,
            "name": "RSA_IRQHandler"
          },
          {
            "number": 93,
            "name": "SHA_IRQHandler"
          },
          {
            "number": 95,
            "name": "FROM_CPU_INTR0_IRQHandler"
          },
          {
            "number": 96,
            "name": "FROM_CPU_INTR1_IRQHandler"
          },
          {
            "number": 97,
            "name": "FROM_CPU_INTR2_IRQHandler"
          },
          {
            "number": 98,
            "name": "FROM_CPU_INTR3_IRQHandler"
          },
          {
            "number": 99,
            "name": "ASSIST_DEBUG_IRQHandler"
          },
          {
            "number": 100,
            "name": "DMA_APBPERI_PMS_IRQHandler"
          },
          {
            "number": 101,
            "name": "CORE0_IRAM0_PMS_IRQHandler"
          },
          {
            "number": 102,
            "name": "CORE0_DRAM0_PMS_IRQHandler"
          },
          {
            "number": 103,
            "name": "CORE0_PIF_PMS_IRQHandler"
          },
          {
            "number": 104,
            "name": "CORE0_PIF_PMS_SIZE_IRQHandler"
          },
          {
            "number": 105,
            "name": "CORE1_IRAM0_PMS_IRQHandler"
          },
          {
            "number": 106,
            "name": "CORE1_DRAM0_PMS_IRQHandler"
          },
          {
            "number": 107,
            "name": "CORE1_PIF_PMS_IRQHandler"
          },
          {
            "number": 108,
            "name": "CORE1_PIF_PMS_SIZE_IRQHandler"
          },
          {
            "number": 109,
            "name": "BACKUP_PMS_VIOLATE_IRQHandler"
          },
          {
            "number": 110,
            "name": "CACHE_CORE0_ACS_IRQHandler"
          },
          {
            "number": 111,
            "name": "CACHE_CORE1_ACS_IRQHandler"
          },
          {
            "number": 112,
            "name": "USB_DEVICE_IRQHandler"
          },
          {
            "number": 113,
            "name": "PERI_BACKUP_IRQHandler"
          },
          {
            "number": 114,
            "name": "DMA_EXTMEM_REJECT_IRQHandler"
          }
        ]
      }
    }
  }
}