Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu May 23 14:09:12 2024
| Host         : desktop running 64-bit Ubuntu 24.04 LTS
| Command      : report_control_sets -verbose -file ariane_xilinx_control_sets_placed.rpt
| Design       : ariane_xilinx
| Device       : xc7k325t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1282 |
|    Minimum number of control sets                        |  1130 |
|    Addition due to synthesis replication                 |   152 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3493 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1282 |
| >= 0 to < 4        |    36 |
| >= 4 to < 6        |   163 |
| >= 6 to < 8        |   143 |
| >= 8 to < 10       |   246 |
| >= 10 to < 12      |   134 |
| >= 12 to < 14      |    42 |
| >= 14 to < 16      |    15 |
| >= 16              |   503 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3462 |         1019 |
| No           | No                    | Yes                    |            3887 |         1739 |
| No           | Yes                   | No                     |            1864 |          714 |
| Yes          | No                    | No                     |            3024 |          837 |
| Yes          | No                    | Yes                    |           26965 |        11736 |
| Yes          | Yes                   | No                     |            2777 |          957 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                    Clock Signal                                                                    |                                                                                                                                            Enable Signal                                                                                                                                            |                                                                                                                                          Set/Reset Signal                                                                                                                                         | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~tck_IBUF_BUFG                                                                                                                                     |                                                                                                                                                                                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                                                     |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                     |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                  |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                     |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                 |                1 |              1 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                 |                1 |              1 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                        |                1 |              2 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                                       |                1 |              2 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                                                       |                1 |              2 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/ifg_reg                                                                                                                                                                       | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/FSM_sequential_state_reg_reg[0]                                                                                                                                             |                1 |              2 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                       |                1 |              2 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                        |                1 |              2 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                1 |              2 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                1 |              2 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                 |                1 |              3 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                3 |              3 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                 |                1 |              3 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                  |                2 |              3 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                  |                2 |              3 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                 |                1 |              3 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                2 |              3 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                2 |              3 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                               | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                1 |              3 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                1 |              3 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                1 |              3 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                 | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                1 |              3 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][0][0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_status_cnt_q_reg[2][0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/nextbuf                                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_2                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi_master/FSM_sequential_state_q_reg[3]_i_1_n_0                                                                                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_5[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[0][access_type][r][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[0][addr_mode][0][0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[1][access_type][w][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[1][locked][0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[2][access_type][w][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[2][locked][0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[3][access_type][r][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[3][addr_mode][0][0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[4][access_type][r][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[4][addr_mode][0][0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[5][access_type][w][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                3 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[5][locked][0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                 |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[6][addr_mode][0][0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                3 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                 |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                                      |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                                                                                    |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                                       |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                                       |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                                        |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[6][access_type][r][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/cmp_en_q                                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                                                                                        |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ctl_lane_cnt_0                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_5[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                  |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__1_n_0                                                                                                                                          |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/genblk1[0].RAMB16_S9_S36_inst_i_42_0[0]                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/promiscuous_i_2_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/tx_enable_dly_reg[1][0]                                                                                                                                                                                                                                 | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/SR[0]                                                                                                                                                       |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[ar_chan][id][0]_3[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_demux.lock_aw_valid_q_reg                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/oclkdelay_calib_done_r_reg                                                                                                                                                                                                                      |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[aw_chan][id][1]_1[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[aw_chan][id][1]_5[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                                                                     |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[ar_chan][id][1]_10[0]                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__0_n_0                                                                                                                                       |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[ar_chan][id][1]_13[0]                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/E[0]                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/speed_reg_reg[1][0]                                                                                                                                                           | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_mii_select_3_reg__0[0]                                                                                                                                                   |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[3].i_in_flight_cnt/p_0_in[0]                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/speed_reg_reg[1][0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_fall_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[7][access_type][w][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[7][locked][0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/p_1_out[3]                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[2].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/E[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                2 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                 |                3 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/E[0]                                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                                                                                   |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_fan_ctrl/ms_clock_q[3]_i_1_n_0                                                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                               |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                               |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                               |                3 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                               |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                                                                                |                3 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.byte_sel_cnt_reg[2]_1                                                                                                                                                                     |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                                                                                  |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                3 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_10                                                                                                                                                                           |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                         |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                                                                                 |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                           |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                                                                                                                                                                                                                    |                3 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                                                                               |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                                                   |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                                           |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/state_q[3]_i_1_n_0                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                 |                4 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                                                                        |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                3 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                     |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                                                     |                1 |              5 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_MVF/iCounter[4]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                3 |              5 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_1_n_0                                                                                                                                                                                                                                                | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                                    |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                                             |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                                                        |                2 |              5 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                  | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/wr_cmd_en_last                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]_i_1_n_0                                                                                                                                                                                                                                                      | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                1 |              5 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi2mem/E[0]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                                                                    |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                3 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                                                 |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                                                                                            |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                                                                      |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___22_n_0                                                                                                                                                                                                                           |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                               |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                                                |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                               |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                                               |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                               |                1 |              5 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iUSAGE[4]_i_1_n_0                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                               |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                                                                                   |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                                    |                2 |              5 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/state_next                                                                                                                                                                    | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]                                                                                                                                                                        |                4 |              5 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/ifg_reg                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__5_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              5 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              5 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__7_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___60_n_0                                                                                                                                                                                                                           |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                 |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r_reg[0]_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                                                                                  |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                3 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                                    |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                                                     |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                                    |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                                    |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                                    |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                                    |                2 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                 |                3 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                                                 |                3 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                                    |                1 |              5 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                                                                                                            |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                                                                                                             |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                                                                                                            |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                                                                                                            |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                                                                                                             |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                                                                                                             |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                                            |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iUSAGE[5]_i_1_n_0                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_1[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                                                                                                            |                3 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/trans_id_q_reg[2]_8[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                                                                                            |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                                                                                                             |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_3                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                                                                                                            |                4 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                                                                                                            |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                                                                                                            |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                                                                                                             |                2 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][5]_14[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                 |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                 |                3 |              6 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/count_reg[5]_i_1_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[195]_5[0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/E[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                                                                                                    |                1 |              6 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                                                                                                                      |                4 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/right_edge_pb                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                                                                                                             |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                 |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                 |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                6 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                4 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                4 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                                                                                                         |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                                              |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                                           |                2 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_BG2/E[0]                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                                                                                                            |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                 |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                 |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb50_out                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb47_out                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                 |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                                                                                                            |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                                                                                                           |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                                                                                                           |                2 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/trans_id_q_reg[0]_14[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                                                                                                            |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                4 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                              | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                  |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                  |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                3 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][ex][cause][63]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                                                 |                1 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][ex][cause][63]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                  |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                                                 |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                  |                3 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][ex][cause][63]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                                                 |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                 |                4 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                2 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_1[0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                 |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                                                 |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/Q[0]                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                                                 |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                                                 |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                                                 |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                                                                                       |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                                                                                              |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/Q[0]                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                 |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_er_d4                                                                                                                                                 | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                                                                                                                      |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                                               |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/load_stage2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                          | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                                                                                                            |                3 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                 | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                                                 |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                                                                                                            |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                3 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/E[0]                                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                                                                                                             |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                                                                                                             |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                                                                                                            |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                                             |                1 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/SS[0]                                                                                                                                                                     |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_3                                                                                                                                 |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                                                                                                             |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                                                                                      |                2 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                                                                                                            |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                     |                3 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                                                                                                              |                2 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iWRAddr[6]_i_1_n_0                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              7 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iRDAddr[6]_i_1_n_0                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              7 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/E[0]                                                                                                                                                                                                                                                                      | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                2 |              7 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              7 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                           |                                                                                                                                                                                                                                                                                                   |                1 |              7 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                                         |                3 |              7 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                                                 |                6 |              7 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iRDAddr[6]_i_1__0_n_0                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              7 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__6_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              7 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              7 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                2 |              7 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              7 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                  |                4 |              7 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                3 |              7 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/E[0]                                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              7 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/cnt_q[6]_i_1__0_n_0                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              7 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iWRAddr[6]_i_1__0_n_0                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              7 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iLCR_reg[7]_1[0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[26]_134                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[31]_145                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[48]_132                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[49]_144                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[30]_146                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[4]_169                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iLCR_reg[7]_3[0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[50]_141                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[51]_143                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3]_0[0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[52]_135                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[53]_142                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[54][7]_i_1_n_0                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[55][7]_i_1_n_0                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q[7]_i_1__0_n_0                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[56]_190                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[33]_162                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[28]_148                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[37]_178                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[38]_183                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[36]_163                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[39]_184                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[35]_177                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[3]_168                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[40]_185                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[27]_149                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[34]_182                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[47]_189                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[41]_179                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[32]_161                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[29]_147                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[42]_180                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][6]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[2]_167                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[43]_186                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[44]_187                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[45]_181                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[46]_188                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0][0]                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_0[0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0                                                                                                                                        | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0                                                                                                                                      |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                               |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                              |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/FSM_sequential_state_q_reg[2][0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/E[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/E[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                     |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                   |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                    |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                 | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                      |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/iTXFIFORead                                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[9]_151                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[58]_139                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[59]_191                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[5]_170                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[60]_138                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[61]_136                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[62]_131                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[63][7]_i_1_n_0                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[6]_164                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[7]_171                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[8]_150                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[57]_140                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                                               |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                               |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr[7]_i_1_n_0                                                                                                                                               | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                                              |                5 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                               |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3]_1[0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/Bus_RNW_reg_reg_1                                                                                                                                          | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                                                                 |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                               |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                               |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][data][7]_i_1_n_0                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][1]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][hit_oh][7]_i_1_n_0                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][7]_i_1_n_0                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][39]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][31]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][23]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][hit_oh][7]_i_1_n_0                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][hit_oh][7]_i_1_n_0                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][data][23]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][hit_oh][7]_i_1_n_0                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][data][7]_i_1_n_0                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][data][23]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][hit_oh][7]_i_1_n_0                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][7]_i_1_n_0                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][31]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][23]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][5]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][6]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][7]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][1]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][4]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][5]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][6]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][7]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][1]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][3]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][4]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][5]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][7]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][1]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                4 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                               |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                              |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                              |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                              | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                              |                                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                                 | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[1]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                                 | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/flush_cnt_q[7]_i_1_n_0                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[24]_133                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                                            |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][23]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][31]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][39]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][7]_i_1_n_0                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][hit_oh][7]_i_1_n_0                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][23]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][31]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][7]_i_1_n_0                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][hit_oh][7]_i_1_n_0                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_reg_0[0]                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][data][23]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][data][7]_i_1_n_0                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][hit_oh][7]_i_1_n_0                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_req_q_reg_n_0                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[25]_160                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                               |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                                                                                    |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                               |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi2mem/cnt_q[7]_i_1__1_n_0                                                                                                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_arbiter.gen_int_rr.gen_lock.req_q[7]_i_1__3_n_0                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                               |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                               |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[0]_165                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/E[0]                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_req_q                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                        |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_8[0]                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                        |                4 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_29[0]                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                        |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_20[0]                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                        |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                        |                5 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][5]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[10]_152                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[11]_172                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[12]_173                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[13]_174                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[14]_175                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[15]_176                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[16]_137                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[17]_153                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[18]_154                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[19]_155                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[1]_166                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[20]_156                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[21]_157                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[22]_158                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[23]_159                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][5]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][6]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][7]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/Q[0]                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/qcntr_ns                                                                                                                                                                                                                                        |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][1]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][4]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][3]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][4]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][5]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                                                                                        |                6 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][6]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][7]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][1]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][3]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][4]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                                                                                          |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][3]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][7]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][6]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][5]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][1]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][7]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][6]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][5]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][4]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][2]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][1]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][0]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][7]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][6]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_4                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                                                                    |                3 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                 |                2 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                                                            |                3 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                                        |                2 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                 |                7 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                          |                3 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                         |                2 |              9 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_speed_count_2_0                                                                                                                                                                            |                3 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_4[0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                2 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                3 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    |                                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/state_next1                                                                                                                                                 |                3 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                  |                4 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                                                 |                3 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                                                 |                3 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                        |                                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/Bus_RNW_reg_reg_2[0]                                                                                                                                       | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                                                                 |                2 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                         |                2 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_4                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_7                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                         |                2 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                3 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                          |                2 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              9 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |              9 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_8                                                                                                                                                                            |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                               |                4 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                               |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][87]_i_1_n_0                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                               |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi2rom/req_addr_q[12]_i_1__0_n_0                                                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                8 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi2rom/RDEN                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                                            |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]_5[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                4 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                               |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                              |                4 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                                                      |                5 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                              |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                                                 |                8 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[0][data_gnt]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                3 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[254]_i_1_n_0                                                                                                                                           |                3 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                 |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                4 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                5 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                                            |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                               |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][87]_i_1__1_n_0                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                              |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                               |                4 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                                                      |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[14]_222                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[15]_234                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[52]_194                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[13]_233                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[33]_220                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[51]_202                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[53]_201                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[54][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[55][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[56]_249                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                6 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[57]_200                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[12]_232                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[58]_199                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[59]_250                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3[0]                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][87]_i_1__2_n_0                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[32]_219                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[31]_203                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/E[0]                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1[0]                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2[0]                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[5]_227                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[30]_209                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[0]_225                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[10]_213                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[61]_198                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[11]_231                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[60]_196                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tvalid_reg_reg_0                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/SR[0]                                                                                                                                                                                                                                                               |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[28]_211                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[27]_212                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[26]_193                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[42]_238                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[41]_237                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[25]_218                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[24]_192                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[23]_208                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[43]_241                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[44]_240                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[29]_210                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                                                                                    |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[22]_207                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[16]_195                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[45]_239                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[46]_246                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[21]_217                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[20]_216                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[1]_228                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[47]_247                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[48][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[49]_248                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[4]_226                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[19]_204                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[18]_205                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[50][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[17]_206                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[2]_229                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[36]_221                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[63][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[6]_224                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[7]_223                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[38]_244                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[37]_236                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[8]_214                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[9]_215                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/State_reg[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/E[0]                                                                                                                                               | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                                              |                6 |             11 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                  |                8 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][87]_i_1__0_n_0                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[40]_242                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/synch_regs_q_reg[3]_0                                                                                                                                       |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_3[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[35]_235                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                  | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                5 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                5 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[39]_245                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[62]_197                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[3]_230                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[34]_243                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                4 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                    | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                   |                3 |             11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                    | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                   |                2 |             11 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                         |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                                                         |                3 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/genblk1[0].RAMB16_S9_S36_inst_i_43_0[0]                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi2mem/req_addr_q[11]_i_1__0_n_0                                                                                                                                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                8 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_9                                                                                                                                                                            |                4 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                        |                3 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                5 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                                                         |                3 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                4 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                  |                4 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                4 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/req_addr_q[14]_i_1_n_0                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               11 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                         |                3 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__18_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                        |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                3 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                           |                3 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                    | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                6 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                 |                4 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               12 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             12 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                6 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                6 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/s_ready_i_reg_0                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                5 |             12 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                        |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                  | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                5 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                8 |             13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             13 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                                                                    |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                                                  |                2 |             13 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                                                                    |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                           |                4 |             13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                6 |             13 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                                                     |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                                                                                                 |                4 |             13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_0                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                9 |             13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TX/CState                                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             13 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                                                 |                7 |             14 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_2                                                                                                                                 |                5 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__20_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                6 |             14 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                8 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/FSM_sequential_state_q_reg[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             14 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                                                                                                 |                4 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             15 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0                                                  |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                                                  |                4 |             15 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi2rom/ax_req_d                                                                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             15 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi2rom/E[0]                                                                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             15 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                 |                5 |             15 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                              | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                7 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                4 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[15]_i_1_n_0                                                                                                                                     | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]                                                                                                                                                                        |                6 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                  | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_adapter/mem_q_reg[0][op][2]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             16 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_rstgen_main/i_rstgen_bypass/p_1_in                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                                               |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_adapter/sc_fail23_out                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_6                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                         | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                               | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                5 |             17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                6 |             17 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_er_d4                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                2 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                8 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__21_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |               11 |             18 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                3 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                9 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi2mem/ax_req_d                                                                                                                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                7 |             18 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                7 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                9 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                9 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg_1[0]                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             19 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__38_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             19 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             19 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             19 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_fifo/E[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             19 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_d                                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               10 |             19 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             19 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__19_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             19 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                                                |                5 |             20 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |               10 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/dcsr_d60_out                                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                9 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1__1_n_0                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__8_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_2[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                8 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/E[0]                                                                                                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                7 |             22 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                  |               12 |             23 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                 |               15 |             23 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                         |                8 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                  |                7 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                                                                   |                3 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/E[1]                                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                8 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_4[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |               10 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |               16 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_12                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                8 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1__3_n_0                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                                   |                5 |             25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                5 |             25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                   |                5 |             25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                                   |                5 |             25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                                                 |                8 |             25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                8 |             25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                                                                                                                                      |               17 |             25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__15_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             26 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                 |                5 |             26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                   |                5 |             26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                                   |                5 |             26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                                   |                6 |             26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                          |                                                                                                                                                                                                                                                                                                   |                7 |             26 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                6 |             26 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                9 |             26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_10                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                9 |             26 |
|  tck_IBUF_BUFG                                                                                                                                     |                                                                                                                                                                                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |               10 |             27 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |               10 |             27 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                8 |             28 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                7 |             28 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                8 |             28 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                8 |             28 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                                                 |               15 |             28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                8 |             28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_5[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               10 |             30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ie_we_o[1]                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               13 |             30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ie_we_o[0]                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               13 |             30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               13 |             31 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_8[0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               15 |             31 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[2][0]                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               10 |             31 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_11[0]                                                                                                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               10 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3//i__n_0                                                                                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                6 |             32 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                  |               14 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q                                                                                                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                7 |             32 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/fcs_reg[31]_i_1__0_n_0                                                                                                                                        | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                                                                                                                      |               11 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_0[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               12 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep__0[0]                                                                                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               12 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_3[1]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               15 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_3[0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               15 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_10[0]                                                                                                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               13 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               11 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                 |               13 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                 |               11 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_4[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               18 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_3[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               16 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_timer/TIMER_GEN[1].timer_i/regs_q[0][31]_i_1__0_n_0                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               15 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_timer/TIMER_GEN[0].timer_i/regs_q[0][31]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               12 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]_2[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               16 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_9[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               10 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_8[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                8 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_7[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                9 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[2][0]                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               11 |             32 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/update_crc1_out                                                                                                                                               | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state[31]_i_1_n_0                                                                                                                                       |               10 |             32 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/fcs_reg[31]_i_1_n_0                                                                                                                                           | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]                                                                                                                                                                        |                8 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/SR[0]                                                                                                                                                              |                9 |             32 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                                                                                                   |               16 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/E[0]                                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               12 |             32 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/FSM_sequential_state_q_reg[2][0]                                                                                                                                                                                                                              | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |               11 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_awvalid_0                                                                                                                                           | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/cs_ce_clr                                                                                                                                                |               11 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_2[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               12 |             32 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                 |               21 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_4[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               14 |             32 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tvalid_reg_i_1_n_0                                                                                                                                     | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state[31]_i_1__0_n_0                                                                                                                                    |                8 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]_7[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                8 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_1[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               13 |             32 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_1_n_0                                                                                                                                                                                                                                                      | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                9 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_14[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_0[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               11 |             32 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d                                                                                                                                                                                                                                                                   | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                6 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |               10 |             33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                             | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               11 |             33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                9 |             34 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/p_2_out__0                                                                                                                                                                                                                                                    | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                7 |             34 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_i_1__0_n_0                                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                8 |             35 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                 |                8 |             35 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                 |               22 |             36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               12 |             37 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               10 |             37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][87]_i_1__3_n_0                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               13 |             37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               12 |             37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               15 |             37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][87]_i_1__4_n_0                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               12 |             38 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               10 |             38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               13 |             38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               13 |             38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               12 |             38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                                                                 |                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               11 |             40 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                                                                                                 |               20 |             40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               11 |             41 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]_0[0]                                                                                                                                                                                                                                       | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |               16 |             41 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/p_2_out__0                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               15 |             41 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/FSM_sequential_state_q_reg[2]                                                                                                                                                                                                                                  | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |               10 |             42 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               12 |             43 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               13 |             43 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                  |               15 |             44 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_tag_q[43]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             44 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                  |               13 |             44 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q[43]_i_1__0_n_0                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             44 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |               15 |             46 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                 |               24 |             46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mstatus_d28_out                                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             46 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                  |               15 |             47 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/E[0]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                8 |             48 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                  |               25 |             50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[64]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               13 |             52 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[64]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               12 |             52 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                   |                8 |             52 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                            |                                                                                                                                                                                                                                                                                                   |                9 |             52 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                   |                8 |             52 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                           |                                                                                                                                                                                                                                                                                                   |               11 |             52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i___230_n_0                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             53 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][wtag][52]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             53 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][wtag][52]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             53 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][wtag][52]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             53 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/ptw_pptr_q[55]_i_1_n_0                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             53 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i___227_n_0                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             53 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][wtag][52]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             53 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][wtag][52]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             53 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i___226_n_0                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             53 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/E[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_13[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_2[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/write_pointer_q_reg[0][0]                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_5[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_4[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_6[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_1[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_0[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_1[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/icache_rtrn_vld_q_reg                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/E[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             59 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                                                                                                   |               23 |             63 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/csr_regfile_i/mtvec_q[63]_i_1_n_0                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               36 |             63 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][11]_2[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             63 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi2mem/FSM_sequential_state_q_reg[0]_2[0]                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               35 |             64 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               11 |             64 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                                                                             |               20 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[195]_9[0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               43 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_clint/axi_lite_interface_i/serial_q_reg                                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[195]_7[0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               49 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/op_b_q[63]_i_1_n_0                                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi_master/cache_line_d                                                                                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               23 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/trans_id_q_reg[0]_18[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               37 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/trans_id_q_reg[2]_12[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/a_reg_en2_out                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/csr_regfile_i/priv_lvl_d2                                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/res_q[63]_i_1_n_0                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               15 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/mem_q[1][63]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/mem_q                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/mem_q[0][63]_i_1__1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/mem_q[2][63]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_pointer_q_reg[0][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_pointer_q_reg[0]_0[0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               44 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_pointer_q_reg[0]_1[0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               53 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_pointer_q_reg[2][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               44 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_clint/axi_lite_interface_i/E[0]                                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_13                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][11]_1[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_7[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_8[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               39 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_9[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_3[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_rep_3[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_rep_4[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_rep_5[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_rep_6[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_rep_7[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_rep_8[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_10[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_11[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_9[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               21 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_1[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_0[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_2[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_3[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_0[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_1[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_2[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_3[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]_0[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               12 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/debug_mode_q_reg[0]                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/debug_mode_q_reg_rep[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/debug_mode_q_reg_rep__0[0]                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             64 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               21 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_59[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               40 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_32[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_31[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               51 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_30[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/result_q[63]_i_1_n_0                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               63 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_52[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               39 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_53[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               43 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_54[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               44 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_55[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               36 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_56[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_57[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               42 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_58[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               50 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_36[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_60[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][3][0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             64 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |               17 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_6[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_5[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_1[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_b_fifo/E[0]                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_2[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_4[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_3[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_33[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               52 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_37[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               50 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_8[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_38[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               37 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_39[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               39 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_35[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               50 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_40[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_41[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               37 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_7[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_42[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               37 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_34[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_43[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               47 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_44[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_45[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               36 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_46[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               39 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_47[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_48[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               37 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_49[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               47 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_50[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_51[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               39 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/r_data_d                                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               15 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_6[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               54 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_realign/E[0]                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_26[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               42 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[3]_1[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               46 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_5[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               49 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[3]_2[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               41 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[3]_3[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               44 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_23[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               46 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_4[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               54 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_24[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               44 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_25[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               48 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[3]_0[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               49 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_27[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               48 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_28[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               39 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_29[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               43 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_30[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               48 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_0[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               41 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_1[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               46 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_2[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_3[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               44 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_5[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               46 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_realign/gen_pc_q_with_c.idx_is_q_reg[0]_4[0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_rr_arb_tree/gen_spill_reg.b_data_q_reg[id][0]                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_0[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               48 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_1[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               43 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_2[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               48 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_3[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               44 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_4[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               51 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_6[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               44 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_7[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               45 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_8[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               44 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_1[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               46 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_2[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               40 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_3[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               41 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_4[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               47 |             65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |             66 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             66 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             66 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1__0_n_0                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             66 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_2[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             66 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__10_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               42 |             66 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/E[0]                                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__12_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_clint/axi_lite_interface_i/FSM_sequential_state_q_reg[0]_3[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi2rom/FSM_sequential_state_q_reg[1]_1[0]                                                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1_n_0                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__16_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_2[0]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               14 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__14_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               41 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__9_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__11_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__17_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             69 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               43 |             69 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             69 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             69 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             69 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             69 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             70 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_2                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             70 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__13_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               48 |             70 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_1[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             70 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1__4_n_0                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             70 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             70 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                            |                                                                                                                                                                                                                                                                                                   |               13 |             70 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                   |               14 |             70 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg[0]                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_axi_shim/FSM_sequential_wr_state_q_reg[2]_2[0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             72 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_15                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             72 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1__2_n_0                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             72 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             72 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                           |                                                                                                                                                                                                                                                                                                   |               17 |             73 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                   |               19 |             73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_3                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill_0                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               49 |             73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_14                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_axi_shim/FSM_sequential_wr_state_q_reg[0]_2[0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                                                                 |               20 |             73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/strb_d                                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_1[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_1[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_0[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[2]_0[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[2]_1[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/E[0]                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/icache_valid_q                                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               41 |             79 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/E[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               47 |             80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[7]_0[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               37 |             80 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                     |               27 |             82 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                                                                      |               24 |             90 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n63_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n37_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n61_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n39_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n67_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n41_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n55_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n59_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n45_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n43_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n47_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n49_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n51_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               36 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n57_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n53_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n45_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n55_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n53_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               42 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n51_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n49_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n37_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               42 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n47_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n57_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n39_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n43_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n41_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n59_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n61_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n63_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n67_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             93 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                                                   |               34 |             94 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                   |               32 |             94 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                                                   |               32 |             95 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                                                                                                                                   |               24 |             95 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                                                                   |               32 |             95 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                                                                                                                                   |               30 |             95 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                   |               30 |             95 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_6                                                                                 |                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                |                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                |                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               57 |             98 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               41 |            101 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[0][instr][31]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               47 |            101 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[1][instr][31]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               44 |            101 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[2][instr][31]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               43 |            101 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               51 |            101 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q[0][instr][31]_i_1__0_n_0                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               45 |            101 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q[1][instr][31]_i_1__0_n_0                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               39 |            101 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q[2][instr][31]_i_1__0_n_0                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               45 |            101 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_n                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               66 |            125 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[0][address][55]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               64 |            125 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_n                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               70 |            125 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[1][address][55]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               63 |            125 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[2][address][55]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               59 |            125 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[1][address][55]_i_1_n_0                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               65 |            125 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[2][address][55]_i_1_n_0                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               61 |            125 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][address][55]_i_1_n_0                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               65 |            125 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/write_pointer_q0                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               47 |            126 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[4][sbe][result][63]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               60 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][63]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               68 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][63]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               71 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/trans_id_q_reg[2]_11[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               60 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[5][sbe][result][63]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               73 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][63]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               58 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][result][63]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               70 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][result][63]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               61 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/icache_rtrn_rd_en                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               54 |            129 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q[0][rtype][1]_i_1_n_0                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               48 |            131 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               45 |            131 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/addr_d                                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |            138 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/E[0]                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               68 |            150 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/E[0]                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               57 |            151 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/icache_dreq_cache_if[valid]                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               69 |            176 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_pc_q_with_c.pc_q[0]_bret_i_1_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               52 |            195 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |               82 |            256 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               65 |            256 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               87 |            262 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/s_ready_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               60 |            262 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/id_stage_i/fetch_ready_id_if                                                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |              113 |            277 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               89 |            288 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               81 |            288 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg                                         |                                                                                                                                                                                                                                                                                                   |               43 |            344 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               48 |            384 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |              128 |            461 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |              872 |           3001 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |             1569 |           3456 |
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


