---
layout: page
title: CPU Architecture
permalink: /cpus/
---

<p><strong>NOTE:</strong><br>
This page will eventually be filled with my notes and code examples corresponding to
<cite>Computer Architecture: A Quantitative Approach (Hennessy & Patterson),
    5th Edition.</cite></p>

<div style="columns: 2;">

<h3>CPU Design:</h3>
<a href="/pdfs/caaqa-chap01-intro.pdf"><strong>Introduction</strong></a><br>
<div style="border: 1px solid black; padding: 0.5em;">
    Classifications; Architecture definitions; Trends; Dependability; Benchmarking
    Quantitative principles; examples; tips/warnings
</div>

<a href="/pdfs/caaqa-chap02-memory-hierarchy.pdf"><strong>Memory Hierarchies</strong></a><br>
<div style="border: 1px solid black; padding: 0.5em;">
    Basics; 10 Basic Cache Optimizations; Memory Technologies; Memory Protection; 
    "Crosscut" Design Issues; Example: Cortex A8 vs Core i7; tips/warnings
</div>

<a href="/pdfs/caaqa-chap03-instruction-parallelism.pdf"><strong>Instruction Parallelism</strong></a><br>
<div style="border: 1px solid black; padding: 0.5em;">
    Concepts; Compiler techniques; Advanced Branch Prediction;
    Dynamic Scheduling; Hardware-based Speculation;
    Multiple-Issue/Static Scheduling;
    Dynamic Scheduling;
    Advanced Techniques;
    Limitations;
    "Crosscut" Design Issues;
    Multithreading;
    Example: Intel Core i7
    tips/warnings
</div>

<a href="/pdfs/caaqa-chap04-data-parallelism.pdf"><strong>Data Parallelism</strong></a><br>
<div style="border: 1px solid black; padding: 0.5em;">
    Concepts;
    Vector Architectures;
    SIMD Instruction Set extensions;
    Graphics Processing Units;
    Detecting Loop-Level Parallelism;
    "Crosscut" Design Issues;
    Example: Mobile vs Server GPUs;
    tips/warnings
</div>

<a href="/pdfs/caaqa-chap05-thread-parallelism.pdf"><strong>Thread Parallelism</strong></a><br>
<div style="border: 1px solid black; padding: 0.5em;">
    Concepts;
    Shared-Memory Architectures;
    Symmetric Shared-Memory Performance;
    Distributed Shared-Memory & Directory-based Coherence;
    Synchronization Basics;
    Memory Consistency;
    "Crosscut" Design Issues;
    Example: Multicore Performance;
    tips/warnings
</div>

<a href="/pdfs/caaqa-chap06-warehouse-scale.pdf"><strong>Scaling Issues</strong></a><br>
<div style="border: 1px solid black; padding: 0.5em;">
    Concepts;
    Workloads;
    Architectural Basics;
    Physical Infrastructure;
    Cloud Computing;
    "Crosscut" Design Issues;
    Example: Google Warehouse; 
    tips/warnings
</div>

<a href="/pdfs/caaqa-apndxA-instruction-sets.pdf"><strong>Instruction Set Basics</strong></a><br>
<div style="border: 1px solid black; padding: 0.5em;">
    Introduction;
    Classifications;
    Memory Addressing;
    Operands;
    Operations;
    Control Flow;
    Encoding;
    Crosscut Issues;
    Example: MIPS ISA;
    tips/warnings
</div>

<a href="/pdfs/caaqa-apndxB-memory-hierarchy-review.pdf"><strong>Memory Hierarchy Review</strong></a><br>
<div style="border: 1px solid black; padding: 0.5em;">
    Introduction;
    Cache Performance;
    Cache Optimization - 6 Techniques;
    Virtual Memory;
    Memory Protection;
    Fallacies
</div>
<a href="/pdfs/caaqa-apndxC-pipelining.pdf"><strong>Pipelining</strong></a><br>
<div style="border: 1px solid black; padding: 0.5em;">
    Introduction;
    Hazards;
    Implementation;
    Why is This so Hard?;
    MIPS & Multicycle Ops;
    Ex: MIPS R4000 Pipe;
    Crosscutting Issues;
    tips/warnings
</div>

</div>