Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed May 03 14:51:40 2017
| Host         : ECE-BSN213-02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file test_adder_control_sets_placed.rpt
| Design       : test_adder
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+------------------------------+----------------------+------------------+----------------+
|  Clock Signal |         Enable Signal        |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------+------------------------------+----------------------+------------------+----------------+
|  en           | u2/ctrl/reset_sadder         |                      |                1 |              2 |
|  ck_IBUF_BUFG |                              |                      |                1 |              3 |
|  en           |                              |                      |                1 |              5 |
|  en           | u2/ctrl/E[0]                 |                      |                1 |              6 |
|  en           | u2/s_sadder/count[2]_i_1_n_0 | u2/ctrl/reset_sadder |                2 |              8 |
+---------------+------------------------------+----------------------+------------------+----------------+


